#### 74ALVCHS162830A **1-BIT TO 2-BIT ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES624 - FEBRUARY 2005

<ul> <li>Member of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>		B PACKAGE OP VIEW)
<ul> <li>Output Ports Have Series Damping Resistors, So No External Resistors Are Required</li> </ul>	2Y2 [ 1 1Y2 [ 2	E
<ul> <li>Diodes on Inputs Clamp Overshoot</li> </ul>	GND 🛛 3 2Y1 🗍 4	
<ul> <li>Bus Hold on Data Inputs Eliminates the</li> </ul>	1Y1 5	· · · P
Need for External Pullup/Pulldown		
Resistors		
Latch-Up Performance Exceeds 250 mA Per	A2 🛛 8	P
JESD 17	GND [ g	
ESD Protection Exceeds JESD 22	A3 [ 1	0 71 1Y6
– 2000-V Human-Body Model (A114-A)	A4 🛛 1	1 70 2Y6
– 200-V Machine Model (A115-A)		2 69 GND
		3 68 1Y7
description/ordering information		E
This 1-bit to 2-bit address driver is designed for	00 3	5 66 V <sub>CC</sub>
2.3-V to 3.6-V $V_{CC}$ operation.		6 65 1Y8 7 64 2Y8
		· P
Diodes to V <sub>CC</sub> have been added on the inputs to		9 62 1Y9
clamp overshoot.		20 61 2Y9
Active bus-hold circuitry holds unused or undriven		1 60 1Y10
inputs at a valid logic state. Use of pullup or	A10 🛛 2	2 59 2Y10
pulldown resistors with the bus-hold circuitry is not	GND [ 2	23 58 GND
recommended.	A11 [ 2	24 57 1Y11
The outputs, which are designed to sink up to	A12 [ 2	P
12 mA, include series damping resistors to reduce		
overshoot and undershoot.	9	27 54 1Y12
The ALVCHS162830A is an improved version of	- 4	28 53 2Y12
the LVCHS162830 (non-A version) and has been	4	29 52 GND
optimized for lower power consumption and	A15 [ 3 A16 🛛 3	80 51 ] 1Y13 81 50 ] 2Y13
higher AC drive. Higher AC drive provides		
capability to drive loads with a faster edge rate.		

To ensure the high-impedance state during power up or power down, the output-enable  $(\overline{OE})$  input should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

50 2Y13 49 GND 48 1Y14 A17 🛛 33 A18 47 2Y14 34 Vcc [ 46 **V**CC 35 2Y18 [ 36 45 ] 1Y15 1Y18 🛛 37 44 2Y15 GND [ 43 GND 38 2Y17 42 1Y16 39 41 2Y16 1Y17 [ 40



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2005, Texas Instruments Incorporated

# 74ALVCHS162830A **1-BIT TO 2-BIT ADDRESS DRIVER** WITH 3-STATE OUTPUTS SCES624 - FEBRUARY 2005

#### description/ordering information

#### **ORDERING INFORMATION**


TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TVSOP – DBB	Tape and reel	74ALVCHS162830AGR	ALVCHS162830A

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	FUNCTION TABLE									
	INPUTS	OUTI	PUTS							
OE1	OE2	Α	1Yn	2Yn						
L	Н	Н	Н	Z						
L	Н	L	L	Ζ						
н	L H Z		Z	Н						
н	L	L	Z	L						
L	L	Н	Н	Н						
L	L	L	L	L						
Н	Н	Х	Z	Z						

#### 

### logic diagram (positive logic)



To 17 Other Channels



### 74ALVCHS162830A **1-BIT TO 2-BIT ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES624 - FEBRUARY 2005

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Notes 1 and 2) Input clamp current, $I_{IK}$ ( $V_I < 0$ , $V_I > V_{CC}$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Continuous output current, $I_O$ Continuous current through each $V_{CC}$ or GND Package thermal impedance, $\theta_{JA}$ (see Note 3) Storage temperature range Temperature	$\begin{array}{cccc} -0.5 \mbox{ V to } V_{CC} + 0.5 \mbox{ V} \\ -0.5 \mbox{ V to } V_{CC} + 0.5 \mbox{ V} \\ \pm 50 \mbox{ mA} \\ -50 \mbox{ mA} \\ \pm 50 \mbox{ mA} \\ -100 \mbox{ mA} \\ -64^{\circ}\mbox{C/W} \end{array}$
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.3	3.6	V
		$V_{CC}$ = 2.3 V to 2.7 V	1.7		
VIH	High-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		V
	Level for all formations for an	$V_{CC}$ = 2.3 V to 2.7 V		0.7	
VIL	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2.3 V$		-6	
IОН	High-level output current	$V_{CC} = 2.7 V$	-8		mA
		$V_{CC} = 3 V$		-12	
		V <sub>CC</sub> = 2.3 V		6	
IOL	Low-level output current	$V_{CC} = 2.7 V$		8	mA
		$V_{CC} = 3 V$		12	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### 74ALVCHS162830A **1-BIT TO 2-BIT ADDRESS DRIVER** WITH 3-STATE OUTPUTS

SCES624 - FEBRUARY 2005

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	-

PARA	METER	TEST C	ONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>†</sup>	MAX	UNIT	
		l <sub>l</sub> = –18 mA		2.3 V			-1.2	.,	
VIK		lj = 18 mA		2.3 V		VC	C + 1.2	V	
		I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> – 0	0.2			
		$I_{OH} = -4 \text{ mA},$	V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
			V <sub>IH</sub> = 1.7 V	2.3 V	1.7			.,	
VOH		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 2 V	3 V	2.4			V	
		I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2				
		I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
			VIL = 0.7 V	2.3 V			0.55		
VOL	VOL	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55	V	
		I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6		
		I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
lj		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA	
		V <sub>I</sub> = 0.7 V		2.3 V	45				
		V <sub>I</sub> = 1.7 V		2.3 V	-45				
ll(hold)		V <sub>I</sub> = 0.8 V		3 V	75			μA	
.()		V <sub>I</sub> = 2 V		3 V	-75			·	
		$V_{I} = 0$ to 3.6 V <sup>‡</sup>		3.6 V			±500		
IOZ		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_{I} = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			20	μA	
∆ICC			Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			500	μA	
	Control inputs		•••	İ		3.5		_	
Ci	Data inputs	$V_{I} = V_{CC} \text{ or } GND$		3.3 V		4.5		pF	
C <sub>o</sub>	Outputs	$V_{O} = V_{CC}$ or GND		3.3 V		4.5		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	۷ <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	۲ <mark>0.5 v<sub>CC</sub> =</mark>	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	Y	1.2	3.8		4	1.7	3.5	ns
t <sub>en</sub>	OE	Y	1	5.7		5.7	1	4.8	ns
<sup>t</sup> dis	OE	Y	1	4.9		5.4	1.7	5.2	ns


### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
	Power dissipation capacitance	0.0	£ 10 MU	17	17.5	pF	
Cpd	per bit (one output switching)	All outputs disabled	$C_{L} = 0, \qquad f = 10 \text{ MH}$		0.4	0.5	рг



#### 74ALVCHS162830A 1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS SCES624 - FEBRUARY 2005


#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
<sup>t</sup> pd	Open
<sup>t</sup> PLZ <sup>/t</sup> PZL	V <sub>LOAD</sub>
<sup>t</sup> PHZ <sup>/t</sup> PZH	GND

Vee	IN	PUT	Mar	No. and	0	D	V
VCC	VCC VI tr/tf	t <sub>r</sub> /t <sub>f</sub>	Vм	VLOAD	CL	RL	$v_{\Delta}$
2.5 V $\pm$ 0.2 V	Vcc	≤ <b>2 ns</b>	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
  - C. All input pulses are supplied by generators having the following characteristics. FRK  $\leq$  10 Mir2, 20 =
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tPLH and tPHL are the same as tpd.
  - H. All parameters and waveforms are not applicable to all devices.







10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ALVCHS162830AGR	ACTIVE	TSSOP	DBB	80	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCHS162830A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCHS162830AGR	TSSOP	DBB	80	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVCHS162830AGR	TSSOP	DBB	80	2000	367.0	367.0	45.0


# **DBB0080A**



# **PACKAGE OUTLINE**

### **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153, Variation FF.




# DBB0080A

# **EXAMPLE BOARD LAYOUT**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# DBB0080A

# **EXAMPLE STENCIL DESIGN**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated