


SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS

Check for Samples: SN74AUP1T58


FEATURES

- Available in the Texas Instruments NanoStar™ Packages
- Single-Supply Voltage Translator
- 1.8 V to 3.3 V (at V_{CC} = 3.3 V)
- 2.5 V to 3.3 V (at $V_{CC} = 3.3 \text{ V}$)
- 1.8 V to 2.5 V (at V_{CC} = 2.5 V)
- 3.3 V to 2.5 V (at V_{CC} = 2.5 V
- Nine Configurable Gate Logic Functions
- Schmitt-Trigger Inputs Reject Input Noise and Provide Better Output Signal Integrity
- I_{off} Supports Partial-Power-Down Mode With Low Leakage Current (0.5 μA)
- Very Low Static and Dynamic Power Consumption
- Pb-Free Packages Available: SON (DRY or DSF), SOT-23 (DBV), SC-70 (DCK), and NanoStar WCSP
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Related Devices: SN74AUP1T57, SN74AUP1T97, and SN74AUP1T98

DBV OR DCK PACKAGE (TOP VIEW)



DRY OR DSF PACKAGE (TOP VIEW)



YFP OR YZP PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

AUP technology is the industry's lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T58 is designed for logic-level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V V_{CC} supply.

The wide V_{CC} range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs ($\Delta V_T = 210$ mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.

The SN74AUP1T58 can be easily configured to perform a required gate function by connecting A, B, and C inputs to V_{CC} or ground (see Function Selection table). Up to nine commonly used logic gate functions can be performed.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar is a trademark of Texas Instruments.



 I_{off} is a feature that allows for powered-down conditions ($V_{CC} = 0$ V) and is important in portable and mobile applications. When $V_{CC} = 0$ V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T58 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.

ORDERING INFORMATION(1)

| T _A | PACKAGE ⁽²⁾ | | ORDERABLE PART NUMBER | TOP-SIDE Marking ⁽³⁾ |
|----------------|--|--------------|-----------------------|------------------------------------|
| | NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free) | Reel of 3000 | SN74AUP1T58YZPR | TJ_ |
| | NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP | Reel of 3000 | SN74AUP1T58YFPR | TJ_ |
| –40°C to 85°C | QFN – DRY | Reel of 5000 | SN74AUP1T58DRYR | TJ |
| | uQFN – DSF | Reel of 5000 | SN74AUP1T58DSFR | LJ |
| | SOT (SOT-23) – DBV | Reel of 3000 | SN74AUP1T58DBVR | HT5_ |
| | SOT (SC-70) – DCK | Reel of 3000 | SN74AUP1T58DCKR | TJ_ |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DBV/DCK: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

FUNCTION SELECTION TABLE

| LOGIC FUNCTION | FIGURE NO. |
|---|------------|
| 2-input NAND gate | 5 |
| 2-input OR gate with both inputs inverted | 5 |
| 2-input AND gate with inverted input | 6, 7 |
| 2-input NOR gate with inverted input | 6, 7 |
| 2-input NAND gate with both inputs inverted | 8 |
| 2-input OR gate | 8 |
| 2-input XOR gate | 9 |
| Inverter | 10 |
| Noninverted buffer | 11 |




Figure 1. AUP - The Lowest-Power Family




Figure 2. Excellent Signal Integrity






Figure 3. Possible Voltage-Translation Combinations





Figure 4. Switching Thresholds for 1.8-V to 3.3-V Translation



FUNCTION TABLE

| | INPUTS | | OUTPUT |
|---|--------|---|--------|
| С | В | Α | Y |
| L | L | L | L |
| L | L | Н | Н |
| L | Н | L | L |
| L | Н | Н | Н |
| Н | L | L | Н |
| Н | L | Н | Н |
| Н | Н | L | L |
| Н | Н | Н | L |

LOGIC DIAGRAM (POSITIVE LOGIC)



LOGIC CONFIGURATIONS




Figure 5. 00/14+32: 2-Input NAND Gate 2-Input OR Gate With Both Inputs Inverted




Figure 6. 14+08/14+02: 2-Input AND Gate With Inverted B Input 2-Input NOR Gate With Inverted Input






Figure 7. 14+08/14+02: 2-Input AND Gate With Inverted C Input 2-Input NOR Gate With Inverted Input




Figure 8. 32/14+00: 2-Input OR Gate 2-Input NAND Gate With Both Inputs Inverted




Figure 9. 86: 2-Input XOR Gate




Figure 10. 04/14: Inverter






Figure 11. 17/34: Noninverted Buffer



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|-------------------|---|---|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 4.6 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 4.6 | V |
| Vo | Voltage range applied to any output in the hi | igh-impedance or power-off state ⁽²⁾ | -0.5 | 4.6 | V |
| Vo | Output voltage range in the high or low state | 9(2) | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| lok | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±20 | mA |
| | Continuous current through V _{CC} or GND | | | ±50 | mA |
| | | DBV package | | 165 | |
| | Continuous current through V _{CC} or GND | DCK package | | 259 | |
| 0 | | DRY package | | 340 | 0000 |
| $\theta_{\sf JA}$ | Package thermal impedance (3) | DSF package | | 300 | °C/W |
| | | YFP package | | 123 | |
| | | YZP package | | 123 | |
| T _{stg} | Storage temperature range | · | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

| | | | MIN | MAX | UNIT |
|-----------------|--------------------------------|-------------------------|-----|----------|------|
| V_{CC} | Supply voltage | | 2.3 | 3.6 | V |
| VI | Input voltage | | 0 | 3.6 | V |
| Vo | Output voltage | | 0 | V_{CC} | V |
| | High level output ourrent | V _{CC} = 2.3 V | | -3.1 | A |
| ІОН | High-level output current | V _{CC} = 3 V | | -4 | mA |
| | Low lovel output ourrest | V _{CC} = 2.3 V | | 3.1 | A |
| I _{OL} | Low-level output current | V _{CC} = 3 V | | 4 | mA |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | T _A = | 25°C | T _A = -40 to 85°0 | | UNIT |
|--|--|-----------------|-----------------------|---------|---------------------------------|------|------|
| | | | MIN | TYP MAX | MIN | MAX | |
| V_{T+} | | 2.3 V to 2.7 V | 0.6 | 1.1 | 0.6 | 1.1 | |
| Positive-going input threshold voltage | | 3 V to 3.6 V | 0.75 | 1.16 | 0.75 | 1.19 | V |
| V_{T-} | | 2.3 V to 2.7 V | 0.35 | 0.6 | 0.35 | 0.6 | |
| Negative-going input threshold voltage | | 3 V to 3.6 V | 0.5 | 0.85 | 0.5 | 0.85 | V |
| ΔV_T | | 2.3 V to 2.7 V | 0.23 | 0.6 | 0.1 | 0.6 | |
| Hysteresis (V _{T+} – V _{T-}) | | 3 V to 3.6 V | 0.25 | 0.56 | 0.15 | 0.56 | V |
| | I _{OH} = -20 μA | 2.3 V to 3.6 V | V _{CC} - 0.1 | | V _{CC} - 0.1 | | |
| | $I_{OH} = -2.3 \text{ mA}$ | 2.3 V | 2.05 | | 1.97 | | |
| V _{OH} | $I_{OH} = -3.1 \text{ mA}$ | 2.3 V | 1.9 | | 1.85 | | V |
| | $I_{OH} = -2.7 \text{ mA}$ | 3 V | 2.72 | | 2.67 | | |
| | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.6 | | 2.55 | | |
| | $I_{OL} = 20 \mu A$ | 2.3 V to 3.6 V | | 0.1 | | 0.1 | |
| | $I_{OL} = 2.3 \text{ mA}$ | 2.3 V | | 0.31 | | 0.33 | |
| V _{OL} | $I_{OL} = 3.1 \text{ mA}$ | 2.5 V | | 0.44 | | 0.45 | |
| | $I_{OL} = 2.7 \text{ mA}$ | 3 V | | 0.31 | | 0.33 | |
| | I _{OL} = 4 mA | 3 V | | 0.44 | | 0.45 | |
| I _I All inputs | $V_I = 3.6 \text{ V or GND}$ | 0 V to 3.6 V | | 0.1 | | 0.5 | μΑ |
| I _{off} | V_I or $V_O = 0$ V to 3.6 V | 0 V | | 0.1 | | 0.5 | μА |
| ΔI_{off} | V_I or $V_O = 3.6 \text{ V}$ | 0 V to 0.2 V | | 0.2 | | 0.5 | μА |
| I _{cc} | $V_I = 3.6 \text{ V or GND}, I_O = 0$ | 2.3 V to 3.6 V | | 0.5 | | 0.9 | μΑ |
| ΔI _{CC} | One input at 0.3 V or 1.1 V, Other inputs at 0 or V_{CC} , $I_{O} = 0$ | 2.3 V to 2.7 V | | | | 4 | μΑ |
| TICC | One input at 0.45 V or 1.2 V, Other inputs at 0 or V_{CC} , $I_{O} = 0$ | 3 V to 3.6 V | | | | 12 | μΑ |
| Ci | $V_I = V_{CC}$ or GND | 3.3 V | | 1.5 | | | pF |
| Co | $V_O = V_{CC}$ or GND | 3.3 V | | 3 | | | pF |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 12)

| PARAMETER | FROM | TO (OUTPUT) | CL | T _A = 25°C | | | T _A = -40°C to 85°C | | UNIT |
|-----------------|------------|-------------|-------|-----------------------|-----|-----|-----------------------------------|------|------|
| | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | MAX | |
| t _{pd} | A, B, or C | Y | 5 pF | 1.8 | 2.3 | 2.9 | 0.5 | 6.8 | |
| | | | 10 pF | 2.3 | 2.8 | 3.4 | 1 | 7.9 | |
| | | | 15 pF | 2.6 | 3.1 | 3.8 | 1 | 8.7 | ns |
| | | | 30 pF | 3.8 | 4.4 | 5.1 | 1.5 | 10.8 | |



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 12)

| PARAMETER | FROM | TO (OUTPUT) | C _L | T _A = 25°C | | | T _A = -40°C to 85°C | | UNIT | |
|-----------------|------------|----------------|----------------|-----------------------|-----|-----|-----------------------------------|-----|------|----|
| | (INPUT) | | _ | MIN | TYP | MAX | MIN | MAX | | |
| t _{pd} | | Y | 5 pF | 1.8 | 2.3 | 3.1 | 0.5 | 6 | | |
| | A B or C | | 10 pF | 2.2 | 2.8 | 3.5 | 1 | 7.1 | | |
| | A, B, or C | | ĭ | 15 pF | 2.6 | 3.2 | 5.2 | 1 | 7.9 | ns |
| | | | 30 pF | 3.7 | 4.4 | 5.2 | 1.5 | 10 | | |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V, V_I = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 12)

| PARAMETER | FROM | TO (OUTPUT) | C _L | T _A = 25°C | | | T _A = - | UNIT | |
|--------------------|------------|-------------|----------------|-----------------------|-----|-----|--------------------|------|----|
| | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | MAX | |
| | | Υ | 5 pF | 2 | 2.7 | 3.5 | 0.5 | 5.5 | |
| | A D C | | 10 pF | 2.4 | 3.1 | 3.9 | 1 | 6.5 | |
| t _{pd} A, | A, B, or C | | 15 pF | 2.8 | 3.5 | 4.3 | 1 | 7.4 | ns |
| | | | 30 pF | 4 | 4.7 | 5.5 | 1.5 | 9.5 | |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_I = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted) (see Figure 12)

| PARAMETER | FROM | FROM TO NPUT) (OUTPUT) | CL | T, | T _A = 25°C | | | T _A = -40°C to 85°C | | |
|----------------------------|---------|---------------------------|-------|-----|-----------------------|-----|-----|-----------------------------------|--|--|
| | (INFOT) | | _ | MIN | TYP | MAX | MIN | MAX | | |
| | | 5 pF | 1.6 | 2 | 2.5 | 0.5 | 8 | 8 | | |
| | | _ | 10 pF | 2 | 2.4 | 2.9 | 1 | 8.5 | | |
| t _{pd} A, B, or C | Y | 15 pF | 2.3 | 2.8 | 3.3 | 1 | 9.1 | ns | | |
| | | | 30 pF | 3.4 | 3.9 | 4.4 | 1.5 | 9.8 | | |

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, V_I = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 12)

| PARAMETER | FROM | TO (OUTPUT) C _L | T _A = 25°C | | | T _A = - | UNIT | | |
|----------------------------|----------|----------------------------|-----------------------|-----|-----|--------------------|------|-----|--|
| | (INPUT) | | | MIN | TYP | MAX | MIN | MAX | |
| | | 5 pF | 1.6 | 1.9 | 2.4 | 0.5 | 5.3 | | |
| | A B or C | _ | 10 pF | 2 | 2.3 | 2.7 | 1 | 6.1 | |
| t _{pd} A, B, or C | Y | 15 pF | 2.3 | 2.7 | 3.1 | 1 | 6.8 | ns | |
| | | | 30 pF | 3.4 | 3.8 | 4.2 | 1.5 | 8.5 | |

Copyright © 2004–2010, Texas Instruments Incorporated



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{I} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 12)

| PARAMETER | FROM | TO (OUTPUT) | C _L | T _A = 25°C | | | T _A = - | UNIT | |
|-----------------|------------|-------------|----------------|-----------------------|-----|-----|--------------------|------|----|
| | (INPUT) | (OUTPUT) | _ | MIN | TYP | MAX | MIN | MAX | |
| t _{pd} | A, B, or C | Υ | 5 pF | 1.6 | 2.1 | 2.7 | 0.5 | 4.7 | ns |
| | | | 10 pF | 2 | 2.4 | 3 | 1 | 5.7 | |
| | | | 15 pF | 2.3 | 2.7 | 3.3 | 1 | 6.2 | |
| | | | 30 pF | 3.4 | 3.8 | 4.4 | 1.5 | 7.8 | |


OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$


| | PARAMETER | TEST CONDITIONS | V _{CC} = 2.5 V TYP | V _{CC} = 3.3 V TYP | UNIT |
|-----------------|-------------------------------|-----------------|--------------------------------|--------------------------------|------|
| C _{pd} | Power dissipation capacitance | f = 10 MHz | 4 | 5 | pF |



PARAMETER MEASUREMENT INFORMATION



| | V _{CC} = 2.5 V ± 0.2 V | V _{CC} = 3.3 V ± 0.3 V |
|-----------------|------------------------------------|------------------------------------|
| C _L | 5, 10, 15, 30 pF | 5, 10, 15, 30 pF |
| V _{MI} | V _I /2 | V _I /2 |
| V _{MO} | V _{CC} /2 | V _{CC} /2 |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$, slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 12. Load Circuit and Voltage Waveforms

Copyright © 2004–2010, Texas Instruments Incorporated

www.ti.com 19-Sep-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead finish/ | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|---------------------|---------|--------------|---------|------|------|--------------|-------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | Ball material | (3) | | (4/5) | |
| SN74AUP1T58DBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | (6) NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HT5R | |
| SIN/4AUF I I SODBYR | ACTIVE | 301-23 | DBA | 0 | 3000 | Kuns & Green | NIPDAU | Level-1-200C-UNLIM | -40 10 65 | птэк | Samples |
| SN74AUP1T58DCKR | ACTIVE | SC70 | DCK | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (TJF, TJR) | Samples |
| SN74AUP1T58DCKT | ACTIVE | SC70 | DCK | 6 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (TJF, TJR) | Samples |
| SN74AUP1T58DRYR | ACTIVE | SON | DRY | 6 | 5000 | RoHS & Green | NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | TJ | Samples |
| SN74AUP1T58DSFR | ACTIVE | SON | DSF | 6 | 5000 | RoHS & Green | NIPDAU NIPDAUAG | Level-1-260C-UNLIM | -40 to 85 | TJ | Samples |
| SN74AUP1T58YFPR | ACTIVE | DSBGA | YFP | 6 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (TJ2, TJN) | Samples |
| SN74AUP1T58YZPR | PREVIEW | DSBGA | YZP | 6 | 3000 | TBD | Call TI | Call TI | -40 to 85 | | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 19-Sep-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Oct-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AUP1T58DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74AUP1T58DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 8.4 | 2.41 | 2.41 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74AUP1T58DCKT | SC70 | DCK | 6 | 250 | 180.0 | 8.4 | 2.41 | 2.41 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74AUP1T58DRYR | SON | DRY | 6 | 5000 | 180.0 | 8.4 | 1.25 | 1.6 | 0.7 | 4.0 | 8.0 | Q1 |
| SN74AUP1T58DSFR | SON | DSF | 6 | 5000 | 180.0 | 8.4 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| SN74AUP1T58YFPR | DSBGA | YFP | 6 | 3000 | 178.0 | 9.2 | 0.89 | 1.29 | 0.62 | 4.0 | 8.0 | Q1 |



www.ti.com 13-Oct-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AUP1T58DBVR | SOT-23 | DBV | 6 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74AUP1T58DCKR | SC70 | DCK | 6 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74AUP1T58DCKT | SC70 | DCK | 6 | 250 | 202.0 | 201.0 | 28.0 |
| SN74AUP1T58DRYR | SON | DRY | 6 | 5000 | 202.0 | 201.0 | 28.0 |
| SN74AUP1T58DSFR | SON | DSF | 6 | 5000 | 210.0 | 185.0 | 35.0 |
| SN74AUP1T58YFPR | DSBGA | YFP | 6 | 3000 | 220.0 | 220.0 | 35.0 |





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.





NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated