







SCLS465D - FEBRUARY 2003 - REVISED AUGUST 2023

SN74LV08A-Q1 Automotive Quadruple 2-Input Positive-And Gate

1 Features

- Qualified for automotive applications
- Typical V_{OLP} (output ground bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support mixed-mode voltage operation on all ports
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD ٠ 17


2 Description

This quadruple 2-input positive-AND gate is designed for 2-V to 5.5-V V_{CC} operation.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾		
SN74LV08A-Q1	PW (TSSOP, 14)	5.00 mm × 6.4 mm		

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)





Table of Contents

1 Features1	6 Parameter Measurement Information7
2 Description1	7 Detailed Description8
3 Revision History	7.1 Overview
4 Pin Configuration and Functions	7.2 Functional Block Diagram8
5 Specifications	7.3 Device Functional Modes8
5.1 Absolute Maximum Ratings4	8 Device and Documentation Support
5.2 ESD Ratings4	8.1 Documentation Support (Analog)9
5.3 Recommended Operating Conditions4	8.2 Receiving Notification of Documentation Updates9
5.4 Thermal Information5	8.3 Support Resources9
5.5 Electrical Characteristics5	8.4 Trademarks9
5.6 Switching Characteristics, V _{CC} = 3.3 V ±0.3 V5	8.5 Electrostatic Discharge Caution9
5.7 Switching Characteristics, V _{CC} = 5 V ±0.5 V5	8.6 Glossary9
5.8 Noise Characteristics	9 Mechanical, Packaging, and Orderable Information9
5.9 Operating Characteristics6	

3 Revision History

(Changes from Revision C (January 2008) to Revision D (August 2023)	Page
	• Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information tabl	e, <i>Device</i>
	Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Or	derable
	Information section	1



4 Pin Configuration and Functions




Figure 4-1. PW Package 14-Pin TSSOP Top View

PIN NO. NAME		TYPE ⁽¹⁾	DECODIDITION
		ITPE	DESCRIPTION
1	1A	l	1A input
2	1B	I	1B
3	1Y	0	1Y
4	2A	l	2A
5	2B	l	2B
6	2Y	0	2Y
7	GND	_	GND
8	3Y	0	3Y
9	3A	l	3A
10	3B	l	3B
11	4Y	0	4Y
12	4A	l	4A
13	4B	I	4B
14	V _{CC}	—	V _{CC}

(1) Signal Types: I = Input, O = Output, I/O = Input or Output

5 Specifications 5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)⁽¹⁾

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	7	V
VI	Input voltage range ⁽²⁾			-0.5	7	V
Vo	Voltage applied to any output in the high	age applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
Vo	Output voltage range ^{(2) (3)}			-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0			-20	mA
I _{ОК}	Output clamp current	V _O < 0			-50	mA
lo	Continuous output current	$V_{O} = 0$ to V_{CC}		-25	25	mA
	Continuous current through V_{CC} or GN			-50	50	mA
T _{stg}	Storage temperature			-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value is limited to 5.5-V maximum.

5.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
V(ESD)	discharge	Charged device model (CDM), per AEC Q100-011	±1000	v	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
V		V _{CC} = 2.3 V to 2.7 V	V _{CC} x 0.7		V	
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} x 0.7		v	
		V _{CC} = 4.5 V to 5.5 V	V _{CC} x 0.7			
	Low-level input voltage	V _{CC} = 2 V		0.5		
V		V_{CC} = 2.3 V to 2.7 V		V _{CC} x 0.3	V	
VIL		V _{CC} = 3 V to 3.6 V		V _{CC} x 0.3	V	
		V _{CC} = 4.5 V to 5.5 V		V _{CC} x 0.3		
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V _{CC}	V	
		V _{CC} = 2 V		-50	μA	
	Llich lovel output ourrent	V _{CC} = 2.3 V to 2.7 V		-2		
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V		-6	mA	
V _O I _{OH}		V _{CC} = 4.5 V to 5.5 V		-12		
		V _{CC} = 2 V		50	μA	
		V _{CC} = 2.3 V to 2.7 V		2		
I _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA	
		V _{CC} = 4.5 V to 5.5 V		12		



over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
Δt/Δv		V_{CC} = 2.3 V to 2.7 V		200	
	Input transition rise or fall rate $V_{CC} = 3 V \text{ to } 3.6 V$ $V_{CC} = 4.5 V \text{ to } 5.5 V$	V _{CC} = 3 V to 3.6 V		100	ns/V
			20		
T _A	Operating free-air temperature		-40	105	°C

All unused inputs of the device must be held at V_{CC} or GND for proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

5.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

	THERMAL METRIC ⁽¹⁾	PW	UNIT
		14 PINS	ONIT
$R_{\theta J A}$	Junction-to-ambient thermal resistance	113	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		I _{OH} = -50 μA	2 to 5.5 V	V _{CC} – 0.1			
V _{OH}	High level output voltage	I _{OH} = -2 mA	2.3 V	2			V
		I _{OH} = –6 mA	3 V	2.48			
		I _{OH} = -12 mA	4.5 V	3.8			
	Low level output voltage	I _{OL} = 50 μA	2 to 5.5 V			0.1	
		I _{OL} = 2 mA	2.3 V			0.4	V
V _{OL}		I _{OL} = 6 mA	3 V			0.44	
		I _{OL} = 12 mA	4.5 V			0.55	
l _l	Input leakage current	V _I = 5.5 V or GND	0 to 5.5 V			±1	μA
I _{CC}	Supply current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μA
I _{off}	Input/Output Power-Off Leakage Current	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 5.5 V	0			5	μA
0	lanut Consoltonos		3.3 V		3.3		
Ci	Input Capacitance	$V_{I} = V_{CC}$ or GND	5 V		3.3		pF

5.6 Switching Characteristics, V_{CC} = 3.3 V ±0.3 V

over recommended operating free-air temperature range, V_{CC} = 3.3 V ±0.3 V (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	T,	T _A = 25°C MIN		мах	UNIT	
FARAMETER			CAPACITANCE	MIN	ТҮР	MAX	WIIN		UNIT
t _{pd}	A or B	Y	C _L = 50 pF		7.5	12.3	1	16	ns

5.7 Switching Characteristics, V_{CC} = 5 V ±0.5 V

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	Τ,	⊆ 25°C		MIN	МАХ	UNIT
PARAMETER			CAPACITANCE	MIN	TYP	MAX		UNIT	
t _{pd}	A or B	Y	C _L = 50 pF		5.5	7.9	1	12	ns



5.8 Noise Characteristics

 V_{CC} = 3.3 V, C_{L} = 50 pF, T_{A} = 25°C⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.1	-0.8	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.1		V
V _{IH(D)}	High-level dynamic input voltage	2.31			
V _{IL(D)}	Low-level dynamic input voltage			0.99	

(1) Characteristics are for surface-mount packages only.


5.9 Operating Characteristics

T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{cc}	TYP	UNIT
6	Power dissipation capacitance	$C_{-} = 50 \text{ pc} f = 10 \text{ MHz}$	3.3 V	8	~ [
C _{pd} Fower dissipation capa	rower dissipation capacitance	C _L = 50 pF, f = 10 MHz	5 V	10	pF



6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and tPZH are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Overview

This quadruple 2-input positive-AND gate is designed for 2-V to 5.5-V VCC operation.

The SN74LV08A performs the Boolean function $Y = A \cdot B$ or $Y = \overline{A + B}$ in positive logic.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram, each gate (Positive Logic)

7.3 Device Functional Modes

Table 7-1. Function Table

INPU		
A	В	Y Y
Н	Н	Н
L	Х	L
Х	L	L

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links										
PARTS PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS TOOLS & SOFTWARE SUPPORT & COMMUNITY										
SN74LV08A-Q1	Click here									

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV08ATPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LV08ATQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV08A-Q1 :



Catalog : SN74LV08A

• Enhanced Product : SN74LV08A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV08ATPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV08ATPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

10-Nov-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV08ATPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV08ATPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0

PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated