







SN74LV174A

SCLS401I - APRIL 1998 - REVISED MARCH 2023

SN74LV174A Hex D-Type Flip-Flops With Clear

1 Features

- V_{CC} operation of 2 V to 5.5
- Maximum t_{pd} of 7.5 ns at 5 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (output V_{OH} undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V, T}_{A} = 25^{\circ}\text{C}$
- I_{off} supports partial-power-down mode operation
- Supports mixed-mode voltage operation on all ports
- Latch-up performance exceeds 250 mA per JESD

2 Applications

- **Output expansion**
- LED matrix control
- 7-segment display control


3 Description

The 'LV174A devices are hex D-type flip-flops designed for 2 V to 5.5 V V_{CC} operation.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LV174A	DGV (TVSOP, 16)	4.00 mm × 3.50 mm
	PW (TSSOP, 16)	5.00 mm × 4.40 mm
SIN/4LV I/4A	NS (SO, 16)	10.20 mm × 5.30 mm
	D (SOIC, 16)	9.00 mm × 3.90 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7 Parameter Measurement Information10
2 Applications1	8 Detailed Description11
3 Description1	8.1 Overview11
4 Revision History2	8.2 Functional Block Diagram11
5 Pin Configuration and Functions3	8.3 Feature Description12
6 Specifications4	8.4 Device Functional Modes13
6.1 Absolute Maximum Ratings4	9 Application and Implementation14
6.2 ESD Ratings4	9.1 Application Information
6.3 Recommended Operating Conditions5	9.2 Typical Application14
6.4 Thermal Information5	9.3 Power Supply Recommendations14
6.5 Electrical Characteristics6	9.4 Layout14
6.6 Timing Requirements, V _{CC} = 2.5 V ± 0.2 V6	10 Device and Documentation Support16
6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	10.1 Documentation Support16
6.8 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}7$	10.2 Receiving Notification of Documentation Updates 16
6.9 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V8	10.3 Support Resources16
6.10 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V8	10.4 Trademarks16
6.11 Switching Characteristics, V _{CC} = 5 V ± 0.5 V8	10.5 Electrostatic Discharge Caution16
6.12 Noise Characteristics8	10.6 Glossary16
6.13 Operating Characteristics9	11 Mechanical, Packaging, and Orderable
6.14 Typical Characteristics9	Information16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision H (December 2022) to Revision I (March 2023)	Page
•	Removed references to DB package, removed pinout image of BQB or RGY package, and updated s layout of document to current standard	
•	Updated thermal values for D package from RθJA = 73 to 107.7, all values in °C/W	
С	hanges from Revision G (April 1998) to Revision H (December 2022)	Page
•	Updated the format of tables, figures, and cross-references throughout the document	1



5 Pin Configuration and Functions




Figure 5-1. D, DW, or PW Package, 16-Pin SOIC, SOP or TSSOP (Top View)

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
CLR	1	I	Clear Pin
1Q	2	0	1Q Output
1D	3	I	1D Input
2D	4	I	2D Input
2Q	5	0	2Q Output
3D	6	I	3D Input
3Q	7	0	3Q Output
GND	8	_	Ground Pin
CLK	9	I	Clock Pin
4Q	10	0	4Q Output
4D	11	I	4D Input
5Q	12	0	5Q Output
5D	13	I	5D Input
6D	14	I	6D Input
6Q	15	0	6Q Output
V _{CC}	16	Р	Power Pin



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾		-0.5	7	V
Vo	Output voltage range applied in the high or low state ⁽²⁾ (3)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
T _{stg}	Storage temperature range		-65	150	°CW

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)	±1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output damp current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		2	5.5	V		
		V _{CC} = 2 V	1.5				
V _{IH}	Lligh lovel input veltage	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V		
	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V		
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7				
		V _{CC} = 2 V		0.5			
. /	Low lovel input voltage	V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V		
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V		
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3			
V _I	Input voltage		0	5.5	V		
Vo	Output voltage	High or low state	0	V _{CC}	V		
	High-level output current	V _{CC} = 2 V		-50	μA		
ı		V _{CC} = 2.3 V to 2.7 V		-2			
ОН		V _{CC} = 3 V to 3.6 V		-6	mA		
		V _{CC} = 4.5 V to 5.5 V		-12			
		V _{CC} = 2 V		50	μΑ		
ı	Low level output ourrent	V _{CC} = 2.3 V to 2.7 V		2			
OL	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA		
		V _{CC} = 4.5 V to 5.5 V		12			
		V _{CC} = 2.3 V to 2.7 V		200			
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100	ns/V		
		V _{CC} = 4.5 V to 5.5 V		20			
T _A	Operating free-air temperature		-40	85	°C		

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾						
		D	DGV	NS	PW	UNIT
		16 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.7	120	64	108	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	SN74	UNIT		
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNII
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V
	I _{OH} = -2 mA	2.3 V	2			
V	I _{OH} = -6 mA	3 V	2.48			
V _{OH}		3 V	3.8		0.1	
	I _{OH} = -12 mA	4.5 V			0.4	
		4.5 V			0.44	
	I _{OL} = 50 μA	2 V to 5.5 V			0.1	V
V	I _{OL} = 2 mA	2.3 V			0.4	
V _{OL}	I _{OL} = 6 mA	3 V			0.44	
	I _{OL} = 12 mA	4.5			0.55	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±1	μA
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μA
I _{off}	V_I or $V_O = 0$ to 5.5 V	0 V			5	μA
C _i	V _I = V _{CC} or GND	3.3 V	1.7			pF

6.6 Timing Requirements, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

		1 0 (T _A = 25°C SN74LV174A MIN MAX MIN M		SN74LV174A		UNIT
					MIN	MAX	UNII
t _w Pulse duration	CLR low	6		6.5			
	Pulse duration	CLK high or low	7		7		ns
t _{su} Setup time before	Catus time before CLIVA	Data	8.5		9.5		ns
	Setup time before CLK	CLR inactive	4		4		
t _h	Hold time data after CLK↑		- 0.5		0		ns

Submit Document Feedback



6.7 Timing Requirements, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25°C MIN MAX		SN74LV174A		UNIT
					MIN	MAX	UNII
t _w Pulse duration	CLR low	5		5			
	Pulse duration	CLK high or low	5		5		ns
t _{su} Setup time before CLK↑	Catua tima hafara CLIVA	Data	5		6		ns
	Setup time before CLKT	CLR inactive	3		3		
t _h	Hold time data after CLK↑		0		0		ns

6.8 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25°	С	SN74LV174A		UNIT
			MIN	MAX	MIN	MIN MAX	
t _w	Pulse duration	CLR low	5		5		ns
		CLK high or low	5		5		ns
	Setup time before CLK↑	Data	4.5		4.5		ns
L _{su}		CLR inactive	2.5		2.5		ns
t _h	Hold time data after CLK↑		0.5		0.5		ns



6.9 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	7	Γ _A = 25°C		SN74LV1	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	OMIT
f			C _L = 15 pF	55	115		50		MHz
T _{max}			C _L = 50pF	45	90		40		IVI⊓∠
	CLR	Q	C = 15×5		6.3	17.3	1	19.5	
t _{pd}	CLK		C _L = 15pF		8.4	17.1	1	19	ns
	CLR	Q			8.2	21.9	1	23.5	
t _{pd}	CLK	Q	C _L = 50 pF		10.8	20.6	1	23	ns
t _{sk(o)}					,	2		2	

6.10 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	LOAD	T _A = 25°C			SN74LV17	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII
f			C _L = 15 pF	95	170		80		MHz
T _{max}			C _L = 50 pF	55	130		50		IVITIZ
	CLR	Q	C = 15 pE		4.5	11.4	1	13.5	20
t _{pd}	CLK	Q	C _L = 15 pF		5.8	11	1	13	ns
	CLR	Q			6	14.9	1	17	
t _{pd}	CLK	Q	C _L = 50 pF		7.5	14.5	1 16.5	ns	
t _{sk(o)}						1.5		1.5	

6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	FROM TO LOAD T _A = 25°C					SN74LV17	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNII	
£			C _L = 15 pF	130	240		110	5	MHz	
T _{max}				C _L = 50 pF	90	180		80		IVITZ
	CLR	Q	C = 45 pF		3	7.6	1	9		
T _{pd}	CLK	Q	C _L = 15 pF		4.1	7.2	1	8.5	ns	
	CLR	0			4.2	9.6	1	11		
T _{pd}	CLK	Q	C _L = 50 pF		5.5	9.2	1	10.5	ns	
t _{sk(o)}						1		1		

6.12 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_1 = 50 \text{ pF}, T_{\Delta} = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN7	SN74LV174A				
	PARAMETER	MIN	TYP	MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.34	0.8	V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V		
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.02		V		
V _{IH(D)}	High-level dynamic input voltage	2.31			V		
V _{IL(D)}	Low-level dynamic input voltage			0.99	V		

(1) Characteristics are for surface-mount packages only.




6.13 Operating Characteristics

T_A = 25°C


	PARAMETER	TEST	CONDITIONS	V _{cc}	TYP	UNIT
C .	Power dissipation capacitance	$C_1 = 50 \text{ pF}$	f = 10 MHz	3.3	14	nЕ
C _{pd}	гожет изэлраноп сарасцапсе	C _L = 50 pr	I - IU MINZ	5	15.1	pr

6.14 Typical Characteristics





7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The 'LV174A devices are positive-edge-triggered flip-flops with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

8.2 Functional Block Diagram

Figure 8-1. Logic Diagram (Positive Logic)




Figure 8-2.

8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.3.2 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

8.3.3 Partial Power Down (Ioff)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

8.3.4 Clamp Diode Structure

Figure 8-3 shows the inputs and outputs to this device have negative clamping diodes only.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-3. Electrical Placement of Clamping Diodes for Each Input and Output



8.4 Device Functional Modes

Table 8-1. Function Table

	INPUTS ⁽¹⁾		OUTPUT				
CLR	CLK	D	Q				
L	Х	Х	L				
Н	1	Н	Н				
Н	1	L	L				
Н	L	Х	Qo				

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV174A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5-V tolerant allowing for down translation to $V_{\rm CC}$.

9.2 Typical Application

9.2.1 Application Curves




Figure 9-1. Simplified Functional Diagram Showing Clock Operation

9.3 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in Section 6.3.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of

Submit Document Feedback



digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 30-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV174AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV174A	
SN74LV174ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV174A	Samples
SN74LV174ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV174A	Samples
SN74LV174ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV174A	Samples
SN74LV174APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LV174A	
SN74LV174APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV174A	Samples

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV174ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV174ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV174ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV174APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV174APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

7 till dillitoriorio di o rioriniria:							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV174ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV174ADR	SOIC	D	16	2500	356.0	356.0	35.0
SN74LV174ANSR	so	NS	16	2000	356.0	356.0	35.0
SN74LV174APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV174APWR	TSSOP	PW	16	2000	356.0	356.0	35.0



SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated