





SN74LV4051A SCLS428J - MAY 1999 - REVISED JUNE 2024

SN74LV4051A 8-Channel Analog Multiplexers and Demultiplexers

1 Features

Texas

INSTRUMENTS

- 1.65V to 5.5V V_{CC} operation
- Support mixed-mode voltage operation on all ports
- High on-off output-voltage ratio
- Low crosstalk between switches
- Individual switch controls
- Extremely low input current
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 2000V human-body model (A114-A)
 - 200V machine model (A115-A)
 - 1000V charged-device model (C101)

2 Applications

- **Telecommunications**
- eCall
- Infotainment

3 Description

SN74LV4051A 8-channel The CMOS analog multiplexers and demultiplexers are designed for 1.65V to 5.5V V_{CC} operation.

The SN74LV4051A devices handle both analog and digital signals. Each channel permits signals with amplitudes up to 5.5V (peak) to be transmitted in either direction.


Applications include: signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
	PW (TSSOP, 16)	5mm × 6.4mm
SN74LV4051A	D (SOIC, 16)	9.9mm × 6mm
	RGY (VQFN, 16)	4mm × 3.5mm

For more information, see Section 11. (1)

The package size (length × width) is a nominal value and (2)includes pins, where applicable.



Logic Diagram (Positive Logic)





Table of Contents

1 Features	
2 Applications	
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Thermal Information: SN74LV4051A	
5.4 Recommended Operating Conditions	<mark>5</mark>
5.5 Electrical Characteristics	<mark>5</mark>
5.6 Timing Characteristics V _{CC} = 2.5V ± 0.2V	7
5.7 Timing Characteristics V _{CC} = 3.3V ± 0.3V	7
5.8 Timing Characteristics V _{CC} = 5V ± 0.5V	<mark>8</mark>
5.9 AC Characteristics	8
5.10 Typical Characteristics	10
6 Parameter Measurement Information	11
7 Detailed Description	14
7.1 Overview	

7.2 Functional Block Diagram	. 14
7.3 Feature Description	
7.4 Device Functional Modes	
8 Application and Implementation	. 15
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	16
8.4 Layout	. 16
9 Device and Documentation Support	18
9.1 Documentation Support	. 18
9.2 Receiving Notification of Documentation Updates	
9.3 Support Resources	. 18
9.4 Trademarks	18
9.5 Electrostatic Discharge Caution	18
9.6 Glossary	18
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	. 19



4 Pin Configuration and Functions

Y4 Y6 COM	[1	O_{16}] V _{CC}] Y2
Y6	2	15] Y2
COM	3	14] Y1
Y7	4	13] Y0] Y3
Y7 Y5	5	12] Y3
INH	6	11] A [
GND	[7	10]в
GND	8]	9]C

Figure 4-1. D, PW Package, 16-Pin SOIC, TSSOP
(Top View)




Figure 4-2. RGY Package 16-Pin VQFN With Exposed Thermal Pad (Top View)

	PIN		DESCRIPTION		
NAME NO.			DESCRIPTION		
A	11	I	Selector line A for outputs (see Section 7.4 for specific information)		
В	10	I	Selector line B for outputs (see Section 7.4 for specific information)		
С	9	I	Selector line C for outputs (see Section 7.4 for specific information)		
СОМ	3	0/I ⁽¹⁾	Output/Input of mux		
GND	7, 8	_	Ground		
INH	6	I(1)	Enables the outputs of the device. Logic low level with turn the outputs on, high level will turn them off.		
Y0	13	I/O ⁽¹⁾	Input/Output to mux		
Y1	14	I/O ⁽¹⁾	Input/Output to mux		
Y2	15	I/O ⁽¹⁾	Input/Output to mux		
Y3	12	I/O ⁽¹⁾	Input/Output to mux		
Y4	1	I/O ⁽¹⁾	Input/Output of mux		
Y5	5	I/O ⁽¹⁾	Input/Output to mux		
Y6	2	I/O ⁽¹⁾	Input/Output to mux		
Y7	4	I/O ⁽¹⁾	Input/Output to mux		
V _{CC}	16	_	Device power		

Table 4-1. Pin Functions

(1) These I/O descriptions represent the device when used as a multiplexer, when this device is operated as a demultiplexer pins Y0-Y7 may be considered outputs (O) and the COM pin may be considered inputs (I).

(2) I = inputs, O = outputs



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (3)}

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7.0	V
VI	Logic input voltage range		-0.5	7.0	V
V _{IO}	Switch I/O voltage range ^{(2) (3)}		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0	-20		mA
I _{IOK}	Switch IO diode clamp current	V_{IO} < 0 or V_{IO} > V_{CC}	-50	50	mA
I _T	Switch continuous current	$V_{IO} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC}	or GND		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(3) This value is limited to 5.5V maximum

5.2 ESD Ratings

				VALUE	UNIT	
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±2000		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	All pins	±1000	V	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Thermal Information: SN74LV4051A

		SN74LV4051A	SN74LV4051A	SN74LV4051A	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	RGY (VQFN)	UNIT
		16 PINS	16 PINS	16 PINS]
R _{0JA}	Junction-to-ambient thermal resistance	115.2	140.2	89.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	75.0	72.6	89.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	76.6	98.7	65.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	31.3	13.4	25.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	75.7	97.3	65.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	48.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		1 ⁽²⁾	5.5	V
		V _{CC} = 1.65	1.2	5.5	
V H		V _{CC} = 2V	1.5	5.5	
VIH	High-level input voltage, logic control inputs	V _{CC} = 2.3V to 2.7V	V _{CC} x 0.7	5.5	V
		V _{CC} = 3V to 3.6V	V _{CC} x 0.7	5.5	
		V _{CC} = 4.5V to 5.5V	V _{CC} x 0.7	5.5	
		V _{CC} = 1.65	0	0.4	
	Low-level input voltage, logic control inputs	V _{CC} = 2V	0	0.5	V
VIL		V _{CC} = 2.3V to 2.7V	0	V _{CC} x 0.3	
		V _{CC} = 3V to 3.6V	0	V _{CC} x 0.3	
		V _{CC} = 4.5V to 5.5V	0	V _{CC} x 0.3	
VI	Logic control input voltage		0	5.5	V
V _{IO}	Switch input or output voltage		0	V _{CC}	V
		V _{CC} = 2.3V to 2.7V		200	
Δt/ΔV	Logic input transition rise or fall rate	V _{CC} = 3V to 3.6V		100	ns/V
		V _{CC} = 4.5V to 5.5V		20	
T _A	Ambient temperature	·	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to TI application report *Implications of* Slow or Floating CMOS Inputs, SCBA004.

(2) When using a V_{CC} of ≤1.2V, it is recommended to use these devices only for transmitting digital signals. When supply voltage is near 1.2V the analog switch ON resistance becomes very non-linear

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{cc}	MIN	TYP	MAX	UNIT
r _{ON}	ON-state switch resistance	$I_{T} = 2mA,$ $V_{I} = V_{CC} \text{ or } GND,$ $V_{INH} = V_{IL}$	25°C	1.65V		60	150	Ω
r _{ON}	ON-state switch resistance	$I_T = 2mA, \\ V_I = V_{CC} \text{ or } GND, \\ V_{INH} = V_{IL}$	-40°C to 85°C	1.65V			225	Ω
r _{ON}	ON-state switch resistance	$I_{T} = 2mA,$ $V_{I} = V_{CC} \text{ or } GND,$ $V_{INH} = V_{IL}$	-40°C to 125°C	1.65V			225	Ω
			25°C	2.3V		38	180	
		Ι _τ = 2mA,	–40°C to 85°C				225	
			–40°C to 125°C				225	
			25°C			30	150	
r _{ON}	ON-state switch resistance	$V_I = V_{CC}$ or GND,	–40°C to 85°C	3V			190	
	resistance	$V_{INH} = V_{IL}$	–40°C to 125°C				190	
			25°C			22	75	
			–40°C to 85°C	4.5V			100	Ω
			–40°C to 125°C				100	
r _{ON(p)}	Peak ON-state resistance	$I_{T} = 2mA,$ $V_{I} = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	25°C	1.65V		220	600	Ω



5.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{cc}	MIN	TYP	MAX	UNIT
r _{ON(p)}	Peak ON-state resistance	$ I_T = 2mA, \\ V_I = GND \text{ to } V_{CC}, \\ V_{INH} = V_{IL} $	–40°C to 85°C	1.65V			700	Ω
r _{ON(p)}	Peak ON-state resistance	$I_T = 2mA,$ $V_I = GND$ to $V_{CC},$ $V_{INH} = V_{IL}$	–40°C to 125°C	1.65V			700	Ω
			25°C			113	500	
			-40°C to 85°C	2.3V			600	Ω
			–40°C to 125°C				600	
		I _T = 2mA,	25°C			54	180	
ON(p)	Peak ON-state resistance	$V_I = GND$ to V_{CC} ,	–40°C to 85°C	3V			225	Ω
	Tesistance	$V_{INH} = V_{IL}$	–40°C to 125°C	_			225	
			25°C			31	100	
			–40°C to 85°C	4.5V			125	Ω
			–40°C to 125°C				125	
∆r _{ON}	Difference in ON- state resistance between switches	$I_{T} = 2mA,$ $V_{I} = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	25°C	1.65V		3	40	Ω
∆r _{ON}	Difference in ON- state resistance between switches	$I_{T} = 2mA,$ $V_{I} = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	–40°C to 85°C	1.65V			50	Ω
∆r _{ON}	Difference in ON- state resistance between switches	$I_{T} = 2mA,$ $V_{I} = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	–40°C to 85°C	1.65V			50	Ω
			25°C			2.1	30	Ω
			–40°C to 85°C	2.3V			40	
			–40°C to 125°C				40	
	Difference in ON-	I _T = 2mA,	25°C			1.4	20	
∆r _{ON}	state resistance	$V_{I} = GND$ to V_{CC} ,	-40°C to 85°C	3V			30	
	between switches	$V_{\rm INH} = V_{\rm IL}$	-40°C to 125°C				30	
			25°C			1.3	15	Ω
			-40°C to 85°C	4.5V			20	
			-40°C to 125°C				20	
			25°C				0.1	
l _{IH} l _{IL}	Control input current	V _I = 5.5V or GND	-40°C to 85°C	0 to 5.5V			1	μA
'IL			-40°C to 125°C				2	
		$V_{I} = V_{CC}$ and $V_{O} =$	25°C				0.1	
	OFF-state switch	GND, or V _I = GND and V _O =	-40°C to 85°C	5.5V			1	μA
I _{S(off)}	leakage current	V_{CC} , $V_{INH} = V_{IH}$	–40°C to 125°C				2	μΑ
		V _I = V _{CC} or GND,	25°C				0.1	
I _{S(on)}	ON-state switch leakage current	$V_{INH} = V_{IL}$	–40°C to 85°C	5.5V			1	μA
		(see Figure 6-3)	–40°C to 125°C				2	
			25°C			0.01		
V_{ICC} Supply current $V_{I} = V_{CC}$ or GND -40° C to	–40°C to 85°C	5.5V		20	μA			
		V _{INH} = 0V	–40°C to 125°C				40	•
C _{IC}	Control input capacitance	f = 10MHz	25°C	3.3V		2		pF



5.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{cc}	MIN	TYP	MAX	UNIT
C _{OS}	Switch terminal capacitance	f = 10MHz	25°C	3.3V	5			pF
C _{IS}	Common terminal capacitance	f = 10MHz	25°C	3.3V		23		pF
C _{OS(on)}	Common terminal ON-capacitance	f = 10MHz	25°C	3.3V		23		pF
C _F	Feedthrough capacitance	f = 10MHz	25°C	3.3V		0.5		pF
C _{PD}	Power dissipation capacitance	C _L = 50pF, f = 10MHz	25°C	3.3V		6		pF

5.6 Timing Characteristics V_{CC} = 2.5V ± 0.2V

I	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		1.9	10	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF	–40°C to 85°C			16	ns
PAL					–40°C to 125°C			18	
					25°C		6.6	18	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF	–40°C to 85°C			23	ns
PZL					–40°C to 125°C			25	
					25°C		7.4	18	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15pF	–40°C to 85°C			23	ns
t _{PLZ} tii					-40°C to 125°C			25	
	_				25°C		3.8	12	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF	–40°C to 85°C			18	ns
4PHL					–40°C to 125°C			20	
					25°C		7.8	28	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50pF	–40°C to 85°C			35	ns
PZL	unio				–40°C to 125°C			35	
					25°C		11.5	28	
t _{PHZ} t _{PLZ}	Disable delay time		COM or Yn	C _L = 50pF	–40°C to 85°C			35	5 ns
PLZ					-40°C to 125°C			35	

5.7 Timing Characteristics V_{CC} = $3.3V \pm 0.3V$

P/	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
	-				25°C		1.2	6	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF	–40°C to 85°C			10	ns
					–40°C to 125°C			12	
					25°C		4.7	12	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF	–40°C to 85°C			15	ns
PZL					–40°C to 125°C			18	
					25°C		5.7	12	
t _{PHZ} t _{PLZ}	Disable delay time	INH	COM or Yn	C _L = 15pF	–40°C to 85°C			15	ns
PLZ	time				–40°C to 125°C			18	

5.7 Timing Characteristics V_{CC} = 3.3V ± 0.3V (continued)

P	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		2.5	9	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF	–40°C to 85°C			12	ns
					–40°C to 125°C			14	
					25°C		5.5	20	
t _{PZH} t _{PZL}	Enable delay time		COM or Yn	C _L = 50pF	–40°C to 85°C			25	ns
"FZL					–40°C to 125°C			25	
					25°C		8.8	20	
t _{PHZ} t _{PLZ}	Disable delay time	sable delay INH	COM or Yn	C _L = 50pF	–40°C to 85°C			25	ns
TLZ					–40°C to 125°C			25	

5.8 Timing Characteristics V_{CC} = 5V \pm 0.5V

F	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		0.6	4	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF	–40°C to 85°C			7	ns
PHL					–40°C to 125°C			10	
					25°C		3.5	8	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF	–40°C to 85°C			10	ns
PZL					–40°C to 125°C			12	
					25°C		4.4	10	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15pF	–40°C to 85°C			11	ns
t _{PLZ} tim					–40°C to 125°C			12	
					25°C		1.5	6	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF	–40°C to 85°C			8	ns
PHL					–40°C to 125°C			10	
					25°C		4	14	
t _{PZH}	Enable delay time	INH	COM or Yn	C _L = 50pF	–40°C to 85°C			18	ns
t _{PZL}	une				–40°C to 125°C			18	
					25°C		6.2	14	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 50pF	–40°C to 85°C			18	8 ns
t _{PLZ}					-40°C to 125°C			18	

5.9 AC Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDITIONS		MIN TYP	MAX	UNIT
				C _L = 50pF, R _L =		20		
Frequency		Yn or COM	51474274051	600Ω , $F_{in} = 1MHz$ (sine wave) (see Figure 6-6) (1)	V _{CC} = 3V	25		
response (switch on)	COM or Yn					35		MHz
				C _L = 50pF, R _L =	V _{CC} = 2.3V	20		
Charge Injection (control input to	INH	COM or Yn		600Ω, F _{in} = 1MHz (sine	V _{CC} = 3V	35		mV
signal output)				wave) (see Figure 6-8)	V _{CC} = 4.5V	60		




5.9 AC Characteristics (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	TIONS	MIN TYP	MAX	UNIT
				C _L = 50pF, R _L =		-45		
Feedthrough				600Ω, F _{in} = 1MHz (sine	$V_{CC} = 3V$	-45		
attenuation (switch off)	COM or Yn	Yn or COM		wave) (see Figure 6-9) (2)		-45		dB
				C _L = 50pF, R _L =	V _{CC} = 2.3V	-45		
Crosstalk	COM or Yn			600Ω, F _{in} = 1MHz (sine	$V_{CC} = 3V$	-45		
(between any switches)		Yn or COM		wave) (see Figure 6-7) (2)	V _{CC} = 4.5V	-45		dB
				$C_{L} = 50 \text{pF}, R_{L} =$	$V_{I} = 2V_{p-p}$ $V_{CC} = 2.3V$	0.1		
Sine-wave distortion	COM or Yn	Yn or COM		10kΩ, F _{in} = 1kHz (sine wave)	$V_{I} = 2.5V_{p-p}$ $V_{CC} = 3V$	0.1	0.1	
				(see Figure 6-9)	$V_{I} = 4V_{p-p}$ $V_{CC} = 4.5V$	0.1		




5.10 Typical Characteristics






6 Parameter Measurement Information














Figure 6-3. On-State Switch Leakage-Current Test Circuit











Figure 6-5. Switching Time (t_{PZL}, t_{PLZ}, t_{PLZ}, t_{PHZ}), Control to Signal Output



A. f_{in} is a sine wave.

Figure 6-6. Frequency Response (Switch On)




Figure 6-7. Crosstalk (Control Input, Switch Output)




Figure 6-8. Feedthrough Attenuation (Switch Off)




Figure 6-9. Sine-Wave Distortion




7 Detailed Description

7.1 Overview

The SN74LV4051A device is an 8-channel analog multiplexer. A multiplexer is used when several signals must share the same device or resource. This device allows for the selection of one of these signals at a time for analysis or propagation.

7.2 Functional Block Diagram



7.3 Feature Description

The SN74LV4051A device contains one 8-channel multiplexer for use in a variety of applications and can also be configured as demultiplexer by using the COM pin as an input and the Yn pins as outputs. This device is qualified to operate in the temperature range -40° C to $+85^{\circ}$ C (maximum depends on package type).

7.4 Device Functional Modes

	Tab	ie 7-1. Fu	nction la	adie
	INP	UTS		ON
INH	С	В	Α	CHANNEL
L	L	L	L	Y0
L	L	L	Н	Y1
L	L	Н	L	Y2
L	L	Н	Н	Y3
L	Н	L	L	Y4
L	Н	L	Н	Y5
L	Н	Н	L	Y6
L	Н	Н	н	Y7
Н	Х	Х	Х	None

Table 7-1. Function Table



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

A multiplexer is used in applications where multiple signals share a resource. In Figure 8-1, several different sensors are connected to the analog-to-digital converter (ADC) of a microcontroller unit (MCU).

8.2 Typical Application




Figure 8-1. Example of Multiplexer Use With Analog Sensors and the ADC of an MCU

8.2.1 Design Requirements


Designing with the SN74LV4051A device requires a stable input voltage between 2V (see Section 5.4 for details) and 5.5V. Another important design consideration are the characteristics of the signal being multiplexed—ensure no important information is lost due to timing or incompatibility with this device.

8.2.2 Detailed Design Procedure

Processing eight different analog signals normally requires eight separate ADCs, but Figure 8-1 shows how to achieve this using only one ADC and four GPIOs (general-purpose input/outputs).



8.2.3 Application Curve



8.3 Power Supply Recommendations

Most systems have a common 3.3V or 5V rail that can supply the V_{CC} pin of this device. If this rail is not available, a switched-mode power supply (SMPS) or a low dropout regulator (LDO) can supply this device from a higher-voltage rail.


8.4 Layout

8.4.1 Layout Guidelines

TI recommends keeping the signal lines as short and straight as possible (see Figure 8-3). Incorporation of microstrip or stripline techniques are also recommended when signal lines are more than 1" long. These traces must be designed with a characteristic impedance of either 50Ω or 75Ω as required by the application. *Do not* place this device too close to high-voltage switching components because they may cause interference.



8.4.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Implications of Slow or Floating CMOS Inputs

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision I (September 2015) to Revision J (June 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
	Added new VIH and VIL Specifications at 1.65V Vcc	
•	Increased max ambient temperature max to 125C	5
•	Added Ron, Ron Peak, and Delta Ron Specifications at 1.65V Vcc	<mark>5</mark>
•	Added Ron, Ron Peak, and Delta Ron Specifications at 125C	5
•	Added Timing Specifications at 125C	

С	hanges from Revision H (April 2005) to Revision I (September 2015)	Page
•	Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Det Description section, Applications and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable	, ,
	Information section	1
•	Deleted SN54LV4051A part number from the data sheet	1
•	Removed Ordering Information table	1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN74LV4051AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV4051A	
SN74LV4051ADBR	NRND	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	
SN74LV4051ADGVR	NRND	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	
SN74LV4051ADGVRG4	NRND	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW051A	
SN74LV4051ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV4051A	Samples
SN74LV4051AN	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4051AN	
SN74LV4051ANS	NRND	SO	NS	16	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4051A	
SN74LV4051ANSR	NRND	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4051A	
SN74LV4051APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LW051A	
SN74LV4051APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LW051A	Samples
SN74LV4051APWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LW051A	
SN74LV4051ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW051A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4051A :

Automotive : SN74LV4051A-Q1

Enhanced Product : SN74LV4051A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4051ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4051ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4051ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4051ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4051APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4051ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

6-Apr-2024



Device	Package Type	Package Drawing	Pins SPQ Length (mm)		Length (mm)	Width (mm)	Height (mm)				
SN74LV4051ADBR	SSOP	DB	16	2000	356.0	356.0	35.0				
SN74LV4051ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0				
SN74LV4051ADR	SOIC	D	16	2500	340.5	336.1	32.0				
SN74LV4051ANSR	SO	NS	16	2000	356.0	356.0	35.0				
SN74LV4051APWR	TSSOP	PW	16	2000	356.0	356.0	35.0				
SN74LV4051APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0				
SN74LV4051APWT	TSSOP	PW	16	250	356.0	356.0	35.0				
SN74LV4051ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0				

TEXAS INSTRUMENTS

www.ti.com

6-Apr-2024

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LV4051AD	D	SOIC	16	40	507	8	3940	4.32
SN74LV4051AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4051ANS	NS	SOP	16	50	530	10.5	4000	4.1
SN74LV4051APW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LV4051APWG4	PW	TSSOP	16	90	530	10.2	3600	3.5

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150.



DB0016A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0016A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA



D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- earrow Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated