

SCES573B-JUNE 2004-REVISED JULY 2013

## OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

Check for Samples: SN74LV541AT

#### FEATURES

- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Typical t<sub>pd</sub> of 4 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode
  Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### DESCRIPTION


The SN74LV541AT is designed for 4.5-V to 5.5-V V<sub>CC</sub> operation. The inputs are TTL-voltage compatible, which allows them to be interfaced with bipolar outputs and 3.3-V devices. The device also can be used to translate from 3.3 V to 5 V.

This device is ideal for driving bus lines or buffer memory address registers. It features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that, if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide noninverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE shall be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



DB, DGV, DW, NS, OR PW PACKAGE

	(TOP VIEW)												
OE1	1	20	Vcc										
A1 [	2	19	] <u>OE2</u>										
A2 [	3	18	] Y1										
A3 🛛	4	17	] Y2										
A4 [	5	16	] Y3										
A5 [	6	15	] Y4										
A6 [	7	14	] Y5										
A7 [ A8 [	8	13	] Y6										
A8 [	9	12	] Y7										
GND [	10	11	] Y8										

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ÆÀ



#### SCES573B-JUNE 2004-REVISED JULY 2013

www.ti.com


This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### FUNCTION TABLE (EACH BUFFER/DRIVER)

	INPUTS						
OE1	OE2	Α	Y				
L	L	L	L				
L	L	н	Н				
н	Х	Х	Z				
Х	Н	Х	Z				

LOGIC DIAGRAM (POSITIVE LOGIC)



**To Seven Other Channels** 

SCES573B-JUNE 2004-REVISED JULY 2013

### www.ti.com

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the	high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range applied in the high o	r low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through $V_{CC}$ or GND			±70	mA
		DB package <sup>(4)</sup>		70	
		DGV package <sup>(4)</sup>		92	
~		DW package <sup>(4)</sup>		58	0 <b>0</b> AA/
$\theta_{JA}$	Package thermal impedance	NS package <sup>(4)</sup>		60	°C/W
		PW package <sup>(4)</sup>		83	
		RGY package <sup>(5)</sup>		37	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7

(5) The package thermal impedance is calculated in accordance with JESD 51-5.

#### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		4.5	5.5	V
VIH	High-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2		V
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V		0.8	V
VI	Input voltage		0	5.5	V
V	Output voltage	High or low state	0	$V_{CC}$	V
Vo	Output voltage	3-state	0	5.5	v
I <sub>OH</sub>	High-level output current	$V_{CC}$ = 4.5 V to 5.5 V		-16	mA
I <sub>OL</sub>	Low-level output current	$V_{CC}$ = 4.5 V to 5.5 V		16	mA
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 4.5 V \text{ to } 5.5 V$		20	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			-	[₄ = 25°C		T <sub>4</sub> = −40°C to	95%	$T_A = -4$	10°C to	125°C	
PARAMET	TEST CONDITIONS	~			$T_{A} = -40 \text{ C to}$	Rec	ded	UNIT			
ER	TEST CONDITIONS	V <sub>cc</sub>	SN74LV541AT			SN74LV54	1AT	SN7	UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	TYP	MAX	
V	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4			V
V <sub>OH</sub>	I <sub>OH</sub> = -16 mA	4.5 V	3.8			3.8		3.8			v
V	$I_{OL} = 50 \ \mu A$	4.5 V		0	0.1		0.1			0.1	V
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	4.5 V			0.55		0.55			0.55	v
I <sub>I</sub>	$V_{I} = 5.5 \text{ V or GND}$	0 to 5.5 V			±0.1		±1			±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5			±2.5	μA
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			2		20			20	μA
$\Delta I_{CC}$ <sup>(1)</sup>	One input at 3.4 V, Other inputs at $V_{CC} \mbox{ or } GND$	5.5 V			1.35		1.5			150	mA
I <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0			0.5		5			5	μA
Ci	$V_1 = V_{CC}$ or GND			2							pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

	FROM TO		LOAD	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to 85°C		TA			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE				85	C	Recommended			UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	TYP	MAX	
t <sub>pd</sub>	A	Y		2.6	5	6.9	1	8	1		9	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 15 pF	3	8.3	11.3	1	13	1		14	ns
t <sub>dis</sub>	OE	Y		1.4	3.9	7.5	1	8	1		8.5	
t <sub>pd</sub>	A	Y		4	5.5	7.9	1	9	1		10	
t <sub>en</sub>	OE	Y	C = 50  pF	3.8	8.8	12.3	1	14	1		15.2	20
t <sub>dis</sub>	OE	Y	C <sub>L</sub> = 50 pF	2.1	9.4	11.9	1	13.5	1		14	ns
t <sub>sk(o)</sub>						1		1				

#### NOISE CHARACTERISTICS<sup>(1)</sup>

 $V_{CC} = 5 \text{ V}, \text{ C}_{L} = 50 \text{ pF}$ 

	PARAMETER	Т	T <sub>A</sub> = 25°C				
	PARAMEIER	MIN	TYP	MAX	UNIT		
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		1.1	1.5	V		
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-1.1	-1.5	V		
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4		V		
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V		
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V		

(1) Characteristics are for surface-mount packages only.

#### **OPERATING CHARACTERISTICS**

 $V_{CC} = 5 V, T_A = 25^{\circ}C$ 


	PARAMETER	TEST CO	TYP	UNIT		
$\mathbf{C}_{pd}$	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 10 MHz	8	pF



### SN74LV541AT

SCES573B-JUNE 2004-REVISED JULY 2013

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 3 ns, t<sub>f</sub> ≤ 3 ns.

- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 1.  $t_{P/L}$  and  $t_{P/L}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuits and Voltage Waveforms

Texas Instruments

www.ti.com

SCES573B-JUNE 2004-REVISED JULY 2013

#### **REVISION HISTORY**

Cł	nanges from Revision A (August 2005) to Revision B	Page	ļ
•	Added parameter values for -40 to 125°C temperature ratings.	4	



#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		j		,	(2)	(6)	(3)		(4/3)	
SN74LV541ATDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541AT	Samples
SN74LV541ATDGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541AT	Samples
SN74LV541ATDW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 125	LV541AT	
SN74LV541ATDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541AT	Samples
SN74LV541ATNSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV541AT	Samples
SN74LV541ATPW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	LV541AT	
SN74LV541ATPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV541AT	Samples
SN74LV541ATPWT	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	LV541AT	
SN74LV541ATRGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VV541	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV541ATDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV541ATDGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV541ATDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV541ATNSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV541ATPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV541ATRGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1



### PACKAGE MATERIALS INFORMATION

7-Dec-2024



All differisions are norminal							
Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV541ATDBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LV541ATDGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LV541ATDWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV541ATNSR	SOP	NS	20	2000	367.0	367.0	45.0
SN74LV541ATPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LV541ATRGYR	VQFN	RGY	20	3000	356.0	356.0	35.0

# **DW0020A**



### **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

#### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **PW0020A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



### PW0020A

# **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### PW0020A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

# **EXAMPLE STENCIL DESIGN**

### SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### **GENERIC PACKAGE VIEW**

#### VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

**RGY 20** 

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225264/A

# **RGY0020A**



## **PACKAGE OUTLINE**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RGY0020A**

# **EXAMPLE BOARD LAYOUT**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## **RGY0020A**

# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated