







Texas INSTRUMENTS

SN74LVC1G80-Q1

SCES885-APRIL 2017

SN74LVC1G80-Q1 Single Positive-Edge-Triggered D-Type Flip-Flop

Features 1

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - ±4000-V Human-Body Model (HBM) ESD Classification Level 3A
 - ±1000-V Charged-Device Model (CDM) ESD **Classification Level C5**
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Supports Down Translation to V_{CC}
- Maximum t_{pd} of 6 ns at 3.3 V
- Low Power Consumption, 10-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- Ioff supports Partial-Power-Down Mode and Back-**Drive Protection**

Applications 2

- Automotive Infotainment
- Automotive Cluster
- Automotive ADAS
- Automotive Body Electronics
- Automotive HEV/EV Powertrain

3 Description

The SN74LVC1G80-Q1 device is an automotive AEC-Q100 gualified, single positive-edge-triggered Dtype flip-flop that is designed for 1.65-V to 5.5-V V_{CC} operation.


When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE			
SN74LVC1G80-Q1	SC70 (5)	2.00 mm × 1.25 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.



(1) TG - Transmission Gate

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Logic Diagram (Positive Logic)

Table of Contents

1	Feat	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	3
	6.1	Absolute Maximum Ratings	3
	6.2	ESD Ratings	3
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	5
	6.6	Timing Requirements: $T_A = -40^{\circ}C$ to $+85^{\circ}C$	5
	6.7	Timing Requirements: $T_A = -40^{\circ}C$ to $+125^{\circ}C$	6
	6.8	Switching Characteristics: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $C_L = 15 \text{ pF}$	
	6.9	Switching Characteristics: $T_A = -40^{\circ}C$ to +85°C, $C_L = 30$ pF or 50 pF	
	6.10	Switching Characteristics: $T_A = -40^{\circ}C$ to +125°C, C _L = 30 pF or 50 pF	
	6.11	Operating Characteristics	7
	6.12	Typical Characteristics	8
7	Para	ameter Measurement Information	9

8	Deta	iled Description	11
	8.1	Overview	11
	8.2	Functional Block Diagram	11
	8.3	Feature Description	11
	8.4	Device Functional Modes	12
9	Арр	lication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Application	13
10	Pow	ver Supply Recommendations	15
11	Lay	out	15
		Layout Guidelines	
		Layout Example	
12	Dev	ice and Documentation Support	16
	12.1		
	12.2	Receiving Notification of Documentation Updates	16
	12.3	Community Resources	16
	12.4	Trademarks	16
	12.5	Electrostatic Discharge Caution	16
	12.6	Glossary	16
13	Mec	hanical, Packaging, and Orderable	
		mation	16


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
April 2017	*	Initial release.



5 Pin Configuration and Functions



Pin Functions⁽¹⁾

PIN		1/0	DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
1	D	I	Data input	
2	CLK	I	Positive-Edge-Triggered Clock input	
3	GND	—	Ground pin	
4	Q	0	Inverted output	
5	V _{CC}	_	Positive Supply	

(1) See Mechanical, Packaging, and Orderable Information for dimensions

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	6.5	V
VI	Input voltage ⁽²⁾		-0.5	6.5	V
Vo	Voltage applied to any output in the high-impedan	ce or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage applied to any output in the high or low sta	ate ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CC} or GND			±100	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The value of V_{CC} is provided in .

6.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	N/
V _(ESD) Elect	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

SCES885-APRIL 2017

NSTRUMENTS

EXAS

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
V _{CC}	Supply voltage	Data retention only	1.5		v
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		
V	Ligh lovel input veltage	$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$	1.7		V
VIH	High-level input voltage	V_{CC} = 3 V to 3.6 V	2		v
		V_{CC} = 4.5 V to 5.5 V	$0.7 \times V_{CC}$		
		$V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V	Low-level input voltage	$V_{CC} = 2.3 \text{ V} \text{ to } 2.7 \text{ V}$		0.7	V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		0.8	v
		V_{CC} = 4.5 V to 5.5 V		$0.3 \times V_{CC}$	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		$V_{CC} = 2.3 V$		-8	
I _{OH}	High-level output current	$V_{CC} = 3 V$		-16	mA
		VCC = 3 V		-24	
		$V_{CC} = 4.5 V$		-32	
		V _{CC} = 1.65 V		4	
		$V_{CC} = 2.3 V$		8	
I _{OL}	Low-level output current	$V_{CC} = 3 V$		16	mA
		VCC = 3 V		24	
		$V_{CC} = 4.5 V$		32	
		V_{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 V \pm 0.5 V$		5	
T _A	Operating free-air temperature		-40	125	°C

6.4 Thermal Information

		SN74LVC1G80-Q1	
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	121.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.6	°C/W
ΨJT	Junction-to-top characterization parameter	7.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	64.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾ MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 5.5 V	$V_{CC} - 0.1$		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		
N	I _{OH} = -8 mA	2.3 V	1.9		V
V _{OH}	$I_{OH} = -16 \text{ mA}$	3 V	2.4		v
	$I_{OH} = -24 \text{ mA}$	3 V	2.3		
	$I_{OH} = -32 \text{ mA}$	4.5 V 3.8 1.65 V to 5.5 V 0.1			
	I _{OL} = 100 μA	1.65 V to 5.5 V		0.1	
	$I_{OL} = 4 \text{ mA}$	1.65 V		0.45	
N	I _{OL} = 8 mA	2.3 V		0.3	V
V _{OL}	I _{OL} = 16 mA	3 V		0.4	
	I _{OL} = 24 mA	3 V		0.55	
	I _{OL} = 32 mA	4.5 V		0.55	
II CLK or D inputs	$V_I = 5.5 V \text{ or GND}$	0 to 5.5 V		±10	μA
I _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0		±10	μA
I _{CC}	$V_1 = 5.5 \text{ V or GND}, \qquad I_0 = 0$	1.65 V to 5.5 V		10	μA
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 5.5 V		500	μA
Ci	$V_I = V_{CC}$ or GND $T_A = -40^{\circ}C$ to $85^{\circ}C$	3.3 V		3.5	pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Timing Requirements: $T_A = -40^{\circ}C$ to $+85^{\circ}C$

over recommended operating free-air temperature range, $T_A = -40^{\circ}C$ to +85°C (unless otherwise noted) (see Figure 3)

			V _{cc}	MIN	MAX	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
4			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		100	MHz
f _{clock}	Clock frequency		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		160	IVITZ
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
•			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.5		
t _w	Pulse duration, CLK high or low	•••	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.5		ns
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.3		
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
		Data high	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
	Option times hafe as OLKA		$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		ns
t _{su}	Setup time before CLK↑		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.5		
		Dete law	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
		Data low	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0		
	Lield time, data after CLIKA		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	0.2		
t _h	Hold time, data after CLK↑		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9		ns
				0.4		

SCES885-APRIL 2017

6.7 Timing Requirements: $T_A = -40^{\circ}C$ to +125°C

over recommended operating free-air temperature range, $T_A = -40^{\circ}C$ to $+125^{\circ}C$ (unless otherwise noted) (see Figure 3)

			V _{cc}	MIN	MAX	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
4	Clask frequency		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		160	
clock			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		160	MHz
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
	Dulas duration CLK high or low	Pulse duration, CLK high or low	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	25		
t _w	Pulse duration, CLK high of low		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.5		ns
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.3		
		Data high	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
	Satur time before CLKA		$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1	1.1	
t _{su}	Setup time before CLK		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.5		ns
			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.5		
		Data low	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3		
			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	1.1		
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	0		
•	Hold time, data after CLK*		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	0.2		
t _h	Hold time, data after CLK↑		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0.9		ns
I			$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$	0.4		

6.8 Switching Characteristics: $T_A = -40^{\circ}C$ to +85°C, $C_L = 15 \text{ pF}$

over recommended operating free-air temperature range, $T_A = -40^{\circ}C$ to +85°C, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN	МАХ	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
4			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	160		MHz
T _{max}			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	160		IVITZ
			$V_{CC} = 5 V \pm 0.5 V$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3	9.1	
	01/	Q	$V_{CC} = 2.5 V \pm 0.2 V$	1.5	6	ns
t _{pd}	CLK	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.3	1.3 4.2	
			$V_{CC} = 5 V \pm 0.5 V$	1.1	3.8	

6.9 Switching Characteristics: $T_A = -40^{\circ}C$ to +85°C, $C_L = 30$ pF or 50 pF

over recommended operating free-air temperature range, $T_A = -40^{\circ}C$ to +85°C, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			МАХ	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			
£			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	160		MHz
Imax			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		
			$V_{CC} = 5 V \pm 0.5 V$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	4.4	9.9	
t _{pd}		ā	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3	7	
	CLK	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2 5.2		ns
			$V_{CC} = 5 V \pm 0.5 V$	1.3	4.5	



6.10 Switching Characteristics: $T_A = -40^{\circ}C$ to +125°C, $C_L = 30$ pF or 50 pF

over recommended operating free-air temperature range, $T_A = -40^{\circ}C$ to +125°C, $C_L = 30$ pF or 50 pF (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			MAX	UNIT
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$				
4			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	160		MHz
Imax			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	100		IVITIZ
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	4.4	12.5	
t _{pd}	CLK	ā	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3 8.5		
	ULK	Q	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 2	6	ns
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1.3	5.5	

6.11 Operating Characteristics


$T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT	
		$V_{CC} = 1.8 V$	24			
		6 40 MUL	V _{CC} = 2.5 V	24	- 5	
C _{pd}	Power dissipation capacitance	f = 10 MHz	$f = 10 \text{ MHz}$ $V_{CC} = 3.3 \text{ V}$		pF	
			$V_{CC} = 5 V$	27		

SN74LVC1G80-Q1 SCES885 – APRIL 2017


6.12 Typical Characteristics

This plot shows the different I_{CC} values for various voltages on the data input (D). Voltage sweep on the input is from 0 V to 6.5 V.







Parameter Measurement Information 7





TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V _{LOAD}
t_{PHZ}/t_{PZH}	GND


ſ		INPUTS					_	
	V _{cc}	V	t,/t,	V _M	V _{LOAD}	C∟	R∟	V _D
ſ	1.8 V ± 0.15 V	V _{cc}	£2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 MW	0.15 V
	2.5 V ± 0.2 V	V _{cc}	£2 ns	V _{cc} /2	2 × V _{cc}	15 pF	1 MW	0.15 V
	3.3 V ± 0.3 V	3 V	£2.5 ns	1.5 V	6 V	15 pF	1 MW	0.3 V
	5 V ± 0.5 V	V _{cc}	£2.5 ns	V _{cc} /2	$2 \times V_{cc}$	15 pF	1 MW	0.3 V











ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_{L} includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR £ 10 MHz, Z_o = 50 W.
- The outputs are measured one at a time, with one transition per measurement. D.
- E. $t_{\mbox{\tiny PLZ}}$ and $t_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{rd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms


TEXAS INSTRUMENTS

www.ti.com

Parameter Measurement Information (continued)



- C. All input pulses are supplied by generators having the following characteristics: PRR \pm 10 MHz, Z_o = 50 W.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{en} .
- H. All parameters and waveforms are not applicable to all devices.





8 Detailed Description

8.1 Overview

The SN74LVC1G80-Q1 is a single positive-edge-trigger D-type <u>flip-flop</u> and is AEC-Q100 qualified for automotive applications. Data at the input (D) is transferred to the output (Q) on the positive-going edge of the clock pulse when the setup time requirement is met. Because the clock triggering occurs at a voltage level, it is not directly related to the rise time of the clock pulse. This allows for data at the input to be changed without affecting the level at the output, following the hold-time interval.

8.2 Functional Block Diagram




Figure 5. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined the in the *Absolute Maximum Ratings* must be followed at all times.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Recommended Operating Conditions*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in *Recommended Operating Conditions* to avoid excessive currents and oscillations. If tolerance to a slow or noisy input signal is required, a device with a Schmitt-trigger input should be utilized to condition the input signal prior to the standard CMOS input.



Feature Description (continued)

8.3.3 Clamp Diodes

The inputs and outputs to this device have negative clamping diodes.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 6. Electrical Placement of Clamping Diodes for Each Input and Output

8.3.4 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high impedance state when the supply voltage is 0 V. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

8.3.5 Over-Voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Absolute Maximum Ratings*.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC1G80-Q1.

INP	OUTPUT										
CLK	D	Q									
↑	Н	L									
1	L	Н									
L	Х	Q ₀									

Table 1. Function Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A useful application for the SN74LVC1G80-Q1 is using it as a frequency divider. By feeding back the output (\overline{Q}) to the input (D), the output will toggle on every rising edge of the clock waveform. The output goes HIGH once every two clock cycles so essentially the frequency of the clock signal is divided by a factor of two. The SN74LVC1G80-Q1 does not have preset or clear functions so the initial state of the output is unknown. This application implements the use of a microcontroller GPIO pin to initially set the input HIGH, so the output LOW. Initialization is not needed, but should be kept in mind. Post initialization, the GPIO pin is set to a high impedance mode. Depending on the microcontroller, the GPIO pin could be set to an input and used to monitor the clock division.

9.2 Typical Application




Figure 7. Clock Frequency Division

9.2.1 Design Requirements

For this application, a resistor needs to be placed on the feedback line in order for the initialization voltage from the microcontroller to overpower the signal coming from the output (\overline{Q}) . Without it the state at the input would be challenged by the GPIO from the microcontroller and from the output of the SN74LVC1G80-Q1.

The SN74LVC1G80-Q1 device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits.

Typical Application (continued)

9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in *Recommended Operating Conditions*.
 - For specified high and low levels, see V_{IH} and V_{IL} in *Recommended Operating Conditions*.
 - Input voltages are recommended to not go below 0 V and not exceed 5.5 V for any V_{CC}. See Recommended Operating Conditions.
- 2. Recommended output conditions:
 - Load currents should not exceed ±50 mA. See Absolute Maximum Ratings .
 - Output voltages are recommended to not go below 0 V and not exceed the V_{CC} voltage. See Recommended Operating Conditions.
- 3. Feedback resistor:
 - A 10-kΩ resistor is chosen here to bias the input so the microcontroller GPIO output can initialize the input and output. The resistor value is important because a resistance too high, say at 1 MΩ, would cause too much of a voltage drop, causing the output to no longer be able to drive the input. On the other hand, a resistor too low, such as a 1 Ω, would not bias enough and might cause current to flow into the microcontroller, possibly damaging the device.

9.2.3 Application Curve




Figure 8. Frequency Division



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in *Recommended Operating Conditions*. A 0.1- μ F bypass capacitor is recommended to be connected from the VCC terminal to GND to prevent power disturbance. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 9 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 9. Trace Example

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC1G80QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	17U	Samples
SN74LVC1G80QDCKTQ1	ACTIVE	SC70	DCK	5	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	17U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN74LVC1G80-Q1 :

• Catalog: SN74LVC1G80

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G80QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G80QDCKTQ1	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Apr-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G80QDCKRQ1	SC70	DCK	5	3000	340.0	340.0	38.0
SN74LVC1G80QDCKTQ1	SC70	DCK	5	250	340.0	340.0	38.0

DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.
- 5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated