













SCES324Q - JULY 2001 - REVISED JANUARY 2019

SN74LVC2G53 Single-Pole Double-Throw (SPDT) Analog Switch 2:1 Analog Multiplexer/Demultiplexer


Features

- Available in the Texas Instruments NanoFree™ Package
- 1.65-V to 5.5-V V_{CC} Operation
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- High Speed, Typically 0.5 ns ($V_{CC} = 3 \text{ V}$, $C_1 = 50 \text{ pF}$
- Low ON-State Resistance, Typically 6.5 Ω $(V_{CC} = 4.5 \text{ V})$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

Applications

- Wireless Devices
- Audio and Video Signal Routing
- Portable Computing
- Wearable Devices
- Signal Gating, Chopping, Modulation or Demodulation (Modem)
- Signal Multiplexing for Analog-to-Digital and Digital-to-Analog Conversion Systems

Logic Diagram



NOTE: For simplicity, the test conditions shown in Figure 1 through Figure 4 and Figure 6 through Figure 10 are for the demultiplexer configuration. Signals can be passed from COM to Y1 (Y2) or from Y1 (Y2) to COM.

3 Description

This single 2:1 analog multiplexer/demultiplexer is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC2G53 device can handle both analog and digital signals. This device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

NanoFree package technology is maior breakthrough in IC packaging concepts, using the die as the package.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74LVC2G53DCT	SM8 (8)	2.95 mm × 2.80 mm
SN74LVC2G53DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN74LVC2G53YZP	DSBGA (8)	1.91 mm × 0.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram, Each Switch (SW)






Table c	of Co	ntents
---------	-------	--------

1	Features 1		8.2 Functional Block Diagram	15
2	Applications 1		8.3 Feature Description	15
3	Description 1		8.4 Device Functional Modes	15
4	Revision History2	9	Application and Implementation	16
5	Pin Configuration and Functions		9.1 Application Information	
6	Specifications4		9.2 Typical Application	16
•	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	17
	6.2 ESD Ratings	11	Layout	. 18
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	18
	6.4 Thermal Information		11.2 Layout Example	18
	6.5 Electrical Characteristics	12	Device and Documentation Support	19
	6.6 Switching Characteristics		12.1 Documentation Support	
	6.7 Analog Switch Characteristics		12.2 Receiving Notification of Documentation Update	s 19
	6.8 Operating Characteristics		12.3 Community Resources	19
	6.9 Typical Characteristics		12.4 Trademarks	19
7	Parameter Measurement Information9		12.5 Electrostatic Discharge Caution	19
8	Detailed Description		12.6 Glossary	19
U	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision P (October 2016) to Revision Q	Page
Changed the Thermal Information table	5
Changes from Revision O (December 2015) to Revision P	Page
Added DSBGA package in <i>Pin Functions</i> table	3
Added Receiving Notification of Documentation Updates section	
Changes from Revision N (January 2014) to Revision O	Page
 Added Applications section, Device Information table, ESD Ratings table, Thermal Inform Description section, Device Functional Modes, Application and Implementation section, F Recommendations section, Layout section, Device and Documentation Support section, a Packaging, and Orderable Information section. 	ower Supply and Mechanical,
Moved T _{sta} to Absolute Maximum Ratings table	4


Submit Documentation Feedback


Copyright © 2001–2019, Texas Instruments Incorporated

Y2



5 Pin Configuration and Functions





See Mechanical, Packaging, and Orderable Information for dimensions.

Pin Functions

	PIN		1/0	DESCRIPTION	
NAME	SM8, VSSOP	DSBGA	I/O	DESCRIPTION	
Α	5	D2	I	Controls the switch	
COM	1	A1	I/O	Bidirectional signal to be switched	
GND	3	C1	_	Ground pin	
GND	4	D1	_	Ground pin	
INH	2	B1	I	Enables or disables the switch	
V_{CC}	8	A2	_	Power pin	
Y2	6	C2	I/O	Bidirectional signal to be switched	
Y1	7	B2	I/O	Bidirectional signal to be switched	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage (2)		-0.5	6.5	V
VI	Input voltage ⁽²⁾⁽³⁾		-0.5	6.5	V
V _{I/O}	Switch I/O voltage (2)(3)(4)		-0.5	$V_{CC} + 0.5$	V
I _{IK}	Control input clamp current	V _I < 0		– 50	mA
I _{I/OK}	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		±50	mA
I _T	ON-state switch current	$V_{I/O} = 0$ to V_{CC}		±50	mA
	Continuous current through V _{CC} or GND		±100	mA	
T_{J}	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	, Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

See note(1).

			MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	5.5	V
V _{I/O}	I/O port voltage		0	V _{CC}	V
		V _{CC} = 1.65 V to 1.95 V	$V_{CC} \times 0.65$		
V _{IH}	Lligh level input voltage control input	V_{CC} = 2.3 V to 2.7 V	$V_{CC} \times 0.7$		V
	High-level input voltage, control input	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		
	Low-level input voltage, control input	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$V_{CC} \times 0.35$	V
\/		V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	
VIL		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V
V _{IL} L		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	
V_{I}	Control input voltage		0	5.5	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		20	
A + / A > ,	Innut transition via and fall time	V_{CC} = 2.3 V to 2.7 V		20	20/1
Δt/Δv	Input transition rise and fall time	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		10	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		10	
T _A	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

⁽²⁾ All voltages are with respect to ground, unless otherwise specified.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCT (SM8)	DCU (VSSOP)	YZP (DSBGA)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	185.9	288.9	98.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	116.3	99.6	1.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	98.4	207.3	27.6	°C/W
ΨЈΤ	Junction-to-top characterization parameter	41.6	22.4	0.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	97.3	205.7	27.4	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT	
			V – V – or CND	I _S = 4 mA	1.65 V	13	30		
_	ON-state switch resistance		$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	$I_S = 8 \text{ mA}$	2.3 V	10	20	Ω	
r _{on}	OIN-State Switch resistance		(see Figure 2	I _S = 24 mA	3 V	8.5	17	12	
			and Figure 1) $V_{I} = V_{CC} \text{ to GND,}$ $V_{INH} = V_{IL}$ $(\text{see Figure 2}$ $\text{and Figure 1})$ I_{S} $V_{I} = V_{CC} \text{ to GND,}$ $V_{C} = V_{IH}$ $(\text{see Figure 2}$ $\text{and Figure 1})$ I_{S}	$I_S = 32 \text{ mA}$	4.5 V	6.5	13		
		\/. = \/ to GND	$I_S = 4 \text{ mA}$	1.65 V	86.5	120			
_	Peak ON-state resistance			$I_S = 8 \text{ mA}$	2.3 V	23	30	Ω	
r _{on(p)}	reak OIN-State resistance	(see Fi		$I_S = 24 \text{ mA}$	3 V	13	20	12	
			and Figure 1)	$I_S = 32 \text{ mA}$	4.5 V	8	15		
			V – V to CND	$I_S = 4 \text{ mA}$	1.65 V		7		
۸۰	Difference of ON-state resistance	tance		$I_S = 8 \text{ mA}$	2.3 V		5	Ω	
between switches	between switches			$I_S = 24 \text{ mA}$	3 V		3		
	and Figure 1)	and Figure 1)	$I_S = 32 \text{ mA}$	4.5 V		2			
			$V_I = V_{CC}$ and $V_O = GND$				±1	_	
I _{S(off)}	OFF-state switch leakage co	urrent	$V_I = GND$ and $V_O = V_{CO}$ $V_{INH} = V_{IH}$ (see Figure 3		5.5 V		±0.1 ⁽¹⁾	μА	
	ON state quitab la diseas au		$V_I = V_{CC}$ or GND, V_{INH}	= V _{II} ,	F F V		±1	μА	
I _{S(on)}	ON-state switch leakage cu	rrent	V _O = Open (see Figure	4)	5.5 V		±0.1 ⁽¹⁾		
	Control inner to account		V V ~ CND		F F V		±1	۸	
l _l	Control input current		$V_C = V_{CC}$ or GND		5.5 V		±0.1 ⁽¹⁾	μΑ	
I _{CC}	Supply current		$V_C = V_{CC}$ or GND		5.5 V		1	μΑ	
ΔI_{CC}	Supply-current change		$V_{C} = V_{CC} - 0.6 \text{ V}$		5.5 V		500	μΑ	
C _{ic}	Control input capacitance				5 V	3.5		pF	
0	Switch input/output	Υ			5.V	6.5		_	
C _{io(off)}	capacitance	COM			5 V	10		pF	
C _{io(on)}	Switch input/output capacita	ince			5 V	19.5		pF	

(1) $T_A = 25^{\circ}C$

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	MIN	MAX	UNIT
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$		2	
. (1)	COM or V	V or COM	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		1.2	
t _{pd} ⁽¹⁾	INH COM or Y $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ $V_{CC} = 5 \text{ V} \pm 0.15 \text{ V}$ $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	Y or COIVI	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		0.8	ns
			0.6			
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3.3	9	
t _{en} ⁽²⁾	INILI	COMerv	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.5	6.1	
en (=)	INH	COM or Y	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.2	5.4	ns
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1.8	4.5	
	INH	COM or Y	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	3.2	10.9	ns
t _{dis} (3)			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.3	8.3	
ldis (°)			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.3	8.1	
			$V_{CC} = 5 V \pm 0.5 V$	1.6	8	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.9	10.3	
t _{en} ⁽²⁾	^	COMerv	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	2.1	7.2	ns
len` ′	Α	COM or Y	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.9	5.8	
			$V_{CC} = 5 V \pm 0.5 V$	1.3	5.4	
			$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	2.1	2.1	ns
(3)		COMerv	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	1.4	7.9	
t _{dis} (3)	Α	COM or Y	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.1	7.2	
			$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$	1	5	

⁽¹⁾ t_{PLH} and t_{PHL} are the same as t_{pd}. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

6.7 Analog Switch Characteristics

 $T_A = 25$ °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	ТҮР	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	120	
			f _{in} = sine wave (see Figure 6)	3 V	190	
Frequency response	COMerV	V or COM		4.5 V	215	NAL I-
(switch on)	COM or Y	Y or COM		1.65 V	>300	MHz
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = \text{sine wave}$ (see Figure 6)	2.3 V	>300	
				3 V	>300	
				4.5 V	>300	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz (sine wave)}$ (see Figure 7)	1.65 V	-58	dB
				2.3 V	-58	
				3 V	-58	
Crosstalk ⁽¹⁾	COM an V	V == COM		4.5 V	-58	
(between switches)	COM or Y	Y or COM		1.65 V	-42	
			C_L = 5 pF, R_L = 50 Ω , f_{in} = 1 MHz (sine wave) (see Figure 7)	2.3 V	-42	
				3 V	-42	
				4.5 V	-42	

(1) Adjust fin voltage to obtain 0 dBm at input.

Submit Documentation Feedback

⁽²⁾ t_{PZL} and t_{PZH} are the same as t_{en} .

⁽³⁾ t_{PLZ} and t_{PHZ} are the same as t_{dis} .



Analog Switch Characteristics (continued)

 $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V _{cc}	ТҮР	UNIT
				1.65 V	35	
Crosstalk	INILI	COM an V	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	50	mV
(control input to signal output)	IINI	INH COM or Y $f_{in} = 1 \text{ MHz (square wave)}$ (see Figure 8)			70	IIIV
				4.5 V	100	
				1.65 V	-60	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-60	
Feedthrough attenuation (switch off)			f _{in} = 1 MHz (sine wave) (see Figure 9)	-60		
	COM or Y	Y or COM	4.5	4.5 V	-60	dB
	COIVI OF Y			1.65 V	-50	
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-50	
		f _{in} = 1 MHz (sine wave) (see Figure 9)			-50	
				4.5 V	-50	
				1.65 V	0.1%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$ 2.3 V 0.		0.025%	
			f _{in} = 1 kHz (sine wave) (see Figure 10)	3 V	0.015%	
Cin a construction distantian	COM an V	V == COM		4.5 V	0.01%	
Sine-wave distortion	COM or Y	Y or COM		1.65 V	0.15%	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025%	
			f _{in} = 10 kHz (sine wave) (see Figure 10)	3 V	0.015%	
				4.5 V	0.01%	

6.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
		V _{CC} = 1.8 V	9		
	0 50 = 5 4 40 MHz	V _{CC} = 2.5 V	10		
C_{pd}	C _{pd} Power dissipation capacitance	$C_L = 50 \text{ pF, } f = 10 \text{ MHz}$	V _{CC} = 3.3 V	10	pF
			V _{CC} = 5 V	12	



6.9 Typical Characteristics




Figure 1. Typical r_{on} as a Function of Input Voltage (V_I) for V_{I} = 0 to V_{CC}



7 Parameter Measurement Information




Figure 2. ON-State Resistance Test Circuit




Figure 3. OFF-State Switch Leakage-Current Test Circuit

Copyright © 2001–2019, Texas Instruments Incorporated

Submit Documentation Feedback







Figure 4. ON-State Switch Leakage-Current Test Circuit






TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

.,	INPUTS		.,	.,	_		.,
V _{cc}	V _I	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_{\!\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	V _{cc}	≤2 ns	V _{cc} /2	2 × V _{cc}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{cc}	≤ 2 ns	V _{cc} /2	$2 \times \mathbf{V_{cc}}$	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V
5 V \pm 0.5 V	V _{cc}	≤2.5 ns	V _{cc} /2	2 × V _{CC}	50 pF	500 Ω	0.3 V



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 Mhz, $Z_O = 50~\Omega$
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\rm PLZ}$ and $t_{\rm PHZ}$ are the same as $t_{\rm dis}$.
- F. $t_{\rm PZL}$ and $t_{\rm PZH}$ are the same as $t_{\rm en}$.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)

Submit Documentation Feedback






Figure 8. Crosstalk (Control Input, Switch Output)




Figure 9. Feedthrough (Switch Off)






Figure 10. Sine-Wave Distortion




8 Detailed Description

8.1 Overview

This dual analog multiplexer/demultiplexer is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC2G53 device can handle both analog and digital signals. This device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

8.2 Functional Block Diagram



NOTE: For simplicity, the test conditions shown in Figure 1 through Figure 4 and Figure 6 through Figure 10 are for the demultiplexer configuration. Signals can be passed from COM to Y1 (Y2) or from Y1 (Y2) to COM.

Figure 11. Logic Diagram




Figure 12. Logic Diagram, Each Switch (SW)

8.3 Feature Description

A high-level voltage applied to INH disables the switches. When INH is low, signals can pass from A to Y or Y to A. Low ON-resistance of 6.5 Ω at 4.5-V V_{CC} is ideal for analog signal conditioning systems. The control signals can accept voltages up to 5.5 V without V_{CC} connected in the system. Combination of lower t_{pd} of 0.8 ns at 3.3 V and low enable and disable time make this part suitable for high-speed signal switching applications.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74LVC2G53.

Table 1. Function Table

	TROL UTS	ON CHANNEL
INH	Α	CHANNEL
L	L	Y1
L	Н	Y2
Н	Х	None



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC2G53 can be used in any situation where an SPDT switch is required in an application. This switch helps to select one of two signals of which signals can be either digital or analog.

9.2 Typical Application




Figure 13. Typical Application Schematic

9.2.1 Design Requirements

The SN74LVC2G53 allows on/off control of analog and digital signals with a digital control signal. All input signals should remain between 0 V and V_{CC} for optimal operation.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta v$ in the Recommended Operating Conditions table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs and outputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommended Output Conditions:
 - Load currents should not exceed ±50 mA.
- 3. Frequency Selection Criterion:
 - Maximum frequency tested is 150 MHz.
 - Added trace resistance or capacitance can reduce maximum frequency capability; use layout practices as directed in *Layout*.

Submit Documentation Feedback



Typical Application (continued)

9.2.3 Application Curve




Figure 14. t_{pd} vs V_{CC}

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum Ratings* .

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μF or 0.022- μF capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μF and 1- μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection.

NOTE

Not all PCB traces can be straight, and so they will have to turn corners. Figure 15 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 15. Trace Example

Submit Documentation Feedback

Product Folder Links: SN74LVC2G53



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 8-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G53DCT3	LIFEBUY	SSOP	DCT	8	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 85	C53 Z	
SN74LVC2G53DCTR	ACTIVE	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53 Z	Samples
SN74LVC2G53DCTRG4	LIFEBUY	SSOP	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53 Z	
SN74LVC2G53DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(53, C53Q, C53R) CZ	Samples
SN74LVC2G53DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53R	Samples
SN74LVC2G53DCUT	LIFEBUY	VSSOP	DCU	8	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(53, C53Q, C53R) CZ	
SN74LVC2G53DCUTG4	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		C53R	Samples
SN74LVC2G53YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C4N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 8-Oct-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 8-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G53DCT3	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G53DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
SN74LVC2G53DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53DCUT	VSSOP	DCU	8	250	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1



www.ti.com 8-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G53DCT3	SSOP	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G53DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
SN74LVC2G53DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G53DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G53DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G53DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G53DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC2G53YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated