

# SN74SSTV16859

## 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL\_2 INPUTS AND OUTPUTS

SCES297D – FEBRUARY 2000 – REVISED AUGUST 2004

- Member of the Texas Instruments Widebus™ Family
- 1-to-2 Outputs to Support Stacked DDR DIMMs
- Supports SSTL\_2 Data Inputs
- Outputs Meet SSTL\_2 Class II Specifications
- Differential Clock (CLK and  $\overline{\text{CLK}}$ ) Inputs
- Supports LVCMOS Switching Levels on the  $\overline{\text{RESET}}$  Input
- $\overline{\text{RESET}}$  Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Pinout Optimizes DIMM PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

**DGG PACKAGE  
(TOP VIEW)**

Q13A	1	64	V <sub>DDQ</sub>
Q12A	2	63	GND
Q11A	3	62	D13
Q10A	4	61	D12
Q9A	5	60	V <sub>CC</sub>
V <sub>DDQ</sub>	6	59	V <sub>DDQ</sub>
GND	7	58	GND
Q8A	8	57	D11
Q7A	9	56	D10
Q6A	10	55	D9
Q5A	11	54	GND
Q4A	12	53	D8
Q3A	13	52	D7
Q2A	14	51	$\overline{\text{RESET}}$
GND	15	50	GND
Q1A	16	49	$\overline{\text{CLK}}$
Q13B	17	48	CLK
V <sub>DDQ</sub>	18	47	V <sub>DDQ</sub>
Q12B	19	46	V <sub>CC</sub>
Q11B	20	45	V <sub>REF</sub>
Q10B	21	44	D6
Q9B	22	43	GND
Q8B	23	42	D5
Q7B	24	41	D4
Q6B	25	40	D3
GND	26	39	GND
V <sub>DDQ</sub>	27	38	V <sub>DDQ</sub>
Q5B	28	37	V <sub>CC</sub>
Q4B	29	36	D2
Q3B	30	35	D1
Q2B	31	34	GND
Q1B	32	33	V <sub>DDQ</sub>

### description/ordering information

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V V<sub>CC</sub> operation.

All inputs are SSTL\_2, except the LVCMOS reset ( $\overline{\text{RESET}}$ ) input. All outputs are SSTL\_2, Class II compatible.

The SN74SSTV16859 operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Data are registered at the crossing of CLK going high and  $\overline{\text{CLK}}$  going low.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	QFN – RGQ (Tin–Pb Finish)	Tape and reel	SS859
	QFN – RGQ (Matte–Tin Finish)		
	TSSOP – DGG	Tape and reel	SN74SSTV16859DGGR

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

# SN74SSTV16859

## 13-BIT TO 26-BIT REGISTERED BUFFER


### WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D – FEBRUARY 2000 – REVISED AUGUST 2004

#### description/ordering information (continued)

The device supports low-power standby operation. When  $\overline{\text{RESET}}$  is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $V_{\text{REF}}$ ) inputs are allowed. In addition, when  $\overline{\text{RESET}}$  is low, all registers are reset, and all outputs are forced low. The LVCMOS  $\overline{\text{RESET}}$  input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied,  $\overline{\text{RESET}}$  must be held in the low state during power up.



† The center die pad must be connected to GND.


**FUNCTION TABLE**

INPUTS				OUTPUT
$\overline{\text{RESET}}$	CLK	$\overline{\text{CLK}}$	D	Q
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	$Q_0$
L	X or floating	X or floating	X or floating	L

**SN74SSTV16859**  
**13-BIT TO 26-BIT REGISTERED BUFFER**  
**WITH SSTL 2 INPUTS AND OUTPUTS**

SCES297D – FEBRUARY 2000 – REVISED AUGUST 2004

**logic diagram (positive logic)**



Pin numbers shown are for the DGG package.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ or $V_{DDQ}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{DDQ} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDQ}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DDQ}$ ) .....	$\pm 50$ mA
Continuous current through each $V_{CC}$ , $V_{DDQ}$ , or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package .....	55°C/W
(see Note 4): RGQ package .....	22°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This value is limited to 3.6 V maximum.
  3. The package thermal impedance is calculated in accordance with JESD 51-7.
  4. The package thermal impedance is calculated in accordance with JESD 51-5.

# SN74SSTV16859

## 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D – FEBRUARY 2000 – REVISED AUGUST 2004

### recommended operating conditions (see Note 5)

		MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	V <sub>DDQ</sub>		2.7	V	
V <sub>DDQ</sub>	Output supply voltage	2.3		2.7	V	
V <sub>REF</sub>	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)	1.15	1.25	1.35	V	
V <sub>TT</sub>	Termination voltage	V <sub>REF</sub> – 40 mV	V <sub>REF</sub>	V <sub>REF</sub> + 40 mV	V	
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V	
V <sub>IH</sub>	AC high-level input voltage	Data inputs		V <sub>REF</sub> + 310 mV	V	
V <sub>IL</sub>	AC low-level input voltage	Data inputs		V <sub>REF</sub> – 310 mV	V	
V <sub>IH</sub>	DC high-level input voltage	Data inputs		V <sub>REF</sub> + 150 mV	V	
V <sub>IL</sub>	DC low-level input voltage	Data inputs		V <sub>REF</sub> – 150 mV	V	
V <sub>IH</sub>	High-level input voltage	RESET		1.7	V	
V <sub>IL</sub>	Low-level input voltage	RESET		0.7	V	
V <sub>ICR</sub>	Common-mode input voltage range	CLK, CLK		0.97	1.53	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK		360	mV	
I <sub>OH</sub>	High-level output current			–20	mA	
I <sub>OL</sub>	Low-level output current			20		
T <sub>A</sub>	Operating free-air temperature	0		70	°C	

NOTE 5: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> †	MIN	TYP‡	MAX	UNIT
V <sub>IK</sub>		I <sub>I</sub> = –18 mA	2.3 V			–1.2	V
V <sub>OH</sub>		I <sub>OH</sub> = –100 μA	2.3 V to 2.7 V	V <sub>DDQ</sub> – 0.2			V
		I <sub>OH</sub> = –16 mA	2.3 V	1.95			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 16 mA	2.3 V			0.35	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	2.7 V			±5	μA
I <sub>CC</sub>	Static standby	RESET = GND	2.7 V			10	μA
	Static operating	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub>				40	
I <sub>CCD</sub>	Dynamic operating – clock only	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle	2.5 V			30	μA/ MHz
	Dynamic operating – per each data input	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle				10	
r <sub>OH</sub>	Output high	I <sub>OH</sub> = –20 mA	2.3 V to 2.7 V	7		20	Ω
r <sub>OL</sub>	Output low	I <sub>OL</sub> = 20 mA	2.3 V to 2.7 V	7		20	Ω
r <sub>O(Δ)</sub>	r <sub>OH</sub> – r <sub>OL</sub>	I <sub>O</sub> = 20 mA, T <sub>A</sub> = 25°C, One output	2.5 V			6	Ω
C <sub>i</sub> §	Data inputs	V <sub>I</sub> = V <sub>REF</sub> ± 310 mV	2.5 V	2.5	3	3.5	pF
	CLK, CLK	V <sub>ICR</sub> = 1.25 V, V <sub>I(PP)</sub> = 360 mV		2.5	3	3.5	
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND		3			

† For this test condition, V<sub>DDQ</sub> always is equal to V<sub>CC</sub>.

‡ All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C.

§ Measured with 50-MHz input frequency for the QFN package and 10-MHz input frequency for the TSSOP package



**SN74SSTV16859**  
**13-BIT TO 26-BIT REGISTERED BUFFER**  
**WITH SSTL 2 INPUTS AND OUTPUTS**

SCES297D – FEBRUARY 2000 – REVISED AUGUST 2004

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}^\dagger$		UNIT
		MIN	MAX	
$f_{\text{clock}}$	Clock frequency	200		MHz
$t_w$	Pulse duration, CLK, $\overline{\text{CLK}}$ high or low	2.5		ns
$t_{\text{act}}$	Differential inputs active time (see Note 6)	22		ns
$t_{\text{inact}}$	Differential inputs inactive time (see Note 7)	22		ns
$t_{\text{su}}$	Setup time, fast slew rate (see Notes 8 and 10)	0.75		ns
	Setup time, slow slew rate (see Notes 9 and 10)	0.9		
$t_h$	Hold time, fast slew rate (see Notes 8 and 10)	0.75		ns
	Hold time, slow slew rate (see Notes 9 and 10)	0.9		

<sup>†</sup> For this test condition,  $V_{DDQ}$  always is equal to  $V_{CC}$ .

- NOTES:
6.  $V_{REF}$  must be held at a valid input level, and data inputs must be held low for a minimum time of  $t_{\text{act}}$  max, after  $\overline{\text{RESET}}$  is taken high.
  7.  $V_{REF}$ , data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of  $t_{\text{inact}}$  max, after  $\overline{\text{RESET}}$  is taken low.
  8. For data signal input slew rate  $\geq 1\text{ V/ns}$
  9. For data signal input slew rate  $\geq 0.5\text{ V/ns}$  and  $< 1\text{ V/ns}$
  10. CLK,  $\overline{\text{CLK}}$  signals input slew rates are  $\geq 1\text{ V/ns}$ .

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}^\dagger$		UNIT
			MIN	MAX	
$f_{\text{max}}$			200		MHz
$t_{\text{pd}}$	CLK and $\overline{\text{CLK}}$	Q	1.1	2.8	ns
$t_{\text{PHL}}$	$\overline{\text{RESET}}$	Q	5		ns

<sup>†</sup> For this test condition,  $V_{DDQ}$  always is equal to  $V_{CC}$ .

**SN74SSTV16859**  
**13-BIT TO 26-BIT REGISTERED BUFFER**  
**WITH SSTL 2 INPUTS AND OUTPUTS**

SCES297D – FEBRUARY 2000 – REVISED AUGUST 2004

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_O = 0 \text{ mA}$ .
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ , input slew rate =  $1 \text{ V/ns} \pm 20\%$  (unless otherwise noted).
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $V_{TT} = V_{REF} = V_{DDQ}/2$
  - F.  $V_{IH} = V_{REF} + 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVC MOS input.
  - G.  $V_{IL} = V_{REF} - 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IL} = \text{GND}$  for LVC MOS input.
  - H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74SSTV16859DGGR	ACTIVE	TSSOP	DGG	64	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SSTV16859	<a href="#">Samples</a>
SN74SSTV16859RGQ8	LIFEBUY	VQFN	RGQ	56	2000	RoHS & Green	SN	Level-3-260C-168 HR	0 to 70	SS859	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74SSTV16859DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1



**TAPE AND REEL BOX DIMENSIONS**





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74SSTV16859DGGR	TSSOP	DGG	64	2000	367.0	367.0	45.0

RGQ (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Package complies to JEDEC MO-220 variation VLLD-2.

## THERMAL PAD MECHANICAL DATA

RGQ (S-PVQFN-N56)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206347/D 12/10

NOTE: A. All linear dimensions are in millimeters

RGQ (S-PVQFN-N56)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-SM-782 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated