

# TCAN844-Q1 Automotive Fault-Protected CAN FD Transceiver with Standby Mode

#### 1 Features

- AEC-Q100 Qualified for automotive applications
  - Human body model (HBM) ESD protection: ±12KV for CANH and CANL pins as per AEC Q100-002
  - Charged-device model (CDM) ESD protection: ±500V as per AEC Q100-011
  - IEC 61000-4-2 Contact discharge: ±8KV (unpowered)
- Compatible with ISO 11898-2:2024 physical layer standard
- **Functional Safety-Capable** 
  - Documentation available to aid in functional safety system design
- Support of classical CAN and optimized CAN FD performance at 2 and 5Mbps
  - Short and symmetrical propagation delays for enhanced timing margin
- TCAN844V-Q1 I/O voltage range supports 2.9V to
- Support for 12V battery applications
- Receiver common mode input voltage: ±12V
- Protection features:
  - Bus fault protection: ±40V
  - Undervoltage protection
  - TXD-dominant time-out (DTO)
    - · Data rates down to 9.2kbps
  - Thermal-shutdown protection (TSD)
- Operating modes:
  - Normal mode
  - Low power standby mode supporting remote wake-up request
- Optimized behavior when unpowered
  - Bus and logic pins are high impedance (no load to operating bus or application)
  - Hot-plug capable: power up/down glitch-free operation on bus and RXD output
- 8-Pin SOIC, small footprint SOT-23 and leadless VSON-8 package with improved automated optical inspection (AOI) capability

## 2 Applications

- Automotive and transportation
  - Body control modules
  - Automotive gateway
  - Advanced driver assistance system (ADAS)
  - Infotainment

## 3 Description

The TCAN844-Q1 is a high speed controller area network (CAN) transceiver that is compatible with physical layer requirements of the ISO 11898-2:2024 high-speed CAN specification.

The device includes internal logic level translation via the V<sub>IO</sub> pin to allow for interfacing the transceiver I/O directly to 3.3V, or 5V logic levels. The transceiver supports a low-power standby mode and wake over CAN which is compatible to the ISO 11898-2:2024 defined wake-up pattern (WUP).

The transceivers also include thermal-shutdown TXD-dominant time-out (DTO), supply undervoltage detection, and ±40V bus fault protection. The devices have defined fail-safe behavior in supply undervoltage or floating pin scenarios. These transceivers are not only available in industrystandard SOIC-8 and VSON-8 packages, but also have a space-saving small footprint SOT-23 package option.

Package Information


PART NUMBER	PART NUMBER PACKAGE <sup>(1)</sup>					
	SOIC (D)	4.9mm x 6mm				
TCAN844-Q1	VSON (DRB)	3mm x 3mm				
	SOT-23 (DDF)	2.9mm x 2.8mm				

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Table 3-1. Device Comparison Table** 

	•	
Part Number	Low Voltage I/O Logic Support on Pin 5	Pin 8 Mode Selection
TCAN844-Q1	No	Low Power Standby Mode with
TCAN844V-Q1	Yes	Remote Wake



**Simplified Schematic** 



## **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	15
2 Applications	1	7.3 Feature Description	15
3 Description		7.4 Device Functional Modes	
4 Pin Configuration and Functions	4	8 Application Information Disclaimer	22
5 Specifications	5	8.1 Application Information	22
5.1 Absolute Maximum Ratings		8.2 Typical Application	22
5.2 ESD Ratings		8.3 System Examples	24
5.3 ESD Ratings, IEC Specification	5	8.4 Power Supply Recommendations	
5.4 Recommended Operating Conditions	5	8.5 Layout	25
5.5 Thermal Characteristics	<mark>5</mark>	9 Device and Documentation Support	<mark>27</mark>
5.6 Power Supply Characteristics	6	9.1 Receiving Notification of Documentation Update	s <mark>27</mark>
5.7 Dissipation Ratings	6	9.2 Support Resources	27
5.8 Electrical Characteristics	7	9.3 Trademarks	27
5.9 Switching Characteristics	8	9.4 Electrostatic Discharge Caution	27
5.10 Typical Characteristics	10	9.5 Glossary	27
6 Parameter Measurement Information		10 Revision History	27
7 Detailed Description	14	11 Mechanical, Packaging, and Orderable	
7.1 Overview	14	Information	27



## **4 Pin Configuration and Functions**



Figure 4-1. DDF Package, 8-Pin SOT (Top View)

Figure 4-2. D Package, 8-Pin SOIC (Top View)




Figure 4-3. DRB Package, 8-Pin VSON (Top View)

**Table 4-1. Pin Functions** 

Pins Type Description		Description	
Name	No.	Туре	Description
TXD	1	Digital Input	CAN transmit data input; integrated pull-up
GND	2	GND	Ground connection
V <sub>CC</sub>	3	Supply	5V supply voltage
RXD	4	Digital Output	CAN receive data output, tri-stated when device powered off
NC	5	_	Not internally connected; Devices without V <sub>IO</sub>
V <sub>IO</sub>	5	Supply	I/O supply voltage for devices with suffix 'V'
CANL	6	Bus IO	Low-level CAN bus input/output line
CANH	7	Bus IO	High-level CAN bus input/output line
STB	8	Digital Input	Standby input for mode control; integrated pull-up
Thermal Pad (	VSON only)	_	Connect the thermal pad to any internal PCB ground plane using multiple vias for improved thermal performance.

Submit Document Feedback

## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	-0.3	6	V
V <sub>IO</sub>	Supply voltage I/O level shifter	-0.3	6	V
V <sub>BUS</sub>	CAN Bus I/O voltage (CANH, CANL)	-40	40	V
V <sub>DIFF</sub>	Max differential voltage range between CANH and CANL	-12	12	V
V <sub>Logic_Input</sub>	Logic input terminal voltage	-0.3	6	V
V <sub>RXD</sub>	RXD output terminal voltage range	-0.3	6	V
I <sub>O(RXD)</sub>	RXD output current	-8	8	mA
TJ	Operating virtual junction temperature range	-40	165	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings

V <sub>ESD</sub> E	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	V
		Human-body model (HBIN), per AEC Q100-002	CANH and CANL	±12000	V
		Charged-device model (CDM), per AEC Q100-011		±500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 5.3 ESD Ratings, IEC Specification

				VALUE	UNIT
V <sub>ESD</sub>	System level electro-static discharge (ESD) <sup>(1)</sup>	CAN bus terminals (CANH CANL) to GNL)	IEC 61000-4-2 (150pF, 330Ω): Unpowered contact discharge	±8000	V

<sup>(1)</sup> Tested according to IEC 62228-3 CAN Transceivers (2019), Section 6.4; DIN EN 61000-4.

## **5.4 Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
V <sub>IO</sub>	Supply voltage for I/O level shifter	2.9		5.25	V
I <sub>OH(RXD)</sub>	RXD terminal high level output current	-2			mA
I <sub>OL(RXD)</sub>	RXD terminal low level output current			2	mA
TJ	Operational free-air temperature (see thermal characteristics table)	-40		150	°C
T <sub>SDR</sub>	Thermal shutdown	160			°C
T <sub>SDF</sub>	Thermal shutdown release			150	°C
T <sub>SD(HYS)</sub>	Thermal shutdown hysteresis		10		°C

#### 5.5 Thermal Characteristics

THERMAL METRIC			UNIT		
		D (SOIC)	DRB (VSON)	DDF (SOT23)	ONII
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	130.1	67.7	180.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	72.3	77.2	94.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	79.5	40.3	93.3	°C/W

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to ground terminal.



## **5.5 Thermal Characteristics (continued)**

THERMAL METRIC		TCAN844(V)-Q1			
		D (SOIC)	DRB (VSON)	DDF (SOT23)	UNIT
$\Psi_{JT}$	Junction-to-top characterization parameter	21.1	6.8	8.7	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	78.5	40.1	93.0	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	23.7	_	°C/W

## **5.6 Power Supply Characteristics**

Over recommended operating conditions with  $T_J$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply current normal mode	Dominant	TXD = 0V, $R_L$ = 60 $\Omega$ , $C_L$ = open		44	70	mA
	Supply current normal mode	Dominant	TXD = 0V, $R_L$ = 50 $\Omega$ , $C_L$ = open		48	80	mA
Icc	Supply current normal mode	Recessive	$TXD = V_{CC}$ , $R_L = 50\Omega$ , $C_L = open$ , $RCM = open$		5.6	10	mA
	Supply current normal mode	Dominant with bus fault	TXD = 0V, CANH = CANL = ±25V, R <sub>L</sub> = open, C <sub>L</sub> = open			130	mA
	Supply current standby mode	TCAN844V	TXD = $V_{IO}$ , $R_L = 50\Omega$ , $C_L = open$			5	μА
	Supply current standby mode	TCAN844	TXD = $V_{CC}$ , $R_L = 50\Omega$ , $C_L = open$			30	μΑ
	I/O supply current normal mode	Dominant	RXD floating, TXD = 0V		135	400	μА
I <sub>IO</sub>	I/O supply current normal mode	Recessive	RXD floating, TXD = V <sub>IO</sub>		28	150	μΑ
	I/O supply current standby mode		RXD floating, TXD = V <sub>IO</sub>		20	28	μΑ
UV <sub>VCC</sub>	Rising under voltage detection	on on V <sub>CC</sub> for prot	ected mode		4.2	4.6	V
UV <sub>VCC</sub>	Falling under voltage detecti	ion on V <sub>CC</sub> for pro	on V <sub>CC</sub> for protected mode		4	4.5	V
UV <sub>VIO</sub>	Rising under voltage detection	on on V <sub>IO</sub>	on V <sub>IO</sub>		2.5	2.9	V
UV <sub>VIO</sub>	Falling under voltage detecti	on on V <sub>IO</sub>		2.1	2.4		V
TSD	Thermal shutdown temperat	erature		165	180	195	
TSD_HY S	Thermal shutdown hysteresi	is			10		

## 5.7 Dissipation Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Pn	Average power dissipation	$V_{CC}$ = 5 V, $V_{IO}$ = 3.3 V, $T_{J}$ = 27°C, $R_{L}$ = 60 Ω, $C_{L\_RXD}$ = 15 pF TXD input = 250 kHz 50% duty cycle square wave		90		mW
	Normal mode	$\begin{array}{l} V_{CC}=5.25~V,~V_{IO}=3.3~V,~T_{J}=150^{\circ}C,~R_{L}=60\\ \Omega,~C_{L~RXD}=15~pF\\ TXD~input=2.5~MHz~50\%~duty~cycle~square\\ wave \end{array}$		110		mW

Product Folder Links: TCAN844-Q1

Submit Document Feedback

## **5.8 Electrical Characteristics**

Over recommended operating conditions with TJ = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
Driver Electric	al Characteristics					
V <sub>CANH(D)</sub>	Bus output voltage (dominant) CANH	$V_{TXD}$ = 0V, $R_L$ =50 $\Omega$ to 65 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	2.75	4.5	٧	
V <sub>CANL(D)</sub>	Bus output voltage (dominant) CANL	$V_{TXD}$ = 0V, $R_L$ =50 $\Omega$ to 65 $\Omega$ , $C_L$ = open, $R_{CM}$ = open	0.5	2.25	V	
V <sub>CANH(R)</sub> V <sub>CANL(R)</sub>	Bus output voltage (recessive)	V <sub>TXD</sub> = V <sub>CC</sub> , R <sub>L</sub> = open (no load), R <sub>CM</sub> = open	2	3	V	
$V_{SYM}$	Driver symmetry (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )/V <sub>CC</sub>	$R_{TERM} = 60\Omega$ , $C_L = open$ , $C_{SPLIT} = 4.7 \text{ nF}$	0.9	1.1	V/V	
V <sub>SYM_DC</sub>	DC output symmetry (V <sub>CC</sub> - V <sub>O(CANH)</sub> - V <sub>O(CANL)</sub> )	$R_L = 60\Omega$ , $C_L = open$	-400	400	mV	
	Differential output voltage	TXD = 0V, $50\Omega \le R_L \le 65\Omega$ , $C_L$ = open	1.5	3	V	
$V_{DIFF(D)}$	normal mode	TXD = 0V, $45\Omega \le R_L \le 70\Omega$ , $C_L$ = open	1.4	3.3	V	
V <sub>DIFF(D)</sub>	Dominant	TXD = 0V, $R_L$ = 2240 $\Omega$ , $C_L$ = open	1.5	5	V	
Differential output voltage		TXD = $V_{CC}$ or $V_{IO}$ , $R_L = 60\Omega$ , $C_L = open$	-120	12	mV	
$V_{DIFF(R)}$	normal mode Recessive	Normal mode, TXD = $V_{CC}$ or $V_{IO}$ , $R_L$ = open, $C_L$ = open	-50	50	mV	
V <sub>CANH(INACT)</sub>	Bus output voltage on CANH with bus biasing inactive	$V_{TXD} = V_{CC}$ or $V_{IO}$ , $R_L$ = open, $C_L$ = open, $R_{CM}$ = open	-0.1	0.1	V	
V <sub>CANL(INACT)</sub>	Bus output voltage on CANL with bus biasing inactive	$V_{TXD} = V_{CC}$ or $V_{IO}$ , $R_L$ = open, $C_L$ = open, $R_{CM}$ = open	-0.1	0.1	V	
V <sub>DIFF(INACT)</sub>	Bus output voltage on CANH - CANL (recessive) with bus biasing inactive	$V_{TXD} = V_{CC} \text{ or } V_{IO}, R_L = \text{open, } C_L = \text{open, } R_{CM}$ $= \text{open}$ $-0.2$ 0.2				
CANH(OS)	Short-circuit steady-state	$-3.0$ V $\leq$ V <sub>CANH</sub> $\leq$ +18.0V, CANL = open, V <sub>TXD</sub> = 0V	-115		mA	
I <sub>CANL(OS)</sub>	output current, Dominant	$-3.0V \le V_{CANL} \le +18.0V$ , CANH = open, $V_{TXD}$ = $0V$		115	mA	
I <sub>OS_REC</sub>	Short-circuit steady-state output current; Recessive	-40V ≤ V <sub>BUS</sub> ≤ +40V <sub>,</sub> V <sub>BUS</sub> = CANH = CANL	<b>-</b> 5	5	mA	
Receiver Elec	trical Characteristics					
$V_{DIFF\_RX(D)}$	Receiver dominant state differential input voltage range, bus biasing active	-12V ≤ V <sub>CANL</sub> ≤ +12V -12V ≤ V <sub>CANH</sub> ≤ +12V	0.9	8	V	
$V_{DIFF}_{RX(R)}$	Receiver recessive state differential input voltage range, bus biasing active	-12V ≤ V <sub>CANL</sub> ≤ +12V -12V ≤ V <sub>CANH</sub> ≤ +12V	-3	0.5	V	
$V_{HYS}$	Hysteresis voltage for input- threshold, normal and selective wake modes	-12V ≤ V <sub>CM</sub> ≤ 12V		80	mV	
V <sub>DIFF_RX(D_INA</sub>	Receiver dominant state differential input voltage range, bus biasing in-active	-12V ≤ V <sub>CANL</sub> ≤ +12V -12V ≤ V <sub>CANH</sub> ≤ +12V	1.15	8	V	
V <sub>DIFF_RX(R_INA</sub>	Receiver recessive state differential input voltage range, bus biasing in-active	-12V ≤ V <sub>CANL</sub> ≤ +12V -12V ≤ V <sub>CANH</sub> ≤ +12V	-3	0.4	V	
V <sub>CM</sub>	Common mode range:		-12	12	V	
LKG(IOFF)	Power-off (unpowered) bus input leakage current	CANH = CANL = 5V		5	μA	
CI powered Normal	Input capacitance to ground (CANH or CANL)	$TXD = V_{CC},  V_{IO} = V_{CC}$		20	pF	
C <sub>ID</sub> powered Normal	Differential input capacitance	$TXD = V_{CC}, V_{IO} = V_{CC}$			pF	
R <sub>DIFF</sub>	Differential input resistance during passive recessive state	$\begin{aligned} &V_{TXD} = V_{CC} \text{ or } V_{IO}, \text{ normal mode: } -2.0 \text{V} \leq \\ &V_{CANH} \leq +7.0 \text{V}; \\ &-2.0 \text{V} \leq V_{CANL} \leq +7.0 \text{V} \end{aligned}$	18	90	kΩ	
R <sub>SE_CANH</sub> R <sub>SE_CANL</sub>	Single ended Input resistance during passive recessive state	$-2V \le V_{CANH} \le +7V$ $-2V \le V_{CANL} \le +7V$	9	45	kΩ	

## **5.8 Electrical Characteristics (continued)**

Over recommended operating conditions with  $TJ = -40^{\circ}C$  to  $150^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
m <sub>R</sub>	Input resistance matching: [1 – (R <sub>IN(CANH)</sub> ) / R <sub>IN(CANL</sub> ))] × 100%	V <sub>CANH</sub> = V <sub>CANL</sub> = 5V	-2%	2%	
TXD Termir	nal (CAN Transmit Data Input)				
V <sub>IH</sub>	High-level input voltage	TCAN844	0.7 × V <sub>CC</sub>		V
V <sub>IH</sub>	High-level input voltage	TCAN844V	0.7 × V <sub>IO</sub>		V
V <sub>IL</sub>	Low-level input voltage	TCAN844		0.3 × V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	TCAN844V		0.3 × V <sub>IC</sub>	V
I <sub>IH</sub>	High-level input leakage current	TXD = V <sub>CC</sub> = V <sub>IO</sub> = 5.25V	-2.5	0 1	μA
I <sub>IL</sub>	Low-level input leakage current	TXD = 0V, V <sub>CC</sub> = V <sub>IO</sub> = 5.25V	-200	-20	μА
I <sub>LKG(OFF)</sub>	Unpowered leakage current	TXD = 5.25V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1	0 1	μA
Cı	Input Capacitance $V_{IN} = 0.4 \times \sin(2 \times \pi \times 2 \times 10^6 \times t) + 2.5V$			2	pF
RXD Termi	nal (CAN Receive Data Output)		,		
V <sub>OH</sub>	High-level input voltage	I <sub>O</sub> = -2mA, TCAN844	0.8 × V <sub>CC</sub>		V
V <sub>OH</sub>	High-level input voltage	I <sub>O</sub> = -2mA, TCAN844V	0.8 × V <sub>IO</sub>		V
V <sub>OL</sub>	Low-level input voltage	I <sub>O</sub> = 2 mA, TCAN844		0.2 × V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level input voltage	I <sub>O</sub> = 2mA, TCAN844V		0.2 × V <sub>IC</sub>	V
I <sub>LKG(OFF)</sub>	Unpowered leakage current	RXD = 5.25V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1	0 1	μA
STB Termir	nal		,		
V <sub>IH</sub>	High-level input voltage	TCAN844	0.7 × V <sub>CC</sub>		V
V <sub>IH</sub>	High-level input voltage	TCAN844V	0.7 × V <sub>IO</sub>		V
V <sub>IL</sub>	Low-level input voltage	TCAN844		0.3 × V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	TCAN844V		0.3 × V <sub>IC</sub>	V
I <sub>IH</sub>	High-level input leakage current STB	V <sub>CC</sub> = V <sub>IO</sub> = STB = 5.25V	-2	2	μA
I <sub>IL</sub>	Low-level input leakage current STB	V <sub>CC</sub> = V <sub>IO</sub> = 5.25V, STB = 0V	-20	-2	μA
I <sub>LKG(OFF)</sub>	Unpowered leakage current	STB = 5.25V, V <sub>CC</sub> = V <sub>IO</sub> = 0V	-1	0 1	μA

## **5.9 Switching Characteristics**

Over recommended operating conditions with  $TJ = -40^{\circ}C$  to  $150^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Device Switching Characteristics										
t <sub>PROP(LOOP1)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	Normal mode, $R_L = 60\Omega$ , $C_L = 100pF$ , $C_{L\_RXD} = 15pF$		100	220	ns				
t <sub>PROP(LOOP2)</sub>	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	Normal mode, $R_L = 60\Omega$ , $C_L = 100pF$ , $C_{L,RXD} = 15pF$		110	220	ns				
t <sub>MODE</sub>	Mode change time, from Normal to Standby or from Standby to Normal				45	μs				
t <sub>WK_FILTER</sub>	Filter time for a valid wake-up pattern		0.5		1.8	μs				
t <sub>WK_TIMEOUT</sub>	Bus wake-up timeout value		0.8		6	ms				
Driver Switchi	ng Characteristics									

Submit Document Feedback


## **5.9 Switching Characteristics (continued)**

Over recommended operating conditions with  $TJ = -40^{\circ}C$  to  $150^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pHR</sub>	Propagation delay time, high TXD to driver recessive (dominant to recessive)			50		ns
$t_{pLD}$	Propagation delay time, low TXD to driver dominant (recessive to dominant)	$R_1 = 60\Omega, C_1 = 100pF, R_{CM} = open$		45		ns
t <sub>sk(p)</sub>	Pulse skew ( tpHR - tpLD )			4		ns
t <sub>R</sub>	Differential output signal rise time			32		ns
t <sub>F</sub>	Differential output signal fall time			27		ns
t <sub>TXD_DTO</sub>	Dominant timeout	$R_L = 60\Omega, C_L = 100pF$	0.8		6.5	ms
Receiver Sw	itching Characteristics					
t <sub>pRH</sub>	Propagation delay time, bus recessive input to high output (dominant to recessive)			75		ns
t <sub>pDL</sub>	Propagation delay time, bus dominant input to low output (recessive to dominant)	C <sub>L_RXD</sub> = 15pF		70		ns
t <sub>R</sub>	RXD output signal rise time			10		ns
t <sub>F</sub>	RXD output signal fall time	O output signal fall time				
FD Timing C	haracteristics					
$t_{\Delta Bit(Bus)}$	Transmitted recessive bit width variation: t <sub>BIT(TXD)</sub> = 500 ns	$R_L$ = 60 $\Omega$ , $C_L$ = 100pF, $C_{L_RXD}$ = 15pF $t_{\Delta Bit(Bus)}$ = $t_{BIT(Bus)}$ - $t_{BIT(TXD)}$	-65		30	ns
$t_{\Delta Bit(Bus)}$	Transmitted recessive bit width variation: t <sub>BIT(TXD)</sub> = 200 ns	$R_L = 60\Omega$ , $C_L = 100pF$ , $C_{L_RXD} = 15pF$ $t_{\Delta Bit(Bus)} = t_{BIT(Bus)} - t_{BIT(TXD)}$	-45		10	ns
$t_{\Delta Bit(RXD)}$	Received recessive bit width variation: $t_{BIT(TXD)} = 500 \text{ ns}$	$R_L = 60\Omega$ , $C_L = 100pF$ , $C_{L_RXD} = 15pF$ $t_{\Delta Bit(RXD)} = t_{BIT(RXD)} - t_{BIT(TXD)}$	-100		50	ns
$t_{\Delta Bit(RXD)}$	Received recessive bit width variation: $t_{BIT(TXD)} = 200 \text{ ns}$	$R_L = 60\Omega$ , $C_L = 100pF$ , $C_{L_RXD} = 15pF$ $t_{\Delta Bit(RXD)} = t_{BIT(RXD)} - t_{BIT(TXD)}$	-80		20	ns
$t_{\Delta REC}$	Receiver timing symmetry with $t_{BIT(TXD)} = 500$ ns	R <sub>L</sub> = 60Ω, C <sub>L</sub> = 100pF, C <sub>L_RXD</sub> =	-65		40	ns
t <sub>ΔREC</sub>	Receiver timing symmetry with t <sub>BIT(TXD)</sub> = 200 ns	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	-45		15	ns



## **5.10 Typical Characteristics**





## **6 Parameter Measurement Information**




Figure 6-1. I<sub>CC</sub> Test Circuit




Figure 6-2. Driver Test Circuit and Measurement




Figure 6-3. Receiver Test Circuit and Measurement






Figure 6-4. Transmitter and Receiver Timing Test Circuit and Measurement




Figure 6-5. t<sub>MODE</sub> Test Circuit and Measurement




Figure 6-6. TXD Dominant Timeout Test Circuit and Measurement




Figure 6-7. Driver Short-Circuit Current Test and Measurement



## 7 Detailed Description

#### 7.1 Overview

The device is compatible with the specifications of the ISO 11898-2:2024 high speed CAN (Controller Area Network) physical layer standard. The transceivers provide a number of different protection features for the stringent automotive system requirements while also supporting CAN FD data rates up to 5Mbps.

The device supports the following CAN and CAN FD standards:

- Physical layer compatibility:
  - ISO 11898-2:2024 High speed medium access unit
  - SAE J2284-1: High Speed CAN (HSC) for Vehicle Applications at 125kbps
  - SAE J2284-2: High Speed CAN (HSC) for Vehicle Applications at 250kbps
  - SAE J2284-3: High Speed CAN (HSC) for Vehicle Applications at 500kbps
  - SAE J2284-4: High-Speed CAN (HSC) for Vehicle Applications at 500kbps with CAN FD Data at 2Mbps
  - SAE J2284-5: High-Speed CAN (HSC) for Vehicle Applications at 500kbps with CAN FD Data at 5Mbps

Submit Document Feedback

## 7.2 Functional Block Diagram




Figure 7-1. Block Diagram

## 7.3 Feature Description

## 7.3.1 Pin Description

## 7.3.1.1 TXD

The TXD input is a logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$  from a CAN controller to the transceiver.

### 7.3.1.2 GND

GND is the ground pin of the transceiver. The pin must be connected to the PCB ground.

#### 7.3.1.3 V<sub>CC</sub>

 $V_{\text{CC}}$  provides the 5V power supply to the CAN transceiver.

#### 7.3.1.4 RXD

RXD is the logic-level signal, referenced to either  $V_{CC}$  or  $V_{IO}$ , from the TCAN844-Q1 to a CAN controller. This pin is only driven once  $V_{IO}$  is present.

#### 7.3.1.5 V<sub>IO</sub>

The  $V_{IO}$  pin provides the digital I/O voltage to match the CAN controller voltage which avoids the requirement for a level shifter.  $V_{IO}$  supports voltages from 2.9V to 5.25V providing the widest range of controller support.

#### 7.3.1.6 CANH and CANL

The CANH and CANL pins are the CAN high and CAN low differential bus pins. These pins are internally connected to the CAN transmitter, receiver and the low-power wake-up receiver.

#### 7.3.1.7 STB (Standby)

The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. If normal mode is the only intended mode of operation, the STB pin can be tied directly to GND.

#### 7.3.2 CAN Bus States

The CAN bus has two logical states during operation, recessive and dominant. See Figure 7-2 and Figure 7-3.

A dominant bus state occurs when the bus is driven differentially and corresponds to a logic low on the TXD and RXD pins. A recessive bus state occurs when the bus is biased to  $V_{CC}/2$  via the high-resistance internal input resistors ( $R_{IN}$ ) of the receiver and corresponds to a logic high on the TXD and RXD pins.

A dominant state overwrites the recessive state during arbitration. Multiple CAN nodes may be transmitting a dominant bit at the same time during arbitration, and in this case, the differential voltage of the bus is greater than the differential voltage of a single driver.

The TCAN844(V)-Q1 transceiver implements a low-power standby (STB) mode which enables a third bus state where the bus pins are weakly biased to ground via the high resistance internal resistors of the receiver. See Figure 7-2 and Figure 7-3.





Figure 7-2. Bus States



A - Normal Mode B - Standby Mode

Figure 7-3. Simplified Recessive Common Mode Bias Unit and Receiver

## 7.3.3 TXD Dominant Timeout (DTO)

During normal mode, the only mode where the CAN driver is active, the TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period  $t_{TXD\_DTO}$ . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout period of the circuit,  $t_{TXD\_DTO}$ , the CAN driver is disabled. This frees the bus for communication between other nodes on the network. The CAN driver is reactivated when a recessive signal is seen on the TXD pin; thus, clearing the dominant time out. The receiver remains active and biased to  $V_{CC}/2$  and the RXD output reflects the activity on the CAN bus during the TXD DTO fault.

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. The minimum transmitted data rate can be calculated using Equation 1.




Figure 7-4. Example Timing Diagram for TXD Dominant Timeout

#### 7.3.4 CAN Bus Short-Circuit Current Limiting

The TCAN844(V)-Q1 has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include CAN driver current limiting in the dominant and recessive states and TXD dominant state timeout. Which prevents permanently having the higher short-circuit current of a dominant state in a system fault.

During CAN communication, the bus switches between the dominant and recessive states. The short-circuit current may be viewed as either the current during each bus state or as a DC average current. When selecting termination resistors or a common-mode choke for the CAN design, the average power rating, I<sub>OS(AVG)</sub>, are used. The percentage dominant is limited by the TXD DTO and the CAN protocol. Which has forced state changes and recessive bits due to bit stuffing, control fields, and interframe space. Providing a minimum amount of recessive time on the bus even if the data field contains a high percentage of dominant bits.

The average short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated using Equation 2.

$$I_{OS(AVG)} = \%$$
 Transmit x [(% REC\_Bits x  $I_{OS(SS)}$  REC) + (% DOM\_Bits x  $I_{OS(SS)}$  DOM)] + [% Receive x  $I_{OS(SS)}$  REC] (2)

#### Where:

- I<sub>OS(AVG)</sub> is the average short-circuit current
- % Transmit is the percentage the node is transmitting CAN messages
- % Receive is the percentage the node is receiving CAN messages
- % REC\_Bits is the percentage of recessive bits in the transmitted CAN messages
- % DOM\_Bits is the percentage of dominant bits in the transmitted CAN messages
- I<sub>OS(SS)</sub> REC is the recessive steady state short-circuit current
- I<sub>OS(SS)</sub> DOM is the dominant steady state short-circuit current

This short circuit current and the possible fault cases of the network are taken into consideration when sizing the power supply used to generate the transceivers V<sub>CC</sub> supply.

#### 7.3.5 Thermal Shutdown (TSD)

If the junction temperature of the TCAN844(V)-Q1 exceeds the thermal shutdown threshold,  $T_{TSD}$ , the device turns off the CAN driver circuitry and blocks the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature of the device drops below  $T_{TSD}$ . The CAN bus pins are biased to  $V_{CC}/2$  during a TSD fault and the receiver to RXD path remains operational. The TCAN844(V)-Q1 TSD circuit includes hysteresis which prevents the CAN driver output from oscillating during a TSD fault.

#### 7.3.6 Undervoltage Lockout

The supply pins,  $V_{CC}$  and  $V_{IO}$ , have undervoltage detection that places the device into a protected state. This protects the bus during an undervoltage event on either supply pin.

Table 7-1. Undervoltage Lockout - TCAN844-Q1

V <sub>cc</sub>	V <sub>CC</sub> DEVICE STATE		RXD PIN		
> UV <sub>VCC</sub>	Normal	Per TXD	Mirrors bus		
< UV <sub>VCC</sub>	Protected	High impedance	High impedance		

Table 7-2. Undervoltage Lockout - TCAN844V-Q1

V <sub>cc</sub>	V <sub>IO</sub>	DEVICE STATE	BUS	RXD PIN
> UV <sub>VCC</sub>	> UV <sub>VIO</sub>	Normal	Per TXD	Mirrors bus
< UV <sub>VCC</sub>	> UV <sub>VIO</sub>	STB = High: Standby Mode	Weak biased to GND	V <sub>IO</sub> : Remote wake request See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode
		STB =Low: Protected Mode	High impedance	Recessive
> UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected	High impedance	High impedance
< UV <sub>VCC</sub>	< UV <sub>VIO</sub>	Protected	High impedance	High impedance

Once the undervoltage condition is cleared and  $t_{MODE}$  has expired, the TCAN844-Q1 transitions to normal mode. The host controller can again send and receive CAN traffic.

#### 7.3.7 Unpowered Device

The TCAN844(V)-Q1 is designed to be a passive or no load to the CAN bus if the device is unpowered. The bus pins were designed to have low leakage currents when the device is unpowered, so the device does not load the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains operational.

The logic pins also have low leakage currents when the device is unpowered, so the pins do not load other circuits which may remain powered.

#### 7.3.8 Floating pins

The device has internal pull-ups on critical pins which place the device into known states if the pin floats. This internal bias cannot be relied upon by design though, especially in noisy environments. Instead internal bias should be considered a failsafe protection feature.

When a CAN controller supporting open-drain outputs is used an adequate external pull-up resistor must be chosen. This makes sure the TXD output of the CAN controller maintains acceptable bit time to the input of the CAN transceiver. See Table 7-3 for details on pin bias conditions.

14010 1 011 111 2140									
Pin	Pull-up or Pull-down	Comment							
TXD	Pull-up	Weakly biases TXD towards recessive to prevent bus blockage or TXD DTO triggering							
STB	Pull-up	Weakly biases STB towards low-power standby mode to prevent excessive system power							

Table 7-3. Pin Bias

#### 7.4 Device Functional Modes

#### 7.4.1 Operating Modes

The TCAN844(V)-Q1 has two main operating modes, normal mode and standby mode. Operating mode selection is made by applying a high or low level to the STB pin.

	Table 7-4. Operating modes								
STB	Device Mode	Driver	Receiver	RXD Pin					
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode					
Low	Normal Mode	Enabled	Enabled	Mirrors bus state					

Table 7-4. Operating Modes

#### 7.4.2 Normal Mode

This is the normal operating mode of the TCAN844(V)-Q1. The CAN driver and receiver are fully operational and CAN communication is bi-directional.

The driver is translating a digital input on the TXD input to a differential output on the CANH and CANL bus pins.

The receiver is translating the differential signal from CANH and CANL to a digital output on the RXD output.

#### 7.4.3 Standby Mode

This is the low-power mode of the TCAN844(V)-Q1. The CAN driver and main receiver are switched off and bi-directional CAN communication is not possible. The low-power receiver and bus monitor circuits are enabled to allow for RXD wake-up requests via the CAN bus. A wake-up request is output to RXD as shown in Figure 7-5. The local CAN protocol controller should monitor RXD for transitions (high-to-low) and reactivate the device to normal mode by pulling the STB pin low. The CAN bus pins are weakly pulled to GND in this mode; see Figure 7-2 and Figure 7-3.

In standby mode, only the  $V_{IO}$  supply is required; therefore, the  $V_{CC}$  may be switched off for additional system level current savings.

#### 7.4.3.1 Remote Wake Request via Wake-Up Pattern (WUP) in Standby Mode

The TCAN844(V)-Q1 supports a remote wake-up request that is used to indicate to the host controller that the bus is active and the node needs to return to normal operation.

The device uses the multiple filtered dominant wake-up pattern (WUP) from the ISO 11898-2:2024 standard to qualify bus activity. Once a valid WUP has been received, the wake request is indicated to the controller by a falling edge and low period corresponding to a filtered dominant on the RXD output of the TCAN844(V)-Q1.

The WUP consists of a filtered dominant pulse, followed by a filtered recessive pulse, and finally by a second filtered dominant pulse. The first filtered dominant initiates the WUP, and the bus monitor then waits on a filtered recessive; other bus traffic does not reset the bus monitor. Once a filtered recessive is received the bus monitor is waiting for a filtered dominant and again, other bus traffic does not reset the bus monitor. Immediately upon reception of the second filtered dominant the bus monitor recognizes the WUP and drives the RXD output low every time an additional filtered dominant signal is received from the bus.

For a dominant or recessive to be considered filtered, the bus must be in that state for more than the  $t_{WK\_FILTER}$  time. Due to variability in  $t_{WK\_FILTER}$  the following scenarios are applicable. Bus state times less than  $t_{WK\_FILTER(MIN)}$  are never detected as part of a WUP; thus, no wake request is generated. Bus state times between  $t_{WK\_FILTER(MIN)}$  and  $t_{WK\_FILTER(MAX)}$  can be detected as part of a WUP and a wake-up request can be generated. Bus state times greater than  $t_{WK\_FILTER(MAX)}$  are always detected as part of a WUP; thus, a wake request is always generated. See Figure 7-5 for the timing diagram of the wake-up pattern.

The pattern and t<sub>WK\_FILTER</sub> time used for the WUP prevents noise and bus stuck dominant faults from causing false wake-up requests while allowing any valid message to initiate a wake-up request.

The ISO 11898-2:2024 standard has defined times for a short and long wake-up filter time. The t<sub>WK\_FILTER</sub> timing for the device has been picked to be within the minimum and maximum values of both filter ranges. This timing has been chosen such that a single bit time at 500kbps, or two back-to-back bit times at 1Mbps triggers the filter in either bus state. Any CAN frame at 500kbps or less can contain a valid WUP.

For an additional layer of robustness and to prevent false wake-ups, the device implements a wake-up timeout feature. For a remote wake-up event to successfully occur, the entire WUP must be received within the timeout value  $t \le t_{WK\_TIMEOUT}$ . If not, the internal logic is reset and the transceiver remains in the current state without waking up. The full pattern must then be transmitted again, conforming to the constraints mentioned in this section. See Figure 7-5 for the timing diagram of the wake-up pattern with wake timeout feature.




Figure 7-5. Wake-Up Pattern (WUP) with twk\_TIMEOUT

Submit Document Feedback

## 7.4.4 Driver and Receiver Function

The TCAN844-Q1 logic I/Os support CMOS levels with respect to either  $V_{CC}$  for 5V systems (TCAN844-Q1) or  $V_{IO}$  for compatibility with MCUs that support 3.3V or 5V systems (TCAN844V-Q1).

**Table 7-5. Driver Function Table** 

Device Mode	TXD Input <sup>(1)</sup>	Bus	Driven Bus State <sup>(2)</sup>		
Device widge	I AD IIIput(**	CANH CAN		Driven bus State	
Normal	Low	High	Low	Dominant	
Nomial	High or open	High impedance	High impedance	Biased recessive	
Standby	Х	High impedance	High impedance	Biased to ground	

- (1) X = irrelevant
- (2) For bus state and bias see Figure 7-2 and Figure 7-3

## Table 7-6. Receiver Function Table Normal and Standby Mode

Table 7 6. Reserver 1 another rable Worman and Stanlary mode									
Device Mode	CAN Differential Inputs V <sub>ID</sub> = V <sub>CANH</sub> - V <sub>CANL</sub>	Bus State	RXD Pin						
	V <sub>ID</sub> ≥ 0.9V	Dominant	Low						
Normal	0.5V < V <sub>ID</sub> < 0.9V	Undefined	Undefined						
	V <sub>ID</sub> ≤ 0.5V	Recessive	High						
	V <sub>ID</sub> ≥ 1.15V	Dominant	High						
Standby	0.4V < V <sub>ID</sub> < 1.15V	Undefined	Low if a remote wake event occurred						
	V <sub>ID</sub> ≤ 0.4V	Recessive	See Figure 7-5						
Any	Open (V <sub>ID</sub> ≈ 0V)	Open	High						

## **8 Application Information Disclaimer**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **8.1 Application Information**

The TCAN844(V)-Q1 transceiver can be used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. Figure 8-1 shows a typical configuration for 5V controller applications. The bus termination is shown for illustrative purposes.

### 8.2 Typical Application




Figure 8-1. Transceiver Application Using 5V IO Connections

#### 8.2.1 Design Requirements

#### 8.2.1.1 CAN Termination

Termination can be a single  $120\Omega$  resistor at each end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination can be used, see Figure 8-2. Split termination improves the electromagnetic emissions behavior of the network by filtering higher-frequency common-mode noise that can be present on the differential signal lines.

Submit Document Feedback




Figure 8-2. CAN Bus Termination Concepts

### 8.2.2 Detailed Design Procedures

### 8.2.2.1 Bus Loading, Length and Number of Nodes

A typical CAN application can have a maximum bus length of 40 meters and maximum stub length of 0.3m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the TCAN844V-Q1.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 standard. Various CAN standards made system level trade off decisions for data rate, cable length, and parasitic loading of the bus. Examples of these CAN systems level specifications are ARINC 825, CANopen, DeviceNet, SAE J2284, SAE J1939, and NMEA 2000.

A CAN network system design is a series of tradeoffs. In the ISO 11898-2:2024 specification the driver differential output is specified with a bus load that can range from  $50\Omega$  to  $65\Omega$  where the differential output must be greater than 1.5V. The TCAN844(V)-Q1 family is specified to meet the 1.5V requirement down to  $50\Omega$  and is specified to meet 1.4V differential output at  $45\Omega$  bus load. The differential input resistance of the device is a minimum of  $40k\Omega$ . If 100 TCAN844V-Q1 transceivers are in parallel on a bus, this is equivalent to a  $400\Omega$  differential load in parallel with the nominal  $60\Omega$  bus termination which gives a total bus load of approximately  $52\Omega$ . Therefore, the TCAN844(V)-Q1 family theoretically supports over 100 transceivers on a single bus segment. However, for a CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, timing, network imbalances, ground offsets, and signal integrity; thus, a practical maximum number of nodes is often lower. Bus length can also be extended beyond 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. However, when using this flexibility the CAN network system designer must take the responsibility of good network design to develop robust network operation.

See the application report Controller Area Network Physical layer requirements (SLLA270). The document discusses in detail all system design physical layer parameters.






Figure 8-3. Typical CAN Bus

## 8.2.3 Application Curve




Figure 8-4.  $V_{OD(DOM)}$  vs  $V_{CC}$ 

## 8.3 System Examples

The TCAN844V-Q1 transceiver is typically used in applications with a host controller or FPGA that includes the link layer portion of the CAN protocol. A 3.3V application is shown in Figure 8-5. The bus termination is shown for illustrative purposes.

Submit Document Feedback

5V Voltage Regulator CANH 8 STB Ŧ MCU TCAN844V-Q1 RXD CAN FD 3.3V Controller CANL Regulator TXD GND Optional: Optional: Filtering, Terminating Node Transient and ESD  $\overline{+}$ 

Figure 8-5. Typical Transceiver Application Using 3.3V IO Connections

## 8.4 Power Supply Recommendations

The TCAN844-Q1 transceiver is designed to operate with a main  $V_{CC}$  input voltage supply range between 4.75V and 5.25V.

The TCAN844V-Q1 implements an IO level shifting supply input,  $V_{IO}$ , designed for a range between 2.9V and 5.25V.

Both the  $V_{CC}$  and  $V_{IO}$  inputs must be well regulated. In addition to the power supply filtering a decoupling capacitance, typically 100nF, can be placed near the CAN transceiver main  $V_{CC}$  and  $V_{IO}$  supply pins.

#### 8.5 Layout

Robust and reliable CAN node design may require special layout techniques depending on the application and design requirements. Since transient disturbances have high frequency content and a wide bandwidth, high-frequency layout techniques should be applied during PCB design.

#### 8.5.1 Layout Guidelines

- Place the protection and filtering circuitry close to the bus connector, J1, to prevent transients, ESD, and noise from propagating onto the board. This layout example shows a optional transient voltage suppression (TVS) diode, D1, which may be implemented if the system-level requirements exceed the specified rating of the transceiver. This example also shows optional bus filter capacitors C4 and C5.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Decoupling capacitors are placed as close as possible to the supply pins  $V_{CC}$  and  $V_{IO}$  of transceiver.
- Use at least two vias for supply and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

#### Note

High-frequency current follows the path of least impedance and not the path of least resistance.

This layout example shows how split termination could be implemented on the CAN node. The termination is split into two resistors, R2 and R3, with the center or split tap of the termination connected to ground via capacitor C3. Split termination provides common mode filtering for the bus. See Section 8.2.1.1, Section 7.3.4, and Equation 2 for information on termination concepts and power ratings needed for the termination resistor(s).



## 8.5.2 Layout Example




Figure 8-6. Layout Example

## 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (October 2024) to Revision A (October 2024)	Page
•	Revision A is the first public release of the data sheet	1
•	Added HBM , CDM, and Contact discharge information to the Features list	1
•	Added the Dissipation Rating table	5
	Changed the operating conditions from: $T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$ to: $TJ = -40^{\circ}\text{C}$ to $150^{\circ}\text{C}$ in the <i>Electrical Characteristics</i> and <i>Switching Characteristics</i> tables	

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Oct-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN844DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T844	Samples
TCAN844VDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 150	T844V	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 19-Oct-2024

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Oct-2024

## TAPE AND REEL INFORMATION





	· · · · · · · · · · · · · · · · · · ·
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN844DRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN844VDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 20-Oct-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN844DRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN844VDRQ1	SOIC	D	8	2500	340.5	338.1	20.6



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated