SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

- \bullet **Voltage-Controlled Oscillator (VCO) Section:**
	- **Complete Oscillator Using Only One External Bias Resistor (RBIAS)**
	- **Lock Frequency: 22 MHz to 50 MHz (V_{DD} = 5 V** \pm **5%,** $T_A = -20^\circ \text{C}$ to 75 $^\circ \text{C}$, \times 1 Output) **11 MHz to 25 MHz (V_{DD} = 5 V** \pm **5%,** $T_A = -20^\circ \text{C}$ to 75°C , $\times 1/2$ Output)
	- **Output Frequency . . .** ×**1 and** ×**1/2 Selectable**
- \bullet **Phase-Frequency Detector (PFD) Section Includes a High-Speed Edge-Triggered Detector With Internal Charge Pump**
- \bullet **Independent VCO, PFD Power-Down Mode**
- \bullet **Thin Small-Outline Package (14 terminal)**
- \bullet **CMOS Technology**
- \bullet **Typical Applications:**
	- **Frequency Synthesis**
	- **Modulation/Demodulation**
	- **Fractional Frequency Division**
- \bullet **Application Report Available†**
- \bullet **CMOS Input Logic Level**

description

The TLC2932 is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor $(R_{B|AS})$. The VCO has a 1/2 frequency divider at the output stage. The high-speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as a power-down mode. The TLC2932 is suitable for use as a high-performance PLL due to the high speed and stable oscillation capability of the device.

functional block diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† TLC2932 Phase-Locked-Loop Building Block With Analog Voltage-Controlled Oscillator and Phase Frequency Detector (SLAA011).

Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

PRODUCTION DATA information is current as of publication date. **Copyright Capyright Capyrigh**

† Available in tape and reel only and ordered as the TLC2932IPWLE.

NC – No internal connection

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

Terminal Functions

detailed description

VCO oscillation frequency

The VCO oscillation frequency is determined by an external resistor (R_{BIAS}) connected between the VCO V_{DD} and the BIAS terminals. The oscillation frequency and range depends on this resistor value. The bias resistor value for the minimum temperature coefficient is nominally 3.3 kΩ with 3-V at the VCO V_{DD} terminal and nominally 2.2 kΩ with 5-V at the VCO V_{DD} terminal. For the lock frequency range refer to the recommended operating conditions. Figure 1 shows the typical frequency variation and VCO control voltage.

VCO Control Voltage (VCO IN)

VCO output frequency 1/2 divider

The TLC2932 SELECT terminal sets the f_{osc} or 1/2 f_{osc} VCO output frequency as shown in Table 1. The 1/2 f_{osc} output should be used for minimum VCO output jitter.

Table 1. VCO Output 1/2 Divider Function

VCO inhibit function

The VCO has an externally controlled inhibit function which inhibits the VCO output. A high level on the VCO INHIBIT terminal stops the VCO oscillation and powers down the VCO. The output maintains a low level during the power-down mode, refer to Table 2.

Table 2. VCO Inhibit Function

VCO INHIBIT	VCO OSCILLATOR	VCO OUTPUT	IDD(VCO)
LOW	Active	Active	Normal
Hiah	Stopped	Low level	Power Down

PFD operation

The PFD is a high-speed, edge-triggered detector with an internal charge pump. The PFD detects the phase difference between two frequency inputs supplied to FIN–A and FIN–B as shown in Figure 2. Nominally the reference is supplied to FIN–A, and the frequency from the external counter output is fed to FIN–B.

Figure 2. PFD Function Timing Chart

PFD output control

A high level on the PFD INHIBIT terminal places the PFD output in the high-impedance state and the PFD stops phase detection as shown in Table 3. A high level on the PFD INHIBIT terminal also can be used as the power-down mode for the PFD.

PFD INHIBIT	DETECTION	PFD OUTPUT	IDD(PFD)
∟OW	Active	Active	Normal
Hiah	Stopped	Hi-Z	Power Down

Table 3. VCO Output Control Function

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

schematics

VCO block schematic

PFD block schematic

absolute maximum ratings†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network GND.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 5.6 mW/°C.

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

recommended operating conditions

NOTE 3: It is recommended that the logic supply terminal (LOGIC V_{DD}) and the VCO supply terminal (VCO V_{DD}) should be at the same voltage and separated from each other.

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 3 V **(unless otherwise noted)**

VCO section

NOTES: 4. Current into VCO V_{DD}, when VCO INHIBIT = V_{DD}, PFD is inhibited.

5. Current into VCO V_{DD}, when VCO IN = 1/2 V_{DD}, R_{BIAS} = 3.3 kΩ, VCO INHIBIT = GND, and PFD is inhibited.

PFD section

NOTES: 6. Current into LOGIC V_{DD}, when FIN–A, FIN–B = GND, PFD INHIBIT = V_{DD}, no load, and VCO OUT is inhibited.

7. Current into LOGIC V_{DD}, when FIN–A, FIN–B = 1 MHz (V_{I(PP)} = 3 V, rectangular wave), NC = GND, no load, and VCO OUT is inhibited.

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

operating characteristics over recommended operating free-air temperature range, V_{DD} = 3 V **(unless otherwise noted)**

VCO section

NOTES: 8. The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

9. The low-pass-filter (LPF) circuit is shown in Figure 28 with calculated values listed in Table 7. Jitter performance is highly dependent on circuit layout and external device characteristics. The jitter specification was made with a carefully designed PCB with no device socket.

PFD section

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 5 V **(unless otherwise noted)**

VCO section

NOTES: 4. Current into VCO V_{DD}, when VCO INHIBIT = V_{DD}, and PFD is inhibited.

5. Current into VCO V_{DD}, when VCO IN = 1/2 V_{DD}, R_{BIAS} = 3.3 kΩ, VCO INHIBIT = GND, and PFD is inhibited.

PFD section

NOTES: 6. Current into LOGIC V_{DD}, when FIN–A, FIN–B = GND, PFD INHIBIT = V_{DD}, no load, and VCO OUT is inhibited.

7. Current into LOGIC V_{DD}, when FIN–A, FIN–B = 1 MHz (V_I(pp) = 5 V, rectangular wave), PFD INHIBIT = GND, no load, and VCO OUT is inhibited.

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

operating characteristics over recommended operating free-air temperature range, V_{DD} = 5 V **(unless otherwise noted)**

VCO section

NOTES: 8: The time period to the stable VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

9. The LPF circuit is shown in Figure 28 with calculated values listed in Table 7. Jitter performance is highly dependent on circuit layout and external device characteristics. The jitter specification was made with a carefully designed PCB with no device socket.

PFD section

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION

† FIN–A and FIN–B are for reference phase only, not for timing.

Table 4. PFD Output Test Conditions

Figure 5. PFD Output Test Conditions

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

TYPICAL CHARACTERISTICS

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

TYPICAL CHARACTERISTICS

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

gain of VCO and PFD

Figure 24 is a block diagram of the PLL. The countdown N value depends on the input frequency and the desired VCO output frequency according to the system application requirements. The K_p and K_V values are obtained from the operating characteristics of the device as shown in Figure 24. K_p is defined from the phase detector V_{O} and V_{O} specifications and the equation shown in Figure 24(b). K_V is defined from Figures 8, 9, 10, and 11 as shown in Figure 24(c).

The parameters for the block diagram with the units are as follows:

 K_V : VCO gain (rad/s/V) K_p : PFD gain (V/rad) K_f : LPF gain (V/V) K_N : count down divider gain (1/N)

external counter

When a large N counter is required by the application, there is a possibility that the PLL response becomes slow due to the counter response delay time. In the case of a high frequency application, the counter delay time should be accounted for in the overall PLL design.

The external bias resistor sets the VCO center frequency with $1/2$ V_{DD} applied to the VCO IN terminal. However, for optimum temperature performance, a resistor value of 3.3 kΩ with a 3-V supply and a resistor value of 2.5 kΩ for a 5-V supply is recommended. For the most accurate results, a metal-film resistor is the better choice but a carbon-compositiion resistor can be used with excellent results also. A 0.22 µF capacitor should be connected from the BIAS terminal to ground as close to the device terminals as possible.

hold-in range

From the technical literature, the maximum hold-in range for an input frequency step for the three types of filter configurations shown in Figure 25 is as follows:

$$
\Delta\omega_{H}\simeq0.8\,\left(\text{K}_{p}\right)\,\left(\text{K}_{V}\right)\,\left(\text{K}_{f}\,\left(\,\infty\right)\right)
$$

Where

 $K_f(\infty)$ = the filter transfer function value at $\omega = \infty$

Figure 24. Example of a PLL Block Diagram

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

low-pass-filter (LPF) configurations

Many excellent references are available that include detailed design information about LPFs and should be consulted for additional information. Lag-lead filters or active filters are often used. Examples of LPFs are shown in Figure 25. When the active filter of Figure 25(c) is used, the reference should be applied to FIN-B because of the amplifier inversion. Also, in practical filter implementations, C2 is used as additional filtering at the VCO input. The value of C2 should be equal to or less than one tenth the value of C1.

Figure 25. LPF Examples for PLL

the passive filter

The transfer function for the lag-lead filter shown in Figure 25(b) is;

$$
\frac{V_{\text{O}}}{V_{\text{IN}}} = \frac{1 + s \cdot T2}{1 + s \cdot (T1 + T2)}
$$

Where

 $T1 = R1 \cdot C1$ and $T2 = R2 \cdot C1$

Using this filter makes the closed loop PLL system a second-order type 1 system. The response curves of this system to a unit step are shown in Figure 26.

the active filter

When using the active integrator shown in Figure 25(c), the phase detector inputs must be reversed since the integrator adds an additional inversion. Therefore, the input reference frequency should be applied to the FIN-B terminal and the output of the VCO divider should be applied to the input reference terminal, FIN-A.

The transfer function for the active filter shown in Figure 25(c) is:

$$
F(s) = \frac{1+s \cdot R2 \cdot C1}{s \cdot R1 \cdot C1}
$$

Using this filter makes the closed loop PLL system a second-order type 2 system. The response curves of this system to a unit step are shown in Figure 27.

basic design example

The following design example presupposes that the input reference frequency and the required frequency of the VCO are within the respective ranges of the device.

APPLICATION INFORMATION

basic design example (continued)

Assume the loop has to have a 100 μ s settling time (t_s) with a countdown N = 8. Using the Type 1, second order response curves of Figure 26, a value of 4.5 radians is selected for $\omega_0 t_s$ with a damping factor of 0.7. This selection gives a good combination for settling time, accuracy, and loop gain margin. The initial parameters are summarized in Table 5. The loop constants, K_V and K_p , are calculated from the data sheet specifications and Table 6 shows these values.

The natural loop frequency is calculated as follows:

Since

$$
\omega_{n}t_{S}=4.5
$$

Then

$$
\omega_{\mathsf{n}} = \frac{4.5}{100 \text{ }\mu\text{s}} = 45 \text{ k-radius/sec}
$$

Table 5. Design Parameters

Table 6. Device Specifications

Table 7. Calculated Values

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

Using the low-pass filter in Figure 25(b) and divider ratio N, the transfer function for phase and frequency are shown in equations 1 and 2. Note that the transfer function for phase differs from the transfer function for frequency by only the divider value N. The difference arises from the fact that the feedback for phase is unity while the feedback for frequency is 1/N.

Hence, transfer function of Figure 24 (a) for phase is

$$
\frac{\Phi 2(s)}{\Phi 1(s)} = \frac{K_p \cdot K_V}{N \cdot (T1 + T2)} \left[\frac{1 + s \cdot T2}{s^2 + s \left[1 + \frac{K_p \cdot K_V \cdot T2}{N \cdot (T1 + T2)} \right] + \frac{K_p \cdot K_V}{N \cdot (T1 + T2)}} \right]
$$
(1)

and the transfer function for frequency is

$$
\frac{F_{OUT(s)}}{F_{REF(s)}} = \frac{K_p \cdot K_V}{(T1 + T2)} \left[\frac{1 + s \cdot T2}{s^2 + s \cdot \left[1 + \frac{K_p \cdot K_V \cdot T2}{N \cdot (T1 + T2)} \right] + \frac{K_p \cdot K_V}{N \cdot (T1 + T2)}} \right]
$$
(2)

The standard two-pole denominator is D = s² + 2 ζ $\omega_\textsf{n}$ s + $\omega_\textsf{n}$ ² and comparing the coefficients of the denominator of equation 1 and 2 with the standard two-pole denominator gives the following results.

$$
\omega_n = \sqrt{\frac{K_p \cdot K_V}{N \cdot (T1 + T2)}}
$$

Solving for T1 + T2

$$
T1 + T2 = \frac{K_p \cdot K_V}{N \cdot \omega_n^2}
$$
 (3)

and by using this value for $T1 + T2$ in equation 3 the damping factor is

$$
\zeta = \frac{\omega_{\mathsf{D}}}{2} \cdot \left(T2 + \frac{N}{K_{\mathsf{p}} \cdot K_{\mathsf{V}}} \right)
$$

solving for T2

$$
T2 = \frac{2 \zeta}{\omega} - \frac{N}{K_p \cdot K_V}
$$

then by substituting for T2 in equation 3

$$
T1 = \frac{K_V \cdot K_p}{N \cdot \omega_n^2} - \frac{2 \xi}{\omega_n} + \frac{N}{K_p \cdot K_V}
$$

APPLICATION INFORMATION

From the circuit constants and the initial design parameters then

$$
R2 = \left[\frac{2\xi}{\omega_n} - \frac{N}{K_p \cdot K_V}\right] \frac{1}{C1}
$$

$$
R1 = \left[\frac{K_p \cdot K_V}{\omega_n^2 \cdot N} - \frac{2\xi}{\omega_n} + \frac{N}{K_p \cdot K_V}\right] \frac{1}{C1}
$$

The capacitor, C1, is usually chosen between 1 μ F and 0.1 μ F to allow for reasonable resistor values and physical capacitor size. In this example, C1 is chosen to be 0.1 µF and the corresponding R1 and R2 calculated values are listed in Table 7.

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

Figure 27. Type 2 Second-Order Step Response

SLAS097E – SEPTEMBER 1994 – REVISED MAY 1997

APPLICATION INFORMATION

† RBIAS resistor

Figure 28. Evaluation and Operation Schematic

PCB layout considerations

The TLC2932 contains a high frequency analog oscillator; therefore, very careful breadboarding and printed-circuit-board (PCB) layout is required for evaluation.

The following design recommendations benefit the TLC2932 user:

- \bullet External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- \bullet RF breadboarding or RF PCB techniques should be used throughout the evaluation and production process.
- \bullet Wide ground leads or a ground plane should be used on the PCB layouts to minimize parasitic inductance and resistance. The ground plane is the better choice for noise reduction.
- \bullet LOGIC V_{DD} and VCO V_{DD} should be separate PCB traces and connected to the best filtered supply point available in the system to minimize supply cross-coupling.
- \bullet VCO V_{DD} to GND and LOGIC V_{DD} to GND should be decoupled with a 0.1- μ F capacitor placed as close as possible to the appropriate device terminals.
- \bullet The no-connection (NC) terminal on the package should be connected to GND.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

PW0014A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated