










TLIN1039-Q1 SLLSFH7 - AUGUST 2021

TLIN1039-Q1 Local Interconnect Network (LIN) Transceiver with Dominant State **Timeout**

1 Features

- AEC-Q100 (Grade 1) Qualified for automotive applications
- Compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987-4 electrical physical layer (EPL) specification
- Compliant to SAE J2602-1 LIN network for vehicle applications
- Functional safety-capable
 - Documentation available to aid in functional safety system design
- Supports 12-V applications
- Wide operational supply voltage range from 4.5 V to 36 V
- LIN transmit data rate up to 20 kbps
- LIN receive data rate up to 100 kbps
- Sleep mode: ultra-low current consumption allows wake-up event from:
 - LIN bus
 - Local wake up through EN
- Integrated 45 kΩ LIN pull-up resistor
- Power-up/down glitch-free operation on LIN bus and RXD output
- Protection features:
 - ±45 V LIN bus fault tolerant
 - Under voltage protection on V_{SUP}
 - TXD Dominant time out protection (DTO)
 - Thermal shutdown protection
 - Unpowered node or ground disconnection failsafe at system level
- Junction temperatures from -40°C to 150°C
- Available in small footprint SOT-23 package



Simplified Schematics, Commander Mode

2 Applications

- Body electronics and lighting
- Infotainment and cluster
- Hybrid electric vehicles and power train systems
- Passive safety
- **Appliances**

3 Description


The TLIN1039-Q1 is a local interconnect network (LIN) physical layer transceiver with integrated wakeup and protection features, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987-4 standards. LIN is a single-wire bidirectional bus typically used for in-vehicle networks. The TLIN1039-Q1 is designed to support 12-V applications with wider operating voltage and additional bus-fault protection.

The TLIN1039-Q1 transmitter supports data rates up to 20 kbps. The TLIN1039-Q1 receiver supports data rates up to 100 kbps for faster in-line programming. The TLIN1039-Q1 converts the data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or EN pin.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TLIN1039-Q1	SOT-23 (8) (DDF)	2.90 mm x 1.60 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematics, Responder Mode



Table of Contents

1 Features	1	9.1 Overview	20
2 Applications		9.2 Functional Block Diagram	
3 Description		9.3 Feature Description	
4 Revision History		9.4 Functional Modes	
5 Description (continued)		10 Application and Implementation	26
6 Pin Configuration and Functions		10.1 Application Information	
7 Specifications	. 5	10.2 Typical Application	
7.1 Absolute Maximum Ratings		11 Power Supply Recommendations	
7.2 ESD Ratings	. 5	12 Layout	28
7.3 ESD Ratings - IEC Specification		12.1 Layout Guidelines	
7.4 Thermal Information	6	12.2 Layout Example	
7.5 Recommended Operating Conditions	6	13 Device and Documentation Support	
7.6 Power Supply Characteristics	6	13.1 Related Documentation	30
7.7 Electrical Characteristics	7	13.2 Receiving Notification of Documentation Updates	s <mark>3</mark> 0
7.8 AC Switching Characteristics	10	13.3 Support Resources	30
7.9 Typical Characteristics	11	13.4 Trademarks	30
8 Parameter Measurement Information		13.5 Electrostatic Discharge Caution	30
9 Detailed Description	20	13.6 Glossary	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2021	*	Initial release.



5 Description (continued)

The TLIN1039-Q1 integrates a resistor for LIN responder node applications, ESD protection, and fault protection which allow for a reduced number of external components in the applications. The device prevents back-feed current through LIN to the supply input in case of a ground shift or supply voltage disconnection. The device also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection.



6 Pin Configuration and Functions




Figure 6-1. DDF Package, 8-Pin (SOT), Top View

Table 6-1. Pin Functions

F	PIN	Tuno	DESCRIPTION
Name	No.	Туре	DESCRIPTION
RXD	1	DO	RXD output (open-drain) interface reporting state of LIN bus voltage
EN	2	DI	Enable input - High puts the device in normal operation mode and low puts the device in sleep mode; integrated pull-down
NC	3	_	Not connected
TXD	4	DI	TXD input interface to control state of LIN output; integrated pull-down
GND	5	GND	Ground
LIN	6	HV I/O	LIN bus single-wire transmitter and receiver
V _{SUP}	7	HV Supply	Device supply voltage (connected to battery in series with external reverse blocking diode)
NC	8	_	Not connected

7 Specifications

7.1 Absolute Maximum Ratings

(1)(2

		MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO 17987)	-0.3	45	V
V _{LIN}	LIN Bus input voltage (ISO 17987)	-45	45	V
V _{LOGIC_INPUT}	Logic input voltage (TXD, EN)	-0.3	6	V
V _{LOGIC_OUTPUT}	Logic output voltage (RXD)	-0.3	6	V
Io	Digital pin output current		8	mA
TJ	Junction Temp	-55	165	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to ground terminal.

7.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM) classification level 3B: V _{SUP} with respect to ground		±8000	V
V _{ESD} Electrostatic discharge		Human body model (HBM) classification level 3B: LIN with respect to ground		±10000	V
		Human body model (HBM) classification level 3A: all other pins, per AEC Q100-002 ⁽¹⁾		±4000	V
V _{ESD}	Electrostatic discharge	Charged device model (CDM) classification level C5, per AEC Q100-011	All pins	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 ESD Ratings - IEC Specification

		<u>. </u>		VALUE	UNIT
V	Electrostatio discharge	LIN, V _{SUP} terminal to GND ⁽¹⁾	IEC 62228-2 per ISO 10605 Contact discharge R = 330 Ω, C = 150 pF (IEC 61000-4-2)	±8000	V
VESD	V _{ESD} Electrostatic discharge	LIN terminal to GND ⁽¹⁾	IEC 62228-2 per ISO 10605 Indirect contact discharge R = 330 Ω, C = 150 pF (IEC 61000-4-2)	±8000	V
	Non-synchronous transient injection		IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 1	-100	
		synchronous transient	IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 2	75	
V _{TRAN}		LIN, V _{SUP} terminal to GND ⁽¹⁾	IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 3a	-150	V
		IEC 62228-2 per IEC 62215-3 12 V electrical systems Pulse 3b	150		
	Direct capacitor coupling	LIN terminal to GND ⁽²⁾	SAE J2962-1 per ISO 7637-3 DCC - Slow transient pulse	±30	

⁽¹⁾ Results given here are specific to the IEC 62228-2 Integrated circuits – EMC evaluation of transceivers – Part 2: LIN transceivers. Testing performed by OEM approved independent 3rd party, EMC report available upon request.

⁽²⁾ Results given here are specific to the SAE J2962-1 Communication Transceivers Qualification Requirements - LIN. Testing performed by OEM approved independent 3rd party, EMC report available upon request.



7.4 Thermal Information

		TLIN1039-Q1	
	THERMAL METRIC ⁽¹⁾	DDF(SOT)	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	125.3	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	64.3	°C/W
R _{0JB}	Junction-to-board thermal resistance	45.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	45.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Recommended Operating Conditions

parameters valid across -40°C ≤ T_J ≤ 150°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{SUP}	Supply Voltage	4.5		36	V
V _{LIN}	LIN Bus input voltage	0		36	V
V _{LOGIC}	Logic Pin Voltage	0		5.25	V
TJ	Operating virtual junction temperature range	-40		150	°C
T _{SDR}	Thermal shutdown rising	160			°C
T _{SDF}	Thermal shutdown falling			150	°C
T _{SD(HYS)}	Thermal shutdown hysteresis		10		°C

7.6 Power Supply Characteristics

parameters valid across -40°C \leq T_J \leq 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltag	e and Current				'	
Supply Voltage and V _{SUP}	Operational supply voltage ISO 17987 Param 10	Device is operational beyond the LIN defined nominal supply voltage range See Figure 8-1 and Figure 8-2	4.5		36	V
	Nominal supply voltage ISO 17987 Param 10	Normal and standby modes ⁽¹⁾ See Figure 8-1 and Figure 8-2	4.5		36	V
	130 17907 Falalli 10	Sleep mode	4.5		36	V
	Supply current Bus dominant	Normal mode EN = High, $R_{LIN} \ge 500 \Omega$, $C_{LIN} \le 10 \text{ nF}$		1.2	6.5	mA
		Standby mode EN = 0 V, $R_{LIN} \ge 500 \Omega$, $C_{LIN} \le 10 nF$		1	1.7	mA
ı	Supply current	Normal mode EN = High		300	700	μA
SUP	Bus recessive	Standby mode EN = 0 V		20	30	μΑ
	Supply current	4.5 V < V _{SUP} ≤ 14 V, EN = 0 V, TXD and RXD floating		9	14	μA
	Sleep mode	14 V < V _{SUP} ≤ 36 V, EN = 0 V, TXD and RXD floating			22	μΑ
UV _{SUP(R)}	Under voltage V _{SUP} threshold	Ramp up		4.15	4.45	V
UV _{SUP(F)}	Under voltage V _{SUP} threshold	Ramp down	3.5	4		V
UV _{HYS}	Delta hysteresis voltage for V _{SUP} unde	er voltage threshold		0.13		V

⁽¹⁾ Ramp V_{SUP} while LIN signal is a 10 kHz square wave with 50% duty cycle and 36 V swing.

7.7 Electrical Characteristics

parameters valid across -40°C ≤ T_{.I} ≤ 150°C (unless otherwise noted)

	valid across $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$ (unless o	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RXD Output Te	erminal					
V _{OL}	Low-level voltage	Based upon external pull-up to V _{CC} ⁽⁴⁾			0.6	V
I _{OL}	Low-level output current, open drain	LIN = 0 V, RXD = 0.4 V	1.5			mA
I _{LKG}	Leakage current, high-level	LIN = V _{SUP} , RXD = V _{CC}	- 5		5	μA
TXD Input Terr	<u> </u>	3017 30				•
V _{IL}	Low-level input voltage				0.8	V
V _{IH}	High-level input voltage		2			V
I _{LKG}	Low-level input leakage current	TXD = 0 V	-5		5	μA
R _{TXD}	Internal pull-down resistor value	12	125	350	800	kΩ
EN Input Term	·					
V _{IL}	Low-level input voltage		-0.3		0.8	V
V _{IH}	High-level input voltage		2		5.25	V
V _{HYS}	Hysteresis voltage	By design and characterization	30		500	mV
I _{IL}	Low-level input current	EN = 0 V	– 5		5	μA
R _{EN}	Internal pull-down resistor	1	125	350	800	kΩ
LIN Terminal	'					
V _{OH}	LIN recessive high-level output voltage ⁽³⁾	$TXD = V_{CC}, I_{O} = 0 \text{ mA}$ $7 \text{ V} \le V_{SUP} \le 36 \text{ V}$	0.85			V _{SUP}
V _{OH}	LIN recessive high-level output voltage ⁽³⁾	$TXD = V_{CC}, I_{O} = 0 \text{ mA}$ 4.5 V \leq V_{SUP} < 7 V	3			V
V _{OH}	LIN recessive high-level output voltage ⁽¹⁾ (2)	$TXD = V_{CC}, I_{O} = 0 \text{ mA}$ $7 \text{ V} \leq V_{SUP} \leq 18 \text{ V}$	0.8			V _{SUP}
V _{OL}	LIN dominant low-level output voltage ⁽³⁾	TXD = 0 V 7 V ≤ V _{SUP} ≤ 36 V			0.2	V _{SUP}
V _{OL}	LIN dominant low-level output voltage ⁽³⁾	TXD = 0 V 4.5 V ≤ V _{SUP} < 7 V			1.2	V
V _{OL}	LIN dominant low-level output voltage ⁽¹⁾ (2)	TXD = 0 V 7 V ≤ V _{SUP} ≤ 18 V			0.2	V_{SUP}
V_{BUSdom}	Low-level input voltage ISO 17987 Param 17	LIN dominant (including LIN dominant for wake up) See Figure 8-3 and Figure 8-4			0.4	V_{SUP}
V _{BUSrec}	High-level input voltage ISO 17987 Param 18	LIN recessive See Figure 8-3 and Figure 8-4	0.6			V _{SUP}
V _{IH}	LIN recessive high-level input voltage threshold ⁽¹⁾	7 V ≤ V _{SUP} ≤ 18 V	0.47		0.6	V _{SUP}
V _{IL}	LIN dominant low-level input voltage threshold ⁽¹⁾	7 V ≤ V _{SUP} ≤ 18 V	0.4		0.53	V_{SUP}
V _{SUP_NON_OP}	V _{SUP} where impact of recessive LIN bus < 5% ⁽³⁾	TXD & RXD open 4.5 V ≤ LIN ≤ 45 V	-0.3		42	V
V _{BUS_CNT}	Receiver center threshold	V _{BUS_CNT} = (V _{BUSrec} + V _{BUSdom})/2 See Figure 8-3 and Figure 8-4	0.475	0.5	0.525	V _{SUP}
V _{HYS}	Hysteresis voltage (ISO 17987)	V _{HYS} = V _{BUSrec} - V _{BUSdom} See Figure 8-3 and Figure 8-4			0.175	V_{SUP}
V _{HYS}	Hysteresis voltage (SAE J2602)	V _{HYS} = V _{IH} - V _{IL} See Figure 8-3 and Figure 8-4	0.07		0.175	V_{SUP}
V _{SERIAL_DIODE}	Serial diode LIN termination pull-up path	I _{SERIAL_DIODE} = 10 μA	0.4	0.7	1.0	V
I _{BUS(LIM)}	Limiting current ISO 17987 Param 12	TXD = 0 V, V _{LIN} = 18 V V _{SUP} = 18 V	40	90	200	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant	Driver off/recessive, LIN = 0 V V _{SUP} = 12 V See Figure 8-6	-1			mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive	Driver off/recessive, LIN ≥ V _{SUP} 4.5 V ≤ V _{SUP} ≤ 36 V See Figure 8-7			20	μA



7.7 Electrical Characteristics (continued)

parameters valid across -40°C ≤ T₁ ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{BUS_PAS_rec2}	Receiver leakage current, recessive	Driver off/recessive, LIN = V _{SUP} See Figure 8-7	-5		5	μΑ
I _{BUS_NO_GND}	Leakage current, loss of ground	$\begin{aligned} & \text{GND}_{\text{Device}} = \text{V}_{\text{SUP}} = \text{18 V} \\ & \text{R}_{\text{Meas}} = \text{1 k}\Omega \\ & \text{0 V} < \text{V}_{\text{LIN}} < \text{18 V} \end{aligned}$	-1		1	mA
I _{leak gnd(dom)}	Leakage current, loss of ground ⁽⁵⁾	V_{SUP} = 8 V, GND = open, V_{SUP} = 18 V, GND = open R _{COMMANDER} = 1 kΩ, C _L = 1 nF R _{RESPONDER} = 20 kΩ, C _L = 1 nF LIN = dominant	-1		1	mA
l leak gnd(rec)	Leakage current, loss of ground (5)	V_{SUP} = 8 V, GND = open, V_{SUP} = 18 V, GND = open R _{COMMANDER} = 1 k Ω , C _L = 1 nF R _{RESPONDER} = 20 k Ω , C _L = 1 nF LIN = recessive	-100		100	μА
I _{BUS_NO_BAT}	Leakage current, loss of supply	V _{SUP} = GND 0 V ≤ V _{LIN} ≤ 18 V			5	μΑ
I _{RSLEEP}	Pull-up current source to V _{SUP} sleep mode	V _{SUP} = 14 V, LIN = GND	-20		-1.5	μA
R _{PU}	Pull-up resistor to V _{SUP}	Normal and standby modes	20	45	60	kΩ
C _{LIN}	Capacitance of the LIN pin	V _{SUP} = 14 V			25	pF
Duty Cycle Ch	naracteristics					
D1	Duty Cycle 1 ⁽³⁾ ISO 17987 Param 27	$TH_{REC(MAX)} = 0.744 \text{ x V}_{SUP}$ $TH_{DOM(MAX)} = 0.581 \text{ x V}_{SUP}$ $V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 50 \text{ µs}$ $D1 = t_{BUS_rec(min)}/(2 \text{ x } t_{BIT})$ See Figure 8-10 and Figure 8-11	0.396			
D1	Duty Cycle 1 (3) (6)	$ \begin{aligned} & TH_{REC(MAX)} = 0.665 \text{ x V}_{SUP}, \\ & TH_{DOM(MAX)} = 0.499 \text{ x V}_{SUP} \\ & V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 50 \mu\text{s} \\ & D1 = t_{BUS_rec(min)}/(2 \text{ x t}_{BIT}) \\ & \text{See Figure 8-10 and Figure 8-11} \end{aligned} $	0.396			
D1	Duty cycle 1 ⁽¹⁾ (2) (6)	$ \begin{aligned} & TH_{REC(MAX)} = 0.744 \text{ x V}_{SUP}, \\ & TH_{DOM(MAX)} = 0.581 \text{ x V}_{SUP}, \\ & V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 52 \mu \text{s} \\ & D1 = t_{BUS_rec(min)}/(2 \text{ x } t_{BIT}) \\ & See Figure 8-10 \text{ and } Figure 8-11 \end{aligned} $	0.396			
D2	Duty Cycle 2 ⁽³⁾ ISO 17987 Param 28	TH _{REC(MIN)} = 0.422 x V _{SUP} TH _{DOM(MIN)} = 0.284 x V _{SUP} V _{SUP} = 7 V to 18 V, t _{BIT} = 50 μs D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) See Figure 8-10 and Figure 8-11			0.581	
D2	Duty cycle 2 ⁽³⁾ (6)	TH _{REC(MIN)} = 0.496 x V _{SUP} , TH _{DOM(MIN)} = 0.361 x V _{SUP} , V _{SUP} = 4.5 V to 7 V, t _{BIT} = 50 μ s D2 = t _{BUS_rec(MAX)} /(2 x t _{BIT}) See Figure 8-10 and Figure 8-11			0.581	
D2	Duty cycle 2 ⁽¹⁾ (2) (6)	$TH_{REC(MIN)} = 0.422 \text{ x V}_{SUP}, \\ TH_{DOM(MIN)} = 0.284 \text{ x V}_{SUP}, \\ V_{SUP} = 7 \text{ V to 18 V, t}_{BIT} = 52 \mu\text{s} \\ D2 = t_{BUS_{rec(MAX)}}/(2 \text{ x t}_{BIT}) \\ See Figure 8-10 \text{ and Figure 8-11} \\ \label{eq:Technology}$			0.581	
D3	Duty Cycle 3 ⁽³⁾ ISO 17987 Param 29	$TH_{REC(MAX)} = 0.778 \text{ x V}_{SUP}$ $TH_{DOM(MAX)} = 0.616 \text{ x V}_{SUP}$ $V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 96 \text{ µs}$ $D3 = t_{BUS_rec(min)}/(2 \text{ x t}_{BIT})$ See Figure 8-10 and Figure 8-11	0.417			
D3	Duty Cycle 3 ^{(3) (6)}	TH _{REC(MAX)} = 0.665 x V _{SUP} TH _{DOM(MAX)} = 0.499 x V _{SUP} V _{SUP} = 4.5 V to 7 V, t _{BIT} = 96 μs D3 = t _{BUS_rec(min)} /(2 x t _{BIT}) See Figure 8-10 and Figure 8-11	0.417			



7.7 Electrical Characteristics (continued)

parameters valid across -40°C ≤ T_{.I} ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D3	Duty cycle 3 ⁽¹⁾ (2) (6)	$\begin{split} & TH_{REC(MAX)} = 0.778 \text{ x V}_{SUP} \\ & TH_{DOM(MAX)} = 0.616 \text{ x V}_{SUP} \\ & V_{SUP} = 7 \text{ V to } 18 \text{ V, } t_{BIT} = 96 \mu\text{s} \\ & D3 = t_{BUS_rec(min)}/(2 \text{ x } t_{BIT}) \\ & \text{See Figure } 8\text{-}10 \text{ and Figure } 8\text{-}11 \end{split}$	0.417			
D4	Duty Cycle 4 ⁽³⁾ ISO 17987 Param 30	$ \begin{aligned} & TH_{REC(MIN)} = 0.389 \text{ x } V_{SUP} \\ & TH_{DOM(MIN)} = 0.251 \text{ x } V_{SUP} \\ & V_{SUP} = 7 \text{ V to 18 V, } t_{BIT} = 96 \mu \text{s} \\ & D4 = t_{BUS_rec(MAX)}/(2 \text{ x } t_{BIT}) \\ & \text{See Figure 8-10 and Figure 8-11} \end{aligned} $			0.59	
D4	Duty Cycle 4 ⁽³⁾ (6)	$TH_{REC(MAX)} = 0.496 \text{ x V}_{SUP} \\ TH_{DOM(MAX)} = 0.361 \text{ x V}_{SUP} \\ V_{SUP} = 4.5 \text{ V to 7 V, t}_{BIT} = 96 \mu\text{s} \\ D4 = t_{BUS_rec(MAX)}/(2 \text{ x t}_{BIT}) \\ See Figure 8-10 \text{ and Figure 8-11} \\ eq:total_pure_super_su$			0.59	
D4	Duty cycle 4 ⁽¹⁾ (2) (6)	$\begin{split} & TH_{REC(MIN)} = 0.389 \text{ x V}_{SUP} \\ & TH_{DOM(MIN)} = 0.251 \text{ x V}_{SUP} \\ & V_{SUP} = 7 \text{ V to 18 V, t}_{BIT} = 96 \mu\text{s} \\ & D4 = t_{BUS_rec(MAX)}/(2 \text{ x t}_{BIT}) \\ & \text{See Figure 8-10 and Figure 8-11} \end{split}$			0.59	
D1 _{LB}	Duty cycle 1 at low battery ⁽¹⁾ (2) (6)	$TH_{REC(MAX)} = 0.665 \text{ x V}_{SUP}, \\ TH_{DOM(MAX)} = 0.499 \text{ x V}_{SUP}, \\ V_{SUP} = 5.5 \text{ V to 7 V, t}_{BIT} = 52 \mu\text{s}$	0.396			
D2 _{LB}	Duty cycle 2 at low battery ⁽¹⁾ (2) (6)	TH _{REC(MAX)} = 0.496 x V _{SUP} TH _{DOM(MAX)} = 0.361 x V _{SUP} V _{SUP} = 6.1 V to 7 V, t _{BIT} = 52 μs			0.581	
D3 _{LB}	Duty cycle 3 at low battery ⁽¹⁾ (2) (6)	$\begin{aligned} &TH_{REC(MAX)} = 0.665 \text{ x V}_{SUP}, \\ &TH_{DOM(MAX)} = 0.499 \text{ x V}_{SUP}, \\ &V_{SUP} = 5.5 \text{ V to 7 V, } t_{BIT} = 96 \mu s \end{aligned}$	0.396			
D _{4LB}	Duty cycle 4 at low battery ⁽¹⁾ (2) (6)	$\begin{aligned} & TH_{REC(MAX)} = 0.496 \text{ x } V_{SUP} \\ & TH_{DOM(MAX)} = 0.361 \text{ x } V_{SUP} \\ & V_{SUP} = 6.1 \text{ V to 7 V, } t_{BIT} = 96 \mu s \end{aligned}$			0.581	
T _{r-d max_D1}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ (2) (6) Recessive to dominant	$\begin{split} &TH_{REC(MAX)} = 0.744 \text{ x } V_{SUP}, \\ &TH_{DOM(MAX)} = 0.581 \text{ x } V_{SUP} \\ &7 \text{ V} \leq V_{SUP} \leq 18 \text{ V}, t_{BIT} = 52 \mu \text{s} \\ &t_{REC(MAX)_D1} - t_{DOM(MIN)_D1} \end{split}$			10.8	μs
T _{d-r max_D2}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ (2) (6) Dominant to recessive	$\begin{split} TH_{REC(MAX)} &= 0.422 \text{ x V}_{SUP}, \\ TH_{DOM(MAX)} &= 0.284 \text{ x V}_{SUP} \\ 7 \text{ V } &\leq \text{V}_{SUP} \leq 18 \text{ V}, t_{BIT} = 52 \mu \text{s} \\ t_{DOM(MAX)_D2} &- t_{REC(MIN)_D2} \end{split}$			8.4	μs
T _{r-d max_D3}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ (²⁾ (⁶⁾ Recessive to dominant	$\begin{split} TH_{REC(MAX)} &= 0.778 \text{ x } V_{SUP} \\ TH_{DOM(MAX)} &= 0.616 \text{ x } V_{SUP} \\ 7 \text{ V} &\leq V_{SUP} \leq 18 \text{ V, } t_{BIT} = 96 \mu s \\ t_{REC(MAX)_D3} &- t_{DOM(MIN)_D3} \end{split}$			15.9	μs
T _{d-r max_D4}	Transmitter propagation delay timings for the duty cycle ⁽¹⁾ (2) (6) Dominant to recessive	$\begin{split} TH_{REC(MIN)} &= 0.389 \text{ x V}_{SUP} \\ TH_{DOM(MIN)} &= 0.251 \text{ x V}_{SUP} \\ 7 \text{ V } &\leq \text{V}_{SUP} \leq 18 \text{ V, t}_{BIT} = 96 \mu \text{s} \\ t_{DOM(MAX)_D4} & ^{-t}_{REC(MIN)_D4} \end{split}$			17.28	μs
T _{r-d max_low}	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ (2) (6) Recessive to dominant	$\begin{split} TH_{REC(MAX)} &= 0.665 \text{ x V}_{SUP}, \\ TH_{DOM(MAX)} &= 0.499 \text{ x V}_{SUP} \\ 5.5 \text{ V} &\leq \text{V}_{SUP} \leq 7 \text{ V}, t_{BIT} = 52 \mu\text{s} \\ t_{REC(MAX)_low} - t_{DOM(MIN)_low} \end{split}$			10.8	μs
T _{d-r max_low}	Low battery transmitter propagation delay timings for the duty cycle ⁽¹⁾ (2) (6) Dominant to recessive	$TH_{REC(MAX)} = 0.496 \text{ x } V_{SUP}$ $TH_{DOM(MAX)} = 0.361 \text{ x } V_{SUP}$ $6.1 \text{ V } V_{SUP} \leq 7 \text{ V, } t_{BIT} = 52 \text{ µs}$ $t_{DOM(MAX)} \text{ low } - t_{REC(MIN)} \text{ low}$			8.4	μs

- SAE 2602 commander node load conditions: 5.5 nF/4 k Ω and 899 pF/20 k Ω
- SAE 2602 responder node load conditions: 5.5 nF/875 Ω and 899 pF/900 Ω (2)
- ISO 17987 bus load conditions (C_{LINBUS}, R_{LINBUS}) include 1 nF/1 k Ω ; 6.8 nF/660 Ω ; 10 nF/500 Ω .
- RXD uses open drain output structure therefore V_{OL} level is based upon microcontroller supply voltage. (4)
- $I_{leak gnd} = (V_{BAT} V_{LIN})/R_{Load}$ Specified by design (5)



7.8 AC Switching Characteristics

parameters valid across -40°C ≤ T_{.1} ≤ 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switch	ing Characteristics					
t _{rx_pdr}	Receiver rising propagation delay time ISO 17987 Param 31	5.5 V ≤ VSUP , R _{RXD} = 2.4 kΩ, C _{RXD} = 20			5	μs
t _{rx_pdf}	Receiver falling propagation delay time ISO 17987 Param 31	See Figure 8-12 and Figure 8-13			5	μs
t _{rx_pdr}	Receiver rising propagation delay time ISO 17987 Param 31	4.5 V ≤ VSUP < 5.5 V, R _{RXD} = 2.4 kΩ, C _{RXD} = 20 pF			6	μs
t _{rx_pdf}	Receiver falling propagation delay time ISO 17987 Param 31	See Figure 8-12 and Figure 8-13			6	μs
t _{rx_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time ISO 17987 Param 32	Rising edge with respect to falling edge $t_{rx_sym} = t_{rx_pdf} - t_{rx_pdr}$ $R_{RXD} = 2.4 \text{ k}\Omega, C_{RXD} = 20 \text{ pF}$ See Figure 8-12 and Figure 8-13	-2		2	μs
t _{LINBUS}	Minimum dominant time on LIN bus for wake-up	See Figure 8-16, Figure 9-2 and Figure 9-3	25	65	150	μs
t _{CLEAR}	Time to clear false wake-up prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 9-3	8	25	50	μs
t _{MODE_CHANGE}	Mode change delay time	Time to change from normal mode to sleep mode through EN pin See Figure 9-4 and Figure 8-14	2		15	μs
t _{NOMINT}	Normal mode initialization time ⁽¹⁾	Time for normal mode to initialize and data on RXD pin to be valid, includes t _{MODE_CHANGE} for standby to normal mode. See Figure 8-14			45	μs
t _{PWR}	Power-up time	Time it takes for valid data on RXD upon power-up			1.5	ms
t _{TXD_DTO}	Dominant state time out		20	50	80	ms


⁽¹⁾ The transition time from sleep mode to normal mode includes both t_{MODE_CHANGE} and t_{NOMINT} .

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



7.9 Typical Characteristics





8 Parameter Measurement Information




Figure 8-1. Test System: Operating Voltage Range with RX and TX Access: Parameters 9, 10




Figure 8-2. RX Response: Operating Voltage Range




Figure 8-3. LIN Bus Input Signal




Figure 8-4. LIN Receiver Test with RX access Param 17, 18, 19, 20




Figure 8-5. V_{SUP_NON_OP} Param 11






Figure 8-6. Test Circuit for $I_{BUS_PAS_dom}$; TXD = Recessive State V_{BUS} = 0 V, Param 13




Figure 8-7. Test Circuit for I_{BUS_PAS_rec} Param 14




Figure 8-8. Test Circuit for I_{BUS NO GND} Loss of GND




Figure 8-9. Test Circuit for I_{BUS NO BAT} Loss of Battery






Figure 8-10. Test Circuit Slope Control and Duty Cycle Param 27, 28, 29, 30




Figure 8-11. Definition of Bus Timing Parameters




Figure 8-12. Propagation Delay Test Circuit; Param 31, 32




Figure 8-13. Propagation Delay






Figure 8-14. Mode Transitions




Figure 8-15. Wakeup Through EN






Figure 8-16. Wakeup through LIN



9 Detailed Description


9.1 Overview

The TLIN1039-Q1 is a Local Interconnect Network (LIN) physical layer transceiver, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A and ISO/DIS 17987–4 standards, with integrated wake-up and protection features. The LIN bus is a single-wire bidirectional bus typically used for low speed in-vehicle networks. The device transmitter supports data rates from 2.4 kbps to 20 kbps and the receiver works up to 100 kbps supporting in-line programming. The LIN protocol data stream on the TXD input is converted by the TLIN1039-Q1 into a LIN bus signal using a current-limited wave-shaping driver as outlined by the LIN physical layer specification. The receiver converts the data stream to logic-level signals that are sent to the microprocessor through the open-drain RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45 k Ω) and a series diode. No external pull-up components are required for responder node applications. Commander node applications require an external pull-up resistor (1 k Ω) plus a series diode per the LIN specification.

The device is designed to support 12-V applications with a wide input voltage operating range and also supports low-power sleep mode. The device also provides two methods to wake up: EN pin and from the LIN bus.

The TLIN1039-Q1 integrates ESD protection and fault protection which allow for a reduction in the required external components in the applications. In the event of a ground shift or supply voltage disconnection, the device prevents back-feed current through LIN to the supply input. The device also includes undervoltage detection, temperature shutdown protection, and loss-of-ground protection.

9.2 Functional Block Diagram



Copyright © 2020, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 LIN (Local Interconnect Network) Bus

This high voltage input/output pin is a single-wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 45 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}) .

9.3.1.1 LIN Transmitter Characteristics

The transmitter has thresholds and AC parameters according to the LIN specification. The transmitter is a low-side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a commander node application per the LIN specification.

9.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are proportional to the device supply pin in accordance to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAE J2602 specifications. This allows the TLIN1039-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system.

9.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor (1 k Ω) and a series diode to V_{SUP} must be added when the device is used for commander node applications as per the LIN specification.

Figure 9-1 shows a commander node configuration, and how the voltage levels are defined.




Figure 9-1. Commander Node Configuration with Voltage Levels

9.3.2 TXD (Transmit Input and Output)

TXD is the interface to the MCU LIN protocol controller or SCI and UART that is used to control the state of the LIN output. When TXD is low, the LIN output is dominant (near ground). When TXD is high, the LIN output is recessive (near $V_{Battery}$). See Figure 9-1. The TXD input structure is compatible with microcontrollers with 3.3 V and 5 V I/O and integrates a weak pull-down resistor.



9.3.3 RXD (Receive Output)

RXD is the interface to the MCU's LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near $V_{Battery}$) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. The RXD output structure is an open-drain output stage. This allows the device to be used with 3.3 V and 5 V I/O microcontrollers. If the microcontroller's RXD pin does not have an integrated pull-up, an external pull-up resistor to the microcontroller I/O supply voltage is required. In standby mode the RXD pin is driven low to indicate a wake-up request from the LIN bus.

9.3.4 V_{SUP} (Supply Voltage)

 V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse-blocking diode (Figure 9-1). If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.5 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage, as well as ensuring the input and output voltages are within their appropriate thresholds. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

9.3.6 EN (Enable Input)

EN controls the operational modes of the device. When EN is high, the device is in normal operating mode allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device is put into sleep mode and there are no transmission paths available. After LIN bus wake-up is received, the device can enter normal mode only by making EN = high. EN has an internal pull-down resistor to make sure the device remains in low-power mode even if EN floats.

9.3.7 Protection Features

The TLIN1039-Q1 has several protection features such as:


9.3.8 TXD Dominant Timeout (DTO)

While the LIN driver is active, TXD DTO circuit prevents the local node from blocking network communication in event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The TXD DTO circuit is triggered by a falling edge on TXD. If no rising edge is seen before the timeout constant of the circuit, t_{TXD_DTO} , expires the LIN driver is disabled releasing the bus line to the recessive level. This keeps the bus free for communication between other nodes on the network. The LIN driver is re-activated on the next dominant to recessive transition on the TXD terminal, thus clearing the dominant timeout. During this fault, the transceiver remains in normal mode, the integrated LIN bus pull-up termination remains on, and the LIN receiver and RXD terminal remain active reflecting the LIN bus data.

The TXD pin has an internal pull-down to make sure the transceiver fails to a known state if TXD is disconnected. If EN pin is high at power-up the TLIN1039-Q1 enters normal mode. With the internal TXD connected low, the DTO timer starts. To avoid a t_{TXD_DTO} fault, a recessive signal should be put onto the TXD pin before the t_{TXD_DTO} timer expires, or the transceiver should be into sleep mode by connecting EN pin low.

9.3.9 Bus Stuck Dominant System Fault: False Wake-Up Lockout

The TLIN1039-Q1 contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus "clears" the bus stuck dominant, preventing excessive current consumption. Figure 9-2 and Figure 9-3 show the behavior of this protection.



Copyright © 2020, Texas Instruments Incorporated

Figure 9-2. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wake-up




Figure 9-3. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wake-up

9.3.10 Thermal Shutdown

The LIN transmitter is protected by current limiting circuitry. If the junction temperature of the device exceeds the thermal shutdown threshold, the device puts the LIN transmitter into the recessive state. Once the overtemperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter is re-enabled, assuming the device remains in the normal operation mode. During this fault, the transceiver remains in normal mode (assuming no change of state request on EN), the transmitter is in recessive state, the RXD pin reflects the LIN bus and LIN bus pull-up termination remains on.

9.3.11 Under Voltage on V_{SUP}

The TLIN1039-Q1 contains a power-on reset circuit to avoid false bus messages during under voltage conditions when V_{SUP} is less than UV_{SUP} .

9.3.12 Unpowered Transceiver

In automotive applications, some LIN nodes in a system can be unpowered, ignition supplied, while others in the network remains powered by the battery. The TLIN1039-Q1 has extremely low unpowered leakage current from the bus so an unpowered node does not affect the network or load it down.



9.4 Functional Modes

The TLIN1039-Q1 has three functional modes of operation: normal, sleep, and standby. The next sections will describe these modes as well as how the device moves between the different modes. Figure 9-4 graphically shows the relationship while Table 9-1 shows the state of pins

Table 9-1. Operating Modes

MODE	EN	RXD	LIN BUS TERMINATION	TRANSMITTER	COMMENT
Sleep	Low	Floating	Weak current pull-up	Off	
Standby	Low	Low	45 kΩ	Off	Wake-up event detected, waiting on MCU to set EN
Normal	High	LIN bus data	45 kΩ	On	LIN transmission up to 20 kbps




Figure 9-4. Operating State Diagram

9.4.1 Normal Mode

If the EN pin is high at power-up, the device will power-up in normal mode. If the EN pin is low, it will power-up in standby mode. The EN pin controls the mode of the device. In normal operational mode the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a logic high and a dominant signal on the LIN bus is a logic low. The driver transmits input data from TXD to the LIN bus. Normal mode is entered as EN transitions high while the TLIN1039-Q1 is in sleep or standby mode for $> t_{NOMINT}$.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

9.4.2 Sleep Mode

Sleep mode is the power saving mode for the TLIN1039-Q1. Sleep mode is only entered when the EN pin is low and from normal mode. Even with extremely low current consumption in this mode, the TLIN1039-Q1 can still wake-up from LIN bus through a wake-up signal or if EN is set high for \geq t_{MODE_CHANGE}. The LIN bus is filtered to prevent false wake-up events. The wake-up events must be active for the respective time periods (t_{LINBUS}).

The sleep mode is entered by setting EN low for longer than t_{MODE CHANGE}.

While the device is in sleep mode:

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake-up events in case an external connection to the LIN bus is lost.
- · The normal receiver is disabled.
- EN input and LIN wake-up receiver are active.

9.4.3 Standby Mode

This mode is entered whenever a wake-up event occurs through LIN bus while the device is in sleep mode. The LIN bus responder mode termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See *Standby Mode Application Note* for more application information.

When EN is set high for longer than t_{MODE_CHANGE} while the device is in standby mode, the device returns to normal mode. The normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

9.4.4 Wake-Up Events

There are two ways to wake up from sleep mode:

- Remote wake up initiated by the falling edge of a recessive (high) to dominant (low) state transition on LIN bus where the dominant state is be held for t_{LINBUS} filter time. After the t_{LINBUS} filter time has been met, a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake-up event, eliminating false wake-ups from disturbances on the LIN bus or if the bus is shorted to ground.
- Local wake-up through EN being set high for longer than t_{MODE} CHANGE.

9.4.4.1 Wake-Up Request (RXD)

When the TLIN1039-Q1 encounters a wake-up event from the LIN bus, RXD goes low and the device transitions to standby mode until EN is reasserted high and the device enters normal mode. Once the device enters normal mode, the RXD pin releases the wake-up request signal and the RXD pin then reflects the receiver output from the LIN bus.

9.4.4.2 Mode Transitions

When the TLIN1039-Q1 is transitioning from normal to sleep or standby modes the device needs the time t_{MODE_CHANGE} to allow the change to fully propagate from the EN pin through the device into the new state. When transitioning from sleep or standby to normal mode the device needs t_{NOMINT} .



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The TLIN1039-Q1 can be used as both a responder node device and a commander node device in a LIN network. The device comes with the ability to support both remote wake up request and local wake up request.

10.2 Typical Application

The device integrates a 45 k Ω pull-up resistor and series diode for responder node applications. For commander applications an external 1 k Ω pull-up resistor with series blocking diode can be used. Figure 10-1 shows the device being used in both commander node and responder node applications.




Figure 10-1. Typical LIN Bus

10.2.1 Design Requirements

The RXD output structure is an open-drain output stage. This allows the TLIN1039-Q1 to be used with 3.3 V and 5 V I/O processor. If the RXD pin of the processor does not have an integrated pull-up, an external pull-up

www.ti.com

resistor to the processor I/O supply voltage is required. The external pull-up resistor value should be between 1 $k\Omega$ to 10 $k\Omega$, depending on supply used (See I_{OL} in electrical characteristics). The V_{SUP} pin of the device should be decoupled with a 100 nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.

10.2.2 Detailed Design Procedures

10.2.2.1 Normal Mode Application Note


When using the TLIN1039-Q1 in systems which are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin, for indication of wake-up request, until t_{MODE CHANGE} has been met. This is shown in Figure 8-14

10.2.2.2 Standby Mode Application Note

If the TLIN1039-Q1 detects an under voltage on V_{SUP}, the RXD pin transitions low and signals to the software that the TLIN1039-Q1 is in standby mode. The transceiver should be returned to sleep mode for the lowest power state.

10.2.3 Application Curves

Figure 10-2 and Figure 10-3 show the propagation delay from the TXD pin to the LIN pin for the dominant to recessive and recessive to dominant edges. The device was configured as a commander node with an external pull-up resistor (1 k Ω) and 680 pF bus capacitance.








Figure 10-3. Recessive to Dominant Propagation Delay

11 Power Supply Recommendations

The was designed to operate directly from a car battery, or any other DC supply ranging from 4.5 V to 36 V. The V_{SUP} pin of the transceiver should be decoupled with a 100-nF capacitor by placing it close to the V_{SUP} supply pin. The system should include additional decoupling on the V_{SUP} line as needed per the application requirements.



12 Layout

For the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

12.1 Layout Guidelines

- **Pin 1 (RXD):** The pin is an open-drain output and requires an external pull-up resistor in the range of 1 k Ω to 10 k Ω to function properly. Note that the minimum value depends on the logic supply used. See I_{OL} in electrical specifications. If the microprocessor paired with the transceiver does not have an integrated pull-up, an external resistor should be placed between RXD and the regulated voltage supply for the microprocessor.
- Pin 2 (EN): EN is an input pin that is used to place the device in a low-power sleep mode. If this feature is
 not used the pin should be pulled high to the regulated voltage supply of the microprocessor through a series
 resistor between 1 kΩ and 10 kΩ. Additionally, a series resistor may be placed on the pin to limit current on
 the digital lines in the case of an over voltage fault.
- Pin 3 (NC): Not Connected.
- **Pin 4 (TXD):** The TXD pin is used to transmit the input signal from the microcontroller. To prevent an over-voltage on this pin, a series resistor can be placed to limit the input current to the device. A capacitor to ground can be placed close to the input pin of the device to filter noise.
- **Pin 5 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- **Pin 6 (LIN):** This pin connects to the LIN bus. For responder mode applications a 220 pF capacitor to ground is implemented. For commander mode applications, an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin. See Typical LIN Bus.
- Pin 7 (V_{SUP}): This is the supply pin for the device. A 100 nF decoupling capacitor should be placed as close to the device as possible.
- Pin 8 (NC): Not Connected.

Note

All ground and power connections should be made as short as possible, and use at least two vias to minimize the total loop inductance.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

12.2 Layout Example




Figure 12-1. Layout Example

13 Device and Documentation Support

13.1 Related Documentation

For related documentation see the following:

- LIN Standards:
 - ISO/DIS 17987-1.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
 - ISO/DIS 17987-4.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
 - SAE J2602-1: LIN Network for Vehicle Applications
 - LIN Specifications LIN 2.0, LIN 2.1, LIN 2.2 and LIN 2.2A
- EMC requirements:
 - SAE J2962-1: Communication Transceivers Qualification Requirements LIN
 - ISO 10605: Road vehicles Test methods for electrical disturbances from electrostatic discharge
 - ISO 11452-4:2011: Road vehicles Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
 - ISO 7637-1:2015: Road vehicles Electrical disturbances from conduction and coupling Part 1:
 Definitions and general considerations
 - ISO 7637-3: Road vehicles Electrical disturbances from conduction and coupling Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
 - IEC 62132-4:2006: Integrated circuits Measurement of electromagnetic immunity 150 kHz to 1 GHz -Part 4: Direct RF power injection method
 - IEC 61000-4-2
 - IEC 61967-4
 - CISPR25
- Conformance Test requirements:
 - ISO/DIS 17987-7.2: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
 - SAE J2602-2: LIN Network for Vehicle Applications Conformance Test

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated transceiver. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 25-Oct-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLIN1039DDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2JIF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Aug-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN1039DDFRQ1	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 29-Aug-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLIN1039DDFRQ1	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0	



PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated