

## TLV713P-Q1 Capacitor-Free, 150-mA, Low-Dropout Regulator With Foldback Current Limit for Portable Devices

### 1 Features

- AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- Input Voltage Range: 1.4 V to 5.5 V
- Stable Operation With or Without Capacitors
- Foldback Overcurrent Protection
- Package: 5-Pin SOT-23
- Very Low Dropout: 230 mV at 150 mA
- Accuracy: 1%
- Low  $I_Q$ : 50  $\mu\text{A}$
- Available in Fixed-Output Voltages:
  - 1 V to 3.3 V
- High PSRR: 65 dB at 1 kHz
- Active Output Discharge

### 2 Applications

- Automotive Head Units
- Audio Amplifiers
- DI Clusters
- ADAS ECUs
- Microprocessor Rails
- USBs
- Body Electronics

### 3 Description

The TLV713P-Q1 series of low-dropout (LDO) linear regulators are low quiescent current LDOs with excellent line and load transient performance and are designed for power-sensitive applications. These devices provide a typical accuracy of 1%.

The TLV713P-Q1 series of devices is designed to be stable without an output capacitor. The removal of the output capacitor allows for a very small solution size. However, the TLV713P-Q1 series is also stable with any output capacitor if an output capacitor is used.

The TLV713P-Q1 also provides inrush current control during device power-up and enabling. The TLV713P-Q1 limits the input current to the defined current limit to avoid large currents from flowing from the input power source. This functionality is especially important in battery-operated devices.


The TLV713P-Q1 series is available in a standard DBV package and provides an active pulldown circuit to quickly discharge output loads. The TLV713P-Q1 is suited for automotive applications because the device is qualified for AEC-Q100 grade 1.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV713P-Q1	SOT-23 (5)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit



#### Dropout Voltage vs Output Current




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	13
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Application .....	14
<b>4 Revision History</b> .....	<b>2</b>	8.3 Do's and Don'ts.....	15
<b>5 Pin Configurations and Functions</b> .....	<b>3</b>	<b>9 Power-Supply Recommendations</b> .....	<b>16</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>16</b>
6.1 Absolute Maximum Ratings .....	4	10.1 Layout Guidelines .....	16
6.2 ESD Ratings.....	4	10.2 Layout Example .....	16
6.3 Recommended Operating Conditions.....	4	10.3 Power Dissipation .....	17
6.4 Thermal Information .....	4	<b>11 Device and Documentation Support</b> .....	<b>18</b>
6.5 Electrical Characteristics.....	5	11.1 Device Support.....	18
6.6 Typical Characteristics.....	6	11.2 Documentation Support .....	18
<b>7 Detailed Description</b> .....	<b>10</b>	11.3 Community Resources.....	18
7.1 Overview .....	10	11.4 Trademarks .....	18
7.2 Functional Block Diagram .....	10	11.5 Electrostatic Discharge Caution.....	19
7.3 Feature Description.....	11	11.6 Glossary .....	19
7.4 Device Functional Modes.....	12	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>19</b>

## 4 Revision History

DATE	REVISION	NOTES
May 2015	*	Initial release.

## 5 Pin Configurations and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO. SOT-23		
EN	3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.
GND	2	—	Ground pin
IN	1	I	Input pin. A small capacitor is recommended from this pin to ground. See the <a href="#">Input and Output Capacitor Considerations</a> section in the <a href="#">Feature Description</a> for more details.
NC	4	—	No internal connection
OUT	5	O	Regulated output voltage pin. For best transient response, a small 1- $\mu$ F ceramic capacitor is recommended from this pin to ground. See the <a href="#">Input and Output Capacitor Considerations</a> section in the <a href="#">Feature Description</a> for more details.
Thermal pad		—	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range ( $T_J = 25^\circ\text{C}$ ), unless otherwise noted. All voltages are with respect to GND.<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Input, $V_{IN}$	-0.3	6	V
	Enable, $V_{EN}$	-0.3	$V_{IN} + 0.3$	V
	Output, $V_{OUT}$	-0.3	3.6	V
Current	Maximum output, $I_{OUT(max)}$	Internally limited		
Output short-circuit duration		Indefinite		
Total power dissipation	Continuous, $P_{D(tot)}$	See the <a href="#">Thermal Information</a>		
Temperature	Storage, $T_{stg}$	-55	150	$^\circ\text{C}$
	Junction, $T_J$	-55	125	$^\circ\text{C}$

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 500$	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	1.4		5.5	V
$V_{EN}$	Enable range	0		$V_{IN}$	V
$I_{OUT}$	Output current	0		150	mA
$C_{IN}$	Input capacitor	0	1		$\mu\text{F}$
$C_{OUT}$	Output capacitor	0	0.1	100	$\mu\text{F}$
$T_J$	Operating junction temperature range	-40		125	$^\circ\text{C}$

### 6.4 Thermal Information

THERMAL METRIC		TLV713P-Q1	UNIT
		DBV (SOT-23)	
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	249	$^\circ\text{C/W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	172.7	$^\circ\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	76.7	$^\circ\text{C/W}$
$\Psi_{JT}$	Junction-to-top characterization parameter	49.7	$^\circ\text{C/W}$
$\Psi_{JB}$	Junction-to-board characterization parameter	75.8	$^\circ\text{C/W}$
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	$^\circ\text{C/W}$







## 6.5 Electrical Characteristics

Over operating temperature range ( $T_J, T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ),  $V_{IN(nom)} = V_{OUT(nom)} + 0.5\text{ V}$  or  $V_{IN(nom)} = 2\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 0.47\text{ }\mu\text{F}$ , unless otherwise noted. Typical values are at  $T_J = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{IN}$	Input voltage range		1.4		5.5	V	
$V_{OUT}$	Output voltage range		1		3.3	V	
	DC output accuracy	$V_{OUT} \geq 1.8\text{ V}; T_J, T_A = 25^\circ\text{C}$	-1%		1%		
		$V_{OUT} < 1.8\text{ V}; T_J, T_A = 25^\circ\text{C}$	-20		20	mV	
		$V_{OUT} \geq 1.2\text{ V}; -40^\circ\text{C} \leq T_J, T_A \leq 125^\circ\text{C}$	-1.5%		1.5%		
		$V_{OUT} < 1.2\text{ V}; -40^\circ\text{C} \leq T_J, T_A \leq 125^\circ\text{C}$	-50		50	mV	
$\Delta V_{OUT(\Delta V_{IN})}$	Line regulation	Max [ $V_{OUT(nom)} + 0.5\text{ V}, V_{IN} = 2.0\text{ V}$ ] $\leq V_{IN} \leq 5.5\text{ V}$		1	5	mV	
$\Delta V_{OUT(\Delta I_{OUT})}$	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 150\text{ mA}$		10	30	mV	
$V_{DO}$	Dropout voltage	$V_{OUT} = 0.98 \times V_{OUT(nom)};$ $T_J, T_A = -40^\circ\text{C}$ to $85^\circ\text{C}$	$1\text{ V} \leq V_{OUT} < 1.8\text{ V}, I_{OUT} = 150\text{ mA}$		600	900	mV
			$1.8\text{ V} \leq V_{OUT} < 2.1\text{ V}, I_{OUT} = 30\text{ mA}$		70		mV
			$1.8\text{ V} \leq V_{OUT} < 2.1\text{ V}, I_{OUT} = 150\text{ mA}$		350	575	mV
			$2.5\text{ V} \leq V_{OUT} < 3\text{ V}, I_{OUT} = 30\text{ mA}$		50		mV
			$2.5\text{ V} \leq V_{OUT} < 3\text{ V}, I_{OUT} = 150\text{ mA}$		246	445	mV
			$3\text{ V} \leq V_{OUT} < 3.6\text{ V}, I_{OUT} = 30\text{ mA}$		46		mV
		$V_{OUT} = 0.98 \times V_{OUT(nom)};$ $T_J, T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$	$3\text{ V} \leq V_{OUT} < 3.6\text{ V}, I_{OUT} = 150\text{ mA}$		230	420	mV
			$1\text{ V} \leq V_{OUT} < 1.8\text{ V}, I_{OUT} = 150\text{ mA}$		600	1020	mV
			$1.8\text{ V} \leq V_{OUT} < 2.1\text{ V}, I_{OUT} = 150\text{ mA}$		350	695	mV
			$2.5\text{ V} \leq V_{OUT} < 3\text{ V}, I_{OUT} = 150\text{ mA}$		246	600	mV
	$3\text{ V} \leq V_{OUT} < 3.6\text{ V}, I_{OUT} = 150\text{ mA}$		230	560	mV		
$I_{GND}$	Ground pin current	$I_{OUT} = 0\text{ mA}$		50	75	$\mu\text{A}$	
$I_{SHUTDOWN}$	Shutdown current	$V_{EN} \leq 0.4\text{ V}; 2.0\text{ V} \leq V_{IN} \leq 5.5\text{ V}; T_J, T_A = 25^\circ\text{C}$		0.1	1	$\mu\text{A}$	
PSRR	Power-supply rejection ratio	$V_{IN} = 3.3\text{ V},$ $V_{OUT} = 2.8\text{ V},$ $I_{OUT} = 30\text{ mA}$	$f = 100\text{ Hz}$		70	dB	
			$f = 10\text{ kHz}$		55	dB	
			$f = 1\text{ MHz}$		55	dB	
$V_n$	Output noise voltage	$BW = 100\text{ Hz}$ to $100\text{ kHz}, V_{IN} = 2.3\text{ V}, V_{OUT} = 1.8\text{ V}, I_{OUT} = 10\text{ mA}$		73		$\mu\text{V}_{RMS}$	
$t_{STR}$	Start-up time	$C_{OUT} = 1.0\text{ }\mu\text{F}, I_{OUT} = 150\text{ mA}$		100		$\mu\text{s}$	
$V_{HI}$	Enable high (enabled)		0.9		$V_{IN}$	V	
$V_{LO}$	Enable low (disabled)		0		0.4	V	
$I_{EN}$	EN pin current	EN = 5.5 V		0.01		$\mu\text{A}$	
$R_{PULLDOWN}$	Pulldown resistor	$V_{IN} = 4\text{ V}$		120		$\Omega$	
$I_{LIM}$	Output current limit	$V_{IN} = 3.8\text{ V}, V_{OUT} = 3.3\text{ V}$	175			mA	
		$V_{IN} = 3.0\text{ V}, V_{OUT} = 2.5\text{ V}$	175			mA	
		$V_{IN} = 2.3\text{ V}, V_{OUT} = 1.8\text{ V}$	175			mA	
		$V_{IN} = 2.0\text{ V}, V_{OUT} = 1.2\text{ V}$	175			mA	
		$V_{IN} = 2.0\text{ V}, V_{OUT} = 1.0\text{ V}$	175			mA	
$I_{SC}$	Short-circuit current	$V_{OUT} = 0\text{ V}$		40		mA	
$T_{SD}$	Thermal shutdown	Shutdown, temperature increasing		158		$^\circ\text{C}$	
		Reset, temperature decreasing		140		$^\circ\text{C}$	

### 6.6 Typical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.0\text{ V}$  (whichever is greater),  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\ \mu\text{F}$ , and  $V_{OUT(nom)} = 1.8\text{ V}$ , unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .



Typical Characteristics (continued)

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.0\text{ V}$  (whichever is greater),  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\ \mu\text{F}$ , and  $V_{OUT(nom)} = 1.8\text{ V}$ , unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .




Figure 7. Ground Pin Current vs  $I_{OUT}$  and Temperature




Figure 8. Shutdown Current vs  $V_{IN}$  and Temperature




Figure 9. Power-Supply Rejection Ratio vs Frequency and  $C_{OUT}$




Figure 10. Power-Supply Rejection Ratio vs Frequency and  $I_{OUT}$





Figure 11. Output Spectral Noise Density




$V_{IN} = 3\text{ V to }4\text{ V}$ ,  $I_{OUT} = 0\text{ mA}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $C_{IN} = C_{OUT} = 0\ \mu\text{F}$

Figure 12. Line Transient

### Typical Characteristics (continued)


Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.0\text{ V}$  (whichever is greater),  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ , and  $V_{OUT(nom)} = 1.8\text{ V}$ , unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .





### Typical Characteristics (continued)

Over operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$  or  $2.0\text{ V}$  (whichever is greater),  $I_{OUT} = 10\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ , and  $V_{OUT(nom)} = 1.8\text{ V}$ , unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .



$V_{IN} = 5\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $C_{IN} = C_{OUT} = 0\text{ }\mu\text{F}$

Figure 19. 10-mA to 150-mA Load Transient






Figure 20.  $V_{IN}$  Power-Up and Power-Down




$V_{IN} = 3\text{ V}$ ,  $I_{OUT} = 150\text{ mA}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $C_{IN} = C_{OUT} = 0\text{ }\mu\text{F}$

Figure 21. Start-Up With EN



$V_{IN} = 2.3\text{ V}$ ,  $I_{OUT} = 90\text{ mA}$ ,  $C_{OUT} = 10\text{ }\mu\text{F}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  
 $C_{IN} = 1\text{ }\mu\text{F}$

Figure 22. Start-Up With EN



$V_{IN} = 3\text{ V}$ ,  $I_{OUT} = 0\text{ mA}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$

Figure 23. Shutdown Response With Enable


## 7 Detailed Description

### 7.1 Overview

These devices belong to a family of low-dropout (LDO) regulators that consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ( $V_{IN} - V_{OUT}$ ) headroom, make this family of devices ideal for RF portable applications.

This family of regulators offers current limit and thermal protection. Device operating junction temperature is  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Undervoltage Lockout (UVLO)

The TLV713P-Q1 uses a UVLO circuit that disables the output until the input voltage is greater than the rising UVLO voltage. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry,  $V_{IN(min)}$ . During UVLO disable, the output of the TLV713P-Q1 is connected to ground with a 120- $\Omega$  pulldown resistor.

### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(high)}$  (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

The TLV713P-Q1 has an internal pulldown MOSFET that connects a 120- $\Omega$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance ( $C_{OUT}$ ) and the load resistance ( $R_L$ ) in parallel with the 120- $\Omega$  pulldown resistor. The time constant is calculated in [Equation 1](#).

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \quad (1)$$

### 7.3.3 Foldback Current Limit

The TLV713P-Q1 has an internal foldback current limit that helps protect the regulator during fault conditions. The current supplied by the device is gradually reduced when the output voltage decreases. When the output is shorted, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is calculated by [Equation 2](#):

$$V_{OUT} = I_{LIMIT} \times R_{LOAD} \quad (2)$$

The PMOS pass transistor dissipates  $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$  until thermal shutdown is triggered and the device turns off. The device is turned on by the internal thermal shutdown circuit during cool down. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the [Thermal Information](#) section for more details.

The TLV713P-Q1 PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

### 7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV713P-Q1 internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV713P-Q1 into thermal shutdown degrades device reliability.

## 7.4 Device Functional Modes

### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as  $V_{IN(min)}$ .
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

[Table 1](#) shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER			
	$V_{IN}$	$V_{EN}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(high)}$	$I_{OUT} < I_{LIM}$	$T_J < 125^{\circ}C$
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	—	$T_J < 125^{\circ}C$
Disabled mode (any true condition disables the device)	—	$V_{EN} < V_{EN(low)}$	—	$T_J > 158^{\circ}C$

## 8 Application and Implementation

---

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

#### 8.1.1 Input and Output Capacitor Considerations

The TLV713P-Q1 uses an advanced internal control loop to obtain stable operation both with and without the use of input or output capacitors. The TLV713P-Q1 dynamic performance is improved with the use of an output capacitor. An output capacitance of 0.1  $\mu\text{F}$  or larger generally provides good dynamic response. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- $\mu\text{F}$  to 1- $\mu\text{F}$  capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5  $\Omega$ . A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the input power source.

#### 8.1.2 Dropout Voltage

The TLV713P-Q1 uses a PMOS pass transistor to achieve low dropout. When  $(V_{\text{IN}} - V_{\text{OUT}})$  is less than the dropout voltage ( $V_{\text{DO}}$ ), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{\text{DS(on)}}$  of the PMOS pass element.  $V_{\text{DO}}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded when  $(V_{\text{IN}} - V_{\text{OUT}})$  approaches dropout.


#### 8.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

## 8.2 Typical Application

Several versions of the TPS713P-Q1 are ideal for powering the [MSP430 microcontroller](#).

[Figure 24](#) shows a diagram of the TLV713P-Q1 powering an MSP430 microcontroller. [Table 2](#) shows potential applications of some voltage versions.



**Figure 24. TLV713P-Q1 Powering a Microcontroller**

**Table 2. Typical MSP430 Applications**

DEVICE	V <sub>OUT</sub> (Typ)	APPLICATION
TLV71318P-Q1	1.8 V	Allows for lowest power consumption with many MSP430s
TLV71325P-Q1	2.5 V	2.2-V supply required by many MSP430s for flash programming and erasing

### 8.2.1 Design Requirements

[Table 3](#) lists the design requirements.

**Table 3. Design Parameters**




PARAMETER	DESIGN REQUIREMENT
Input voltage	4.2 V to 3 V (Lithium Ion battery)
Output voltage	1.8 V, ±1%
DC output current	10 mA
Peak output current	75 mA
Maximum ambient temperature	65°C

### 8.2.2 Detailed Design Procedure

An input capacitor is not required for this design because of the low impedance connection directly to the battery.

No output capacitor allows for the minimal possible inrush current during start-up, ensuring the 180-mA maximum input current limit is not exceeded.

### 8.2.3 Application Curves



### 8.3 Do's and Don'ts

For best transient performance, place at least one 0.1- $\mu\text{F}$  ceramic capacitor as close as possible to the OUT pin of the regulator and at least one 1- $\mu\text{F}$  capacitor as close as possible to the IN pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not continuously operate the device in current limit or near thermal shutdown.

## 9 Power-Supply Recommendations

These devices are designed to operate from an input voltage supply range from 1.4 V to 5.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.


## 10 Layout

### 10.1 Layout Guidelines

#### 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve ac performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High-ESR capacitors may degrade PSRR performance.

#### 10.2 Layout Example



(1) Not required.

**Figure 28. SOT-23 Layout Example**



### 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) can be approximated by the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ), as shown in [Equation 3](#).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (3)$$

Estimating the junction temperature can be done by using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , as discussed in the table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{\theta JA}$ . The junction temperature can be estimated with [Equation 4](#).

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D$$

where

- $P_D$  is the power dissipation shown by [Equation 3](#),
- $T_T$  is the temperature at the center-top of the device package,
- $T_B$  is the PCB temperature measured 1 mm away from the device package *on the PCB surface*.

---

#### NOTE

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

---

For more information about measuring  $T_T$  and  $T_B$ , see application note *Using New Thermal Metrics (SBVA025)*, available for download at [www.ti.com](http://www.ti.com).

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

##### 11.1.1.1 Evaluation Modules

Three evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TLV713P-Q1:

- [TLV71312PEVM-171](#)
- [TLV71318PEVM-171](#)
- [TLV71333PEVM-171](#)

These EVMs come populated with the commercial version of the device in the DQN package; however, they can be used for parametric evaluation. These EVMs can be requested at the Texas Instruments website through the device product folders or purchased directly from [the TI eStore](#).

##### 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TLV713P-Q1 is available through the product folders under *Tools & Software*.

#### 11.1.2 Device Nomenclature

**Table 4. Ordering Information<sup>(1)</sup> <sup>(2)</sup>**

PRODUCT	V <sub>OUT</sub>
TLV713PxxPQyyyzQ1	<p><b>xx</b> is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number (for example, 28 = 2.8 V).</p> <p><b>P</b> is optional; devices with P have an LDO regulator with an active output discharge.</p> <p><b>yyy</b> is the package designator.</p> <p><b>z</b> is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).

(2) Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.

## 11.2 Documentation Support

### 11.2.1 Related Documentation

- *Using New Thermal Metrics*, [SBVA025](#)
- *TLV713xxEVM-171 User's Guide*, [SLVU771](#)

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV71310PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBGW	<a href="#">Samples</a>
TLV71312PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBHW	<a href="#">Samples</a>
TLV71318PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBIW	<a href="#">Samples</a>
TLV71325PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBJW	<a href="#">Samples</a>
TLV71333PQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ZBKW	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TLV713P-Q1 :**

- Catalog: [TLV713P](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71310PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71312PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71318PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71325PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71333PQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71310PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71312PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71318PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71325PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71333PQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0

# DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/J 02/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated