

TLV900x-Q1 Low-Power RRIO 1-MHz Automotive Operational Amplifier

1 Features

- AEC-Q100 qualified for automotive applications
 - Temperature grade 1: –40°C to +125°C, T_A
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C6
- Scalable CMOS amplifier for low-cost applications
- Rail-to-rail input and output
- Low input offset voltage: ±0.4 mV
- Unity-gain bandwidth: 1 MHz
- Low broadband noise: 27 nV/√Hz
- Low input bias current: 5 pA
- Low quiescent current: 60 μA/Ch
- Unity-gain stable
- Internal RFI and EMI filter
- Operational at supply voltages as low as 1.8 V
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance
- [Functional Safety-Capable](#)
 - [Functional Safety Information](#)

2 Applications

- Optimized for AEC-Q100 grade 1 applications
- [Infotainment and Cluster](#)
- [Passive safety](#)
- [Body electronics and lighting](#)
- [HEV/EV inverter and motor control](#)
- [On-board \(OBC\) and wireless charger](#)
- [Power-train current sensor](#)
- [Advanced driver assistance systems \(ADAS\)](#)
- [Single-supply, low-side, unidirectional current-sensing circuit](#)

3 Description

The TLV900x-Q1 family includes single (TLV9001-Q1), dual (TLV9002-Q1), and quad-channel (TLV9004-Q1) low-voltage (1.8 V to 5.5 V) operational amplifiers (op amps) with rail-to-rail input and output swing capabilities. These op amps provide a cost-effective solution for space-constrained automotive applications such as infotainment and lighting where low-voltage operation and high capacitive-load drive are required. The capacitive-load drive of the TLV900x-Q1 family is 500 pF, and the resistive open-loop output impedance makes stabilization easier with much higher capacitive loads. These op amps are designed specifically for low-voltage operation (1.8 V to 5.5 V) with performance specifications similar to the TLV600x-Q1 devices.

The robust design of the TLV900x-Q1 family simplifies circuit design. The op amps feature unity-gain stability, an integrated RFI and EMI rejection filter, and no-phase reversal in overdrive conditions.


Package Information⁽³⁾

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
TLV9001-Q1	DBV (SOT-23, 5)	1.60 mm × 2.90 mm
	DCK (SC70, 5)	1.25 mm × 2.00 mm
TLV9002-Q1	D (SOIC, 8)	3.91 mm × 4.90 mm
	PW (TSSOP, 8) ⁽²⁾	3.00 mm × 4.40 mm
	DGK (VSSOP, 8)	3.00 mm × 3.00 mm
TLV9004-Q1	DYY (SOT-23, 14)	4.20 mm × 1.90 mm
	D (SOIC, 14)	8.65 mm × 3.91 mm
	PW (TSSOP, 14)	4.40 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Package is for preview only.

(3) See [Device Comparison Table](#)



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

Single-Pole, Low-Pass Filter



Table of Contents

1 Features	1	8.2 Functional Block Diagram.....	18
2 Applications	1	8.3 Feature Description.....	19
3 Description	1	8.4 Device Functional Modes.....	19
4 Revision History	2	9 Application and Implementation	20
5 Device Comparison Table	4	9.1 Application Information.....	20
6 Pin Configuration and Functions	5	9.2 Typical Application.....	20
7 Specifications	8	9.3 Power Supply Recommendations.....	24
7.1 Absolute Maximum Ratings.....	8	9.4 Layout.....	25
7.2 ESD Ratings.....	8	10 Device and Documentation Support	26
7.3 Recommended Operating Conditions.....	8	10.1 Documentation Support.....	26
7.4 Thermal Information for Single Channel.....	8	10.2 Receiving Notification of Documentation Updates.....	26
7.5 Thermal Information for Dual Channel.....	9	10.3 Support Resources.....	26
7.6 Thermal Information for Quad Channel.....	9	10.4 Trademarks.....	26
7.7 Electrical Characteristics.....	10	10.5 Electrostatic Discharge Caution.....	26
7.8 Typical Characteristics.....	12	10.6 Glossary.....	26
8 Detailed Description	18	11 Mechanical, Packaging, and Orderable Information	26
8.1 Overview.....	18		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (November 2022) to Revision E (April 2023)	Page
• Changed the status of the DBV package from: <i>preview</i> to: <i>active</i>	1
Changes from Revision C (October 2021) to Revision D (December 2022)	Page
• Deleted preview tag for SC70 (5) from <i>Device information</i> section.....	1
• Changed formatting of <i>Pin Configuration and Functions</i> section	5
• Added Thermal Information for Single Channel DCK package.....	8
Changes from Revision B (March 2021) to Revision C (October 2021)	Page
• Deleted preview tag for SOT-23 (14) and TSSOP (14) from <i>Device information</i> section.....	1
• Added preview tags for TLV9001-Q1 SOT-23 (5) and SC70 (5) packages to <i>Device information</i> section.....	1
• Added TLV9001-Q1 GPN to the data sheet.....	1
• Added TLV9001-Q1 to <i>Device Comparison Table</i> section	4
• Added TLV9001-Q1 DBV (SOT-23) and DCK (SC70) in <i>Pin Configuration and Functions</i> section	5
Changes from Revision A (June 2020) to Revision B (March 2021)	Page
• Changed the numbering format for tables, figures and cross-references throughout the document.....	1
• Added Functional Safety-Capable document link in the <i>Features</i> section.....	1
• Deleted preview tag for VSSOP (8) from <i>Device information</i> section.....	1
• Added note 4 to differential input voltage in <i>Absolute Maximum Ratings</i> table	8
• Added Thermal Information for DGK package.....	9
• Added Thermal Information for DYY package.....	9
Changes from Revision * (May 2019) to Revision A (June 2020)	Page
• Changed the device status from <i>Advance Information</i> to <i>Production Data</i>	1
• Added end equipment links in <i>Application</i> section	1
• Deleted preview tag for SOIC (8) from <i>Device information</i> section.....	1
• Added SOT-23 (14) in <i>Device Information</i> section	1
• Deleted preview tag for SOIC (14) from <i>Device information</i> section.....	1
• Added SOT-23 (DYY) package in <i>Device Comparison Table</i> section	4

-
- Added DYY (SOT-23) in *Pin Functions: TLV9004-Q1* section5
-


5 Device Comparison Table

DEVICE	NO. OF CHANNELS	PACKAGE LEADS					
		SOT-23 DBV	SC70 DCK	SOIC D	TSSOP PW	VSSOP DGK	SOT-23 DYY
TLV9001-Q1	1	5	5	—	—	—	
TLV9002-Q1	2	—	—	8	8	8	—
TLV9004-Q1	4	—	—	14	14	—	14

6 Pin Configuration and Functions



**Figure 6-1. TLV9001-Q1 DBV Package,
5-Pin SOT-23
(Top View)**




**Figure 6-2. TLV9001-Q1 DCK Package,
5-Pin SC70
(Top View)**

Table 6-1. Pin Functions: TLV9001-Q1

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION
	SOT-23	SC70		
IN-	4	3	I	Inverting input
IN+	3	1	I	Noninverting input
OUT	1	4	O	Output
V-	2	2	I or —	Negative (low) supply or ground (for single-supply operation)
V+	5	5	I	Positive (high) supply

(1) I = input, O = output




**Figure 6-3. TLV9002-Q1 D, DGK, PW Packages,
 8-Pin SOIC, VSSOP, TSSOP
 (Top View)**

Table 6-2. Pin Functions: TLV9002-Q1

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IN1-	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2-	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
V-	4	I or —	Negative (low) supply or ground (for single-supply operation)
V+	8	I	Positive (high) supply

(1) I = input, O = output



**Figure 6-4. TLV9004-Q1 D, PW, DYY Packages,
14-Pin SOIC, TSSOP, SOT-23
(Top View)**

Table 6-3. Pin Functions: TLV9004-Q1

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IN1-	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2-	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
IN3-	9	I	Inverting input, channel 3
IN3+	10	I	Noninverting input, channel 3
IN4-	13	I	Inverting input, channel 4
IN4+	12	I	Noninverting input, channel 4
NC	—	—	No internal connection
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
OUT3	8	O	Output, channel 3
OUT4	14	O	Output, channel 4
V-	11	I or —	Negative (low) supply or ground (for single-supply operation)
V+	4	I	Positive (high) supply

(1) I = input, O = output

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
Supply voltage ([V+] – [V–])			0	6	V
Signal input pins	Voltage ⁽²⁾	Common-mode	(V–) – 0.5	(V+) + 0.5	V
		Differential ⁽⁴⁾	(V+) – (V–) + 0.2		V
	Current ⁽²⁾			–10	10
Output short-circuit ⁽³⁾			Continuous		mA
Operating, T _A			–55	150	°C
Junction, T _J				150	°C
Storage, T _{stg}			–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (3) Short-circuit to ground, one amplifier per package.
- (4) Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage and quiescent current above the maximum specifications of these parameters. The magnitude of this effect increases as the ambient operating temperature rises.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with ANSI/ESDA/JEDEC JS-001 Specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _S	Supply voltage		1.8	5.5	V
T _A	Specified temperature		–40	125	°C

7.4 Thermal Information for Single Channel

THERMAL METRIC ⁽¹⁾		TLV9001-Q1		UNIT
		DBV ⁽²⁾ (SOT-23)	DCK (SC70)	
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	232.5	239.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	131.0	148.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	99.6	82.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	66.5	54.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	99.1	81.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	TBD	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) This package option is preview for TLV9001-Q1.

7.5 Thermal Information for Dual Channel

THERMAL METRIC ⁽¹⁾		TLV9002-Q1			UNIT
		D (SOIC)	DGK (VSSOP)	PW (TSSOP)	
		8 PINS	8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	151.9	196.6	TBD	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	92.0	86.2	TBD	°C/W
R _{θJB}	Junction-to-board thermal resistance	95.4	118.3	TBD	°C/W
ψ _{JT}	Junction-to-top characterization parameter	40.2	23.2	TBD	°C/W
ψ _{JB}	Junction-to-board characterization parameter	94.7	116.7	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and ICPackage Thermal Metrics](#) application report.

7.6 Thermal Information for Quad Channel

THERMAL METRIC ⁽¹⁾		TLV9004-Q1			UNIT
		D (SOIC)	DYY (SOT-23)	PW (TSSOP)	
		14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	115.1	154.3	135.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	71.2	86.8	63.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	71.1	67.9	78.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	29.6	10.1	13.6	°C/W
ψ _{JB}	Junction-to-board characterization parameter	70.7	67.5	77.9	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and ICPackage Thermal Metrics](#) application report.

7.7 Electrical Characteristics

For $V_S = (V+) - (V-) = 1.8\text{ V to }5.5\text{ V}$ ($\pm 0.9\text{ V to } \pm 2.75\text{ V}$), $T_A = 25\text{ }^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, and $V_{CM} = V_{OUT} = V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input offset voltage	$V_S = 5\text{ V}$		± 0.4	± 1.85	mV
		$V_S = 5\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$			± 2	mV
dV_{OS}/dT	V_{OS} vs temperature	$T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$		± 0.6		$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio	$V_S = 1.8\text{ to }5.5\text{ V}$, $V_{CM} = (V-)$	80	105		dB
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage range	No phase reversal, rail-to-rail input	$(V-) - 0.1$		$(V+) + 0.1$	V
CMRR	Common-mode rejection ratio	$V_S = 1.8\text{ V}$, $(V-) - 0.1\text{ V} < V_{CM} < (V+) - 1.4\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$		86		dB
		$V_S = 5.5\text{ V}$, $(V-) - 0.1\text{ V} < V_{CM} < (V+) - 1.4\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$		95		dB
		$V_S = 5.5\text{ V}$, $(V-) - 0.1\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$	63	77		dB
		$V_S = 1.8\text{ V}$, $(V-) - 0.1\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$		68		dB
INPUT BIAS CURRENT						
I_B	Input bias current	$V_S = 5\text{ V}$		± 5		pA
I_{OS}	Input offset current			± 2		pA
NOISE						
E_n	Input voltage noise (peak-to-peak)	$f = 0.1\text{ Hz to } 10\text{ Hz}$, $V_S = 5\text{ V}$		4.7		μV_{PP}
e_n	Input voltage noise density	$f = 1\text{ kHz}$, $V_S = 5\text{ V}$		30		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$, $V_S = 5\text{ V}$		27		$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input current noise density	$f = 1\text{ kHz}$, $V_S = 5\text{ V}$		23		$\text{fA}/\sqrt{\text{Hz}}$
INPUT CAPACITANCE						
C_{ID}	Differential			1.5		pF
C_{IC}	Common-mode			5		pF
OPEN-LOOP GAIN						
A_{OL}	Open-loop voltage gain	$V_S = 5.5\text{ V}$, $(V-) + 0.05\text{ V} < V_O < (V+) - 0.05\text{ V}$, $R_L = 10\text{ k}\Omega$	104	117		dB
		$V_S = 1.8\text{ V}$, $(V-) + 0.04\text{ V} < V_O < (V+) - 0.04\text{ V}$, $R_L = 10\text{ k}\Omega$		100		dB
		$V_S = 1.8\text{ V}$, $(V-) + 0.1\text{ V} < V_O < (V+) - 0.1\text{ V}$, $R_L = 2\text{ k}\Omega$		115		dB
		$V_S = 5.5\text{ V}$, $(V-) + 0.15\text{ V} < V_O < (V+) - 0.15\text{ V}$, $R_L = 2\text{ k}\Omega$		130		dB
FREQUENCY RESPONSE						
GBW	Gain-bandwidth product	$V_S = 5\text{ V}$		1		MHz
ϕ_m	Phase margin	$V_S = 5.5\text{ V}$, $G = 1$		78		degrees
SR	Slew rate	$V_S = 5\text{ V}$		2		V/ μs
t_s	Settling time	To 0.1%, $V_S = 5\text{ V}$, 2 V Step, $G = +1$, $C_L = 100\text{ pF}$		2.5		μs
		To 0.01%, $V_S = 5\text{ V}$, 2 V Step, $G = +1$, $C_L = 100\text{ pF}$		3		μs
t_{OR}	Overload recovery time	$V_S = 5\text{ V}$, $V_{IN} \times \text{gain} > V_S$		0.85		μs
THD+N	Total harmonic distortion + noise	$V_S = 5.5\text{ V}$, $V_{CM} = 2.5\text{ V}$, $V_O = 1\text{ V}_{RMS}$, $G = +1$, $f = 1\text{ kHz}$, 80 kHz measurement BW		0.004		%
OUTPUT						
V_O	Voltage output swing from supply rails	$V_S = 5.5\text{ V}$, $R_L = 10\text{ k}\Omega$		10	20	mV
		$V_S = 5.5\text{ V}$, $R_L = 2\text{ k}\Omega$		35	55	mV
I_{SC}	Short-circuit current	$V_S = 5.5\text{ V}$		± 40		mA
Z_O	Open-loop output impedance	$V_S = 5\text{ V}$, $f = 1\text{ MHz}$		1200		Ω
POWER SUPPLY						

7.7 Electrical Characteristics (continued)

For $V_S = (V+) - (V-) = 1.8\text{ V to }5.5\text{ V}$ ($\pm 0.9\text{ V to } \pm 2.75\text{ V}$), $T_A = 25\text{ }^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, and $V_{CM} = V_{OUT} = V_S / 2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_S	Specified voltage range		1.8 (± 0.9)		5.5 (± 2.75)	V
I_Q	Quiescent current per amplifier	$I_O = 0\text{ mA}$, $V_S = 5.5\text{ V}$		60	80	μA
		$I_O = 0\text{ mA}$, $V_S = 5.5\text{ V}$, $T_A = -40\text{ }^\circ\text{C to } 125\text{ }^\circ\text{C}$			85	μA
	Power-on time	$V_S = 0\text{ V to } 5\text{ V}$, to 90% I_Q level		50		μs

7.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_+ = 2.75\text{ V}$, $V_- = -2.75\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)




Figure 7-1. Offset Voltage Distribution Histogram




Figure 7-2. Offset Voltage Drift Distribution Histogram




Figure 7-3. Input Offset Voltage vs Temperature




Figure 7-4. Offset Voltage vs Common-Mode




Figure 7-5. Offset Voltage vs Supply Voltage




Figure 7-6. I_B and I_{OS} vs Temperature

7.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_+ = 2.75\text{ V}$, $V_- = -2.75\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)




Figure 7-7. I_B and I_{OS} vs Common-Mode Voltage




Figure 7-8. Open-Loop Gain vs Temperature




Figure 7-9. Open-Loop Gain and Phase vs Frequency




Figure 7-10. Open-Loop Gain vs Output Voltage




Figure 7-11. Closed-Loop Gain vs Frequency




Figure 7-12. Output Voltage vs Output Current (Claw)

7.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_+ = 2.75\text{ V}$, $V_- = -2.75\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)





Figure 7-13. PSRR vs Frequency



$V_S = 1.8\text{ V to }5.5\text{ V}$

Figure 7-14. DC PSRR vs Temperature





Figure 7-15. CMRR vs Frequency



$V_{CM} = (V_-) - 0.1\text{ V to } (V_+) - 1.4\text{ V}$

Figure 7-16. DC CMRR vs Temperature




Figure 7-17. 0.1 Hz to 10 Hz Integrated Voltage Noise










Figure 7-18. Input Voltage Noise Spectral Density


7.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_+ = 2.75\text{ V}$, $V_- = -2.75\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)



7.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_+ = 2.75\text{ V}$, $V_- = -2.75\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)



$G = -1$ $V_{IN} = 100\text{ mVpp}$

Figure 7-25. Small Signal Overshoot vs Capacitive Load






Figure 7-26. Phase Margin vs Capacitive Load




$G = 1$ $V_{IN} = 6.5\text{ Vpp}$

Figure 7-27. No Phase Reversal




$G = -10$ $V_{IN} = 600\text{ mVpp}$

Figure 7-28. Overload Recovery



$G = 1$ $V_{IN} = 100\text{ mVpp}$ $C_L = 10\text{ pF}$

Figure 7-29. Small-Signal Step Response




$G = 1$ $V_{IN} = 4\text{ Vpp}$ $C_L = 10\text{ pF}$

Figure 7-30. Large-Signal Step Response


7.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_+ = 2.75\text{ V}$, $V_- = -2.75\text{ V}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)



$G = 1$ $C_L = 100\text{ pF}$ 2-V step

Figure 7-31. Large-Signal Settling Time (Negative)



$G = 1$ $C_L = 100\text{ pF}$ 2-V step

Figure 7-32. Large-Signal Settling Time (Positive)




Figure 7-33. Short-Circuit Current vs Temperature




Figure 7-34. Maximum Output Voltage vs Frequency




Figure 7-35. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency





Figure 7-36. Channel Separation

8 Detailed Description

8.1 Overview

The TLV900x-Q1 is a family of automotive qualified, low-power, rail-to-rail input and output op amps. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the TLV900x-Q1 family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them suitable for driving sampling analog-to-digital converters (ADCs).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Voltage

The TLV900x-Q1 family of op amps are for operation from 1.8 V to 5.5 V. In addition, many specifications such as input offset voltage, quiescent current, offset current, and short circuit current apply from -40°C to 125°C . Parameters that vary significantly with operating voltages or temperature are shown in the typical characteristics section.

8.3.2 Rail-to-Rail Input

The input common-mode voltage range of the TLV900x-Q1 family extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the [Functional Block Diagram](#) section. The N-channel pair is active for input voltages close to the positive rail, typically $(V+) - 1.4\text{ V}$ to 100 mV above the positive supply, whereas the P-channel pair is active for inputs from 100 mV below the negative supply to approximately $(V+) - 1.4\text{ V}$. There is a small transition region, typically $(V+) - 1.2\text{ V}$ to $(V+) - 1\text{ V}$, in which both pairs are on. This 100-mV transition region can vary up to 100 mV with process variation. Thus, the transition region (with both stages on) can range from $(V+) - 1.4\text{ V}$ to $(V+) - 1.2\text{ V}$ on the low end, and up to $(V+) - 1\text{ V}$ to $(V+) - 0.8\text{ V}$ on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

8.3.3 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the TLV900x-Q1 family delivers a robust output drive capability. A class-AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 20 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

8.3.4 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV900x-Q1 family is approximately 850 ns.

8.4 Device Functional Modes

The TLV900x-Q1 family has a single functional mode. The devices are powered on as long as the power-supply voltage is between 1.8 V ($\pm 0.9\text{ V}$) and 5.5 V ($\pm 2.75\text{ V}$).

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TLV900x-Q1 family of low-power, rail-to-rail input and output operational amplifiers is specifically designed for portable applications. The devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving less than or equal to 10-k Ω loads connected to any point between V+ and V-. The input common-mode voltage range includes both rails, and allows the TLV900x-Q1 devices to be used in any single-supply application.

9.2 Typical Application

9.2.1 TLV900x-Q1 Low-Side, Current Sensing Application

Figure 9-1 shows the TLV900x-Q1 configured in a low-side current sensing application.




Figure 9-1. TLV900x-Q1 in a Low-Side, Current-Sensing Application

9.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

9.2.1.2 Detailed Design Procedure

The transfer function of the circuit in [Figure 9-1](#) is given in [Equation 1](#):

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain \quad (1)$$

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is shown using [Equation 2](#):

$$R_{SHUNT} = \frac{V_{SHUNT_MAX}}{I_{LOAD_MAX}} = \frac{100\text{ mV}}{1\text{ A}} = 100\text{ m}\Omega \quad (2)$$

Using [Equation 2](#), R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV900x-Q1 to produce an output voltage of approximately 0 V to 4.9 V. The gain needed by the TLV900x-Q1 to produce the necessary output voltage is calculated using [Equation 3](#):

$$Gain = \frac{(V_{OUT_MAX} - V_{OUT_MIN})}{(V_{IN_MAX} - V_{IN_MIN})} \quad (3)$$

Using [Equation 3](#), the required gain is calculated to be 49 V/V, which is set with resistors R_F and R_G . [Equation 4](#) sizes the resistors R_F and R_G , to set the gain of the TLV900x-Q1 to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \quad (4)$$

Selecting R_F as 57.6 k Ω and R_G as 1.2 k Ω provides a combination that equals 49 V/V. [Figure 9-2](#) shows the measured transfer function of the circuit shown in [Figure 9-1](#). Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system, choose an impedance that is ideal for the system parameters.

9.2.1.3 Application Curve




Figure 9-2. Low-Side, Current-Sense Transfer Function

9.2.2 Single-Supply Photodiode Amplifier

Photodiodes are used in many applications to convert light signals to electrical signals. The current through the photodiode is proportional to the photon energy absorbed, and is commonly in the range of a few hundred picoamps to a few tens of microamps. An amplifier in a transimpedance configuration is typically used to convert the low-level photodiode current to a voltage signal for processing in an MCU. The circuit shown in Figure 9-3 is an example of a single-supply photodiode amplifier circuit using the TLV9002-Q1.




Figure 9-3. Single-Supply Photodiode Amplifier Circuit

9.2.2.1 Design Requirements

The design requirements for this design are:

- Supply voltage: 3.3 V
- Input: 0 μ A to 10 μ A
- Output: 0.1 V to 3.2 V
- Bandwidth: 50 kHz

9.2.2.2 Detailed Design Procedure

The transfer function between the output voltage (V_{OUT}), the input current, (I_{IN}) and the reference voltage (V_{REF}) is defined in [Equation 5](#).

$$V_{OUT} = I_{IN} \times R_F + V_{REF} \quad (5)$$

Where:

$$V_{REF} = V_+ \times \left(\frac{R_1 \times R_2}{R_1 + R_2} \right) \quad (6)$$

Set V_{REF} to 100 mV to meet the minimum output voltage level by setting R1 and R2 to meet the required ratio calculated in [Equation 7](#).

$$\frac{V_{REF}}{V_+} = \frac{0.1 V}{3.3 V} = 0.0303 \quad (7)$$

The closest resistor ratio to meet this ratio sets R1 to 11.5 k Ω and R2 to 357 Ω .

The required feedback resistance can be calculated based on the input current and desired output voltage.

$$R_F = \frac{V_{OUT} - V_{REF}}{I_{IN}} = \frac{3.2 V - 0.1 V}{10 \mu A} = 310 \frac{kV}{A} \approx 309 k\Omega \quad (8)$$

Calculate the value for the feedback capacitor based on R_F and the desired –3-dB bandwidth, ($f_{-3 dB}$) using [Equation 9](#).

$$C_F = \frac{1}{2 \times \pi \times R_F \times f_{-3 dB}} = \frac{1}{2 \times \pi \times 309 k\Omega \times 50 kHz} = 10.3 pF \approx 10 pF \quad (9)$$

The minimum op amp bandwidth required for this application is based on the value of R_F , C_F , and the capacitance on the IN $^-$ pin of the TLV9002-Q1 which is equal to the sum of the photodiode shunt capacitance, (CPD) the common-mode input capacitance, (CCM) and the differential input capacitance (CD) as [Equation 10](#) shows.

$$C_{IN} = C_{PD} + C_{CM} + C_D = 47 pF + 5 pF + 1 pF = 53 pF \quad (10)$$


The minimum op amp bandwidth is calculated in [Equation 11](#).

$$f = BGW \geq \frac{C_{IN} + C_F}{2 \times \pi \times R_F \times C_F^2} \geq 324 kHz \quad (11)$$

The 1-MHz bandwidth of the TLV900x-Q1 meets the minimum bandwidth requirement and remains stable in this application configuration.

9.2.2.3 Application Curves

The measured current-to-voltage transfer function for the photodiode amplifier circuit is shown in Figure 9-4. The measured performance of the photodiode amplifier circuit is shown in Figure 9-5.



9.3 Power Supply Recommendations

The TLV900x-Q1 family is specified for operation from 1.8 V to 5.5 V (± 0.9 V to ± 2.75 V); many specifications apply from -40°C to 125°C . The *Typical Characteristics* section presents parameters that may exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6 V may permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1- μF bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

9.3.1 Input and ESD Protection

The TLV900x-Q1 family incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA. Figure 9-6 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 9-6. Input Current Protection

9.4 Layout

9.4.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power connections of the board and propagate to the power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing a low-impedance path to ground.
 - Connect low-ESR, 0.1- μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V_+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see [Circuit Board Layout Techniques](#).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in [Figure 9-8](#). Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

9.4.2 Layout Example




Figure 9-7. Schematic Representation for Figure 11-2




Figure 9-8. Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9001QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2T5H	Samples
TLV9001QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1MZ	Samples
TLV9002QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27DT	Samples
TLV9002QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9002Q	Samples
TLV9004QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV9004Q	Samples
TLV9004QDYRQ1	ACTIVE	SOT-23-THIN	DYY	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9004Q	Samples
TLV9004QPWRQ1	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9004Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9001-Q1, TLV9002-Q1, TLV9004-Q1 :

- Catalog : [TLV9001](#), [TLV9002](#), [TLV9004](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9001QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9001QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV9002QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9002QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9004QDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9004QDYRQ1	SOT-23-THIN	DYY	14	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TLV9004QPWRQ1	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9001QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV9001QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0
TLV9002QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV9002QDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
TLV9004QDRQ1	SOIC	D	14	2500	356.0	356.0	35.0
TLV9004QDYRQ1	SOT-23-THIN	DYY	14	3000	336.6	336.6	31.8
TLV9004QPWRQ1	TSSOP	PW	14	3000	356.0	356.0	35.0




4224643/C 04/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AB




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224643/C 04/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/J 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040047-5/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/E 06/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214834/E 06/2024

NOTES: (continued)


- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE: 18X

4214834/E 06/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated