

1.25-W MONO FULLY DIFFERENTIAL AUDIO POWER AMPLIFIER

FEATURES

- 1.25 W Into 8 Ω From a 5-V Supply at THD = 1% (Typical)
- Low Supply Current: 1.7 mA Typical
- Shutdown Control < 10 μ A
- Only Five External Components
 - Improved PSRR (90 dB) and Wide Supply Voltage (2.5 V to 5.5 V) for Direct Battery Operation
 - Fully Differential Design Reduces RF Rectification
 - Improved CMRR Eliminates Two Input Coupling Capacitors
 - $C_{(BYPASS)}$ Is Optional Due to Fully Differential Design and High PSRR
- Available in a 2 mm x 2 mm MicroStar Junior™ BGA Package (GQV, ZQV)
- Available in 3 mm x 3 mm QFN Package (DRB)
- Available in an 8-Pin PowerPAD™ MSOP (DGN)

APPLICATIONS



- Designed for Wireless or Cellular Handsets and PDAs

DESCRIPTION

The TPA6203A1 is a 1.25-W mono fully differential amplifier designed to drive a speaker with at least 8- Ω impedance while consuming less than 37 mm² (ZQV package option) total printed-circuit board (PCB) area in most applications. This device operates from 2.5 V to 5.5 V, drawing only 1.7 mA of quiescent supply current. The TPA6203A1 is available in the space-saving 2 mm x 2 mm MicroStar Junior™ BGA package, and the space saving 3 mm x 3 mm QFN (DRB) package.

Features like 85-dB PSRR from 90 Hz to 5 kHz, improved RF-rectification immunity, and small PCB area makes the TPA6203A1 ideal for wireless handsets. A fast start-up time of 4 μ s with minimal pop makes the TPA6203A1 ideal for PDA applications.

APPLICATION CIRCUIT



Applies to the GQV/ZQV Packages Only



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Junior, PowerPAD, MicroStar Junior are trademarks of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

	PACKAGED DEVICES ⁽¹⁾⁽²⁾⁽³⁾			
	MicroStar Junior™ (GQV)	MicroStar Junior™ (ZQV)	QFN (DRB)	MSOP (DGN)
Device	TPA6203A1GQVR	TPA6203A1ZQVR	TPA6203A1DRB	TPA6203A1DGN
Symbolization	AADI	AAEI	AAJI	AAII

- (1) The GQV is the standard MicroStar Junior package. The ZQV is a lead-free option and is qualified for 260° lead-free assembly.
 (2) The GQV and ZQV packages are only available taped and reeled. The suffix R designates taped and reeled parts.
 (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

		UNIT	
Supply voltage, V_{DD}		-0.3 V to 6 V	
Input voltage, V_I	INx and $\overline{\text{SHUTDOWN}}$ pins	-0.3 V to $V_{DD} + 0.3$ V	
Continuous total power dissipation		See Dissipation Rating Table	
Operating free-air temperature, T_A		-40°C to 85°C	
Junction temperature, T_J		-40°C to 125°C	
Storage temperature, T_{stg}		-65°C to 150°C	
Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds		ZQV, DRB, DGN	260°C
		GQV	235°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
Supply voltage, V_{DD}		2.5		5.5	V
High-level input voltage, V_{IH}	$\overline{\text{SHUTDOWN}}$	2			V
Low-level input voltage, V_{IL}	$\overline{\text{SHUTDOWN}}$			0.8	V
Common-mode input voltage, V_{IC}	$V_{DD} = 2.5$ V, 5.5 V, CMRR ≤ -60 dB	0.5		$V_{DD}-0.8$	V
Operating free-air temperature, T_A		-40		85	°C
Load impedance, Z_L		6.4	8		Ω

DISSIPATION RATINGS

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
GQV, ZQV	885 mW	8.8 mW/°C	486 mW	354 mW
DRB	2.7 W	21.8 mW/°C	1.7 W	1.4 W

ELECTRICAL CHARACTERISTICS

 $T_A = 25^\circ\text{C}$, Gain = 1 V/V


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{ool} $	Output offset voltage (measured differentially)	$V_I = 0\text{ V}$, $V_{DD} = 2.5\text{ V to } 5.5\text{ V}$			9	mV
PSRR	Power supply rejection ratio	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$		-90	-70	dB
CMRR	Common-mode rejection ratio	$V_{DD} = 3.6\text{ V to } 5.5\text{ V}$, $V_{IC} = 0.5\text{ V to } V_{DD}-0.8$		-70	-65	dB
		$V_{DD} = 2.5\text{ V}$, $V_{IC} = 0.5\text{ V to } 1.7\text{ V}$		-62	-55	
V_{OL}	Low-level output voltage	$R_L = 8\ \Omega$, $V_{IN+} = V_{DD}$, $V_{IN-} = 0\text{ V}$ or $V_{IN+} = 0\text{ V}$, $V_{IN-} = V_{DD}$	$V_{DD} = 5.5\text{ V}$	0.30	0.46	V
			$V_{DD} = 3.6\text{ V}$	0.22		
			$V_{DD} = 2.5\text{ V}$	0.19	0.26	
V_{OH}	High-level output voltage	$R_L = 8\ \Omega$, $V_{IN+} = V_{DD}$, $V_{IN-} = 0\text{ V}$ or $V_{IN+} = 0\text{ V}$, $V_{IN-} = V_{DD}$	$V_{DD} = 5.5\text{ V}$	4.8	5.12	V
			$V_{DD} = 3.6\text{ V}$	3.28		
			$V_{DD} = 2.5\text{ V}$	2.1	2.24	
$ I_{IH} $	High-level input current	$V_{DD} = 5.5\text{ V}$, $V_I = 5.8\text{ V}$			1.2	μA
$ I_{IL} $	Low-level input current	$V_{DD} = 5.5\text{ V}$, $V_I = -0.3\text{ V}$			1.2	μA
I_{DD}	Supply current	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$, No load, $\overline{\text{SHUTDOWN}} = 2\text{ V}$		1.7	2	mA
$I_{DD(SD)}$	Supply current in shutdown mode	$\overline{\text{SHUTDOWN}} = 0.8\text{ V}$, $V_{DD} = 2.5\text{ V to } 5.5\text{ V}$, No load		0.01	0.9	μA

OPERATING CHARACTERISTICS


 $T_A = 25^\circ\text{C}$, Gain = 1 V/V, $R_L = 8\ \Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Output power	THD + N = 1%, $f = 1\text{ kHz}$	$V_{DD} = 5\text{ V}$	1.25		W
			$V_{DD} = 3.6\text{ V}$	0.63		
			$V_{DD} = 2.5\text{ V}$	0.3		
THD+N	Total harmonic distortion plus noise	$V_{DD} = 5\text{ V}$, $P_O = 1\text{ W}$, $f = 1\text{ kHz}$		0.06%		
		$V_{DD} = 3.6\text{ V}$, $P_O = 0.5\text{ W}$, $f = 1\text{ kHz}$		0.07%		
		$V_{DD} = 2.5\text{ V}$, $P_O = 200\text{ mW}$, $f = 1\text{ kHz}$		0.08%		
k_{SVR}	Supply ripple rejection ratio	$C_{(BYPASS)} = 0.47\ \mu\text{F}$, $V_{DD} = 3.6\text{ V to } 5.5\text{ V}$, Inputs ac-grounded with $C_I = 2\ \mu\text{F}$	$f = 217\text{ Hz to } 2\text{ kHz}$, $V_{RIPPLE} = 200\text{ mV}_{PP}$	-87		dB
		$C_{(BYPASS)} = 0.47\ \mu\text{F}$, $V_{DD} = 2.5\text{ V to } 3.6\text{ V}$, Inputs ac-grounded with $C_I = 2\ \mu\text{F}$	$f = 217\text{ Hz to } 2\text{ kHz}$, $V_{RIPPLE} = 200\text{ mV}_{PP}$	-82		
		$C_{(BYPASS)} = 0.47\ \mu\text{F}$, $V_{DD} = 2.5\text{ V to } 5.5\text{ V}$, Inputs ac-grounded with $C_I = 2\ \mu\text{F}$	$f = 40\text{ Hz to } 20\text{ kHz}$, $V_{RIPPLE} = 200\text{ mV}_{PP}$	≤ -74		
SNR	Signal-to-noise ratio	$V_{DD} = 5\text{ V}$, $P_O = 1\text{ W}$		104		dB
V_n	Output voltage noise	$f = 20\text{ Hz to } 20\text{ kHz}$	No weighting	17		μV_{RMS}
			A weighting	13		
CMRR	Common-mode rejection ratio	$V_{DD} = 2.5\text{ V to } 5.5\text{ V}$, resistor tolerance = 0.1%, gain = 4V/V, $V_{ICM} = 200\text{ mV}_{PP}$	$f = 20\text{ Hz to } 1\text{ kHz}$	≤ -85		dB
			$f = 20\text{ Hz to } 20\text{ kHz}$	≤ -74		
Z_I	Input impedance			2		M Ω
Z_O	Output impedance	Shutdown mode		>10k		
	Shutdown attenuation	$f = 20\text{ Hz to } 20\text{ kHz}$, $R_F = R_I = 20\text{ k}\Omega$		-80		dB


**MicroStar Junior™ (GQV or ZQV) PACKAGE
(TOP VIEW)**



**8-PIN QFN (DRB) PACKAGE
(TOP VIEW)**



**8-PIN MSOP (DGN) PACKAGE
(TOP VIEW)**



Terminal Functions

TERMINAL			I/O	DESCRIPTION
NAME	GQV	DRB, DGN		
BYPASS	C1	2	I	Mid-supply voltage. Adding a bypass capacitor improves PSRR.
GND	B2	7	I	High-current ground
IN-	C3	4	I	Negative differential input
IN+	C2	3	I	Positive differential input
SHUTDOWN	B1	1	I	Shutdown terminal (active low logic)
V _{DD}	A3	6	I	Supply voltage terminal
V _{O+}	B3	5	O	Positive BTL output
V _{O-}	A1	8	O	Negative BTL output
Thermal Pad				Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.

TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE	
P_O	Output power	vs Supply voltage	1
		vs Load resistance	2, 3
P_D	Power dissipation	vs Output power	4, 5
		Maximum ambient temperature	6
	Total harmonic distortion + noise	vs Power dissipation	6
		vs Output power	7, 8
		vs Frequency	9, 10, 11, 12
		vs Common-mode input voltage	13
	Supply voltage rejection ratio	vs Frequency	14, 15, 16, 17
	Supply voltage rejection ratio	vs Common-mode input voltage	18
	GSM Power supply rejection	vs Time	19
	GSM Power supply rejection	vs Frequency	20
CMRR	Common-mode rejection ratio	vs Frequency	21
		vs Common-mode input voltage	22
	Closed loop gain/phase	vs Frequency	23
	Open loop gain/phase	vs Frequency	24
I_{DD}	Supply current	vs Supply voltage	25
		vs Shutdown voltage	26
	Start-up time	vs Bypass capacitor	27

TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

TYPICAL CHARACTERISTICS (continued)

TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY




Figure 10.

TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY




Figure 11.

TOTAL HARMONIC DISTORTION + NOISE VS FREQUENCY




Figure 12.

TOTAL HARMONIC DISTORTION + NOISE VS COMMON MODE INPUT VOLTAGE




Figure 13.

SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY




Figure 14.

SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY




Figure 15.

SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY




Figure 16.

SUPPLY VOLTAGE REJECTION RATIO VS FREQUENCY




Figure 17.

SUPPLY VOLTAGE REJECTION RATIO VS COMMON MODE INPUT VOLTAGE




Figure 18.

TYPICAL CHARACTERISTICS (continued)

GSM POWER SUPPLY REJECTION VS TIME




Figure 19.

GSM POWER SUPPLY REJECTION VS FREQUENCY




Figure 20.

COMMON MODE REJECTION RATIO VS FREQUENCY




Figure 21.

COMMON MODE REJECTION RATIO VS COMMON MODE INPUT VOLTAGE




Figure 22.

CLOSED LOOP GAIN/PHASE VS FREQUENCY




Figure 23.

OPEN LOOP GAIN/PHASE VS FREQUENCY




Figure 24.

SUPPLY CURRENT VS SUPPLY VOLTAGE




Figure 25.

SUPPLY CURRENT VS SHUTDOWN VOLTAGE





Figure 26.

START-UP TIME⁽¹⁾ VS BYPASS CAPACITOR



(1) Start-Up time is the time it takes (from a low-to-high transition on SHUTDOWN) for the gain of the amplifier to reach -3 dB of the final gain.

Figure 27.

APPLICATION INFORMATION

FULLY DIFFERENTIAL AMPLIFIER

The TPA6203A1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around $V_{DD}/2$ regardless of the common-mode voltage at the input.

Advantages of Fully Differential Amplifiers

- Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6203A1, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has mid-supply lower than the mid-supply of the TPA6203A1, the common-mode feedback circuit adjusts for that, and the TPA6203A1 outputs are still biased at mid-supply of the TPA6203A1. The inputs of the TPA6203A1 can be biased from 0.5 V to $V_{DD} - 0.8$ V. If the inputs are biased outside of that range, input coupling capacitors are required.
- Mid-supply bypass capacitor, $C_{(BYPASS)}$, not required: The fully differential amplifier does not require a bypass capacitor. This is because any shift in the mid-supply affects both positive and

negative channels equally and cancels at the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ratio (k_{SVR}), but a slight decrease of k_{SVR} may be acceptable when an additional component can be eliminated (see Figure 17).

- Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

APPLICATION SCHEMATICS

Figure 28 through Figure 30 show application schematics for differential and single-ended inputs. Typical values are shown in Table 1.

Table 1. Typical Component Values

COMPONENT	VALUE
R_I	10 k Ω
R_F	10 k Ω
$C_{(BYPASS)}^{(1)}$	0.22 μ F
C_S	1 μ F
C_I	0.22 μ F

(1) $C_{(BYPASS)}$ is optional




Figure 28. Typical Differential Input Application Schematic




Figure 29. Differential Input Application Schematic Optimized With Input Capacitors




Figure 30. Single-Ended Input Application Schematic

Selecting Components

Resistors (RF and R1)

The input (R1) and feedback resistors (RF) set the gain of the amplifier according to Equation 1.

$$\text{Gain} = R_F / R_1 \tag{1}$$

RF and R1 should range from 1 kΩ to 100 kΩ. Most graphs were taken with RF = R1 = 20 kΩ.

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

Bypass Capacitor (CBYPASS) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to VDD/2. Adding a capacitor to this pin filters any noise into this pin and increases the kSVR. CBYPASS also determines the rise time of VO+ and VO- when the device is taken out of shutdown. The larger the capacitor, the slower the rise time. Although the output rise time depends on the bypass capacitor value, the device passes audio 4 μs after taken out of shutdown and the gain is slowly ramped up based on CBYPASS.


To minimize pops and clicks, design the circuit so the impedance (resistance and capacitance) detected by both inputs, IN+ and IN-, is equal.

Input Capacitor (C_I)

The TPA6203A1 does not require input coupling capacitors if using a differential input source that is biased from 0.5 V to $V_{DD} - 0.8$ V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application an input capacitor, C_I , is required to allow the amplifier to bias the input signal to the proper dc level. In this case, C_I and R_I form a high-pass filter with the corner frequency determined in Equation 2.

$$f_c = \frac{1}{2\pi R_I C_I} \quad (2)$$



The value of C_I is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R_I is 10 k Ω and the specification calls for a flat bass response down to 100 Hz. Equation 2 is reconfigured as Equation 3.

$$C_I = \frac{1}{2\pi R_I f_c} \quad (3)$$

In this example, C_I is 0.16 μ F, so one would likely choose a value in the range of 0.22 μ F to 0.47 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network (R_I , C_I) and the feedback resistor (R_F) to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

Decoupling Capacitor (C_S)

The TPA6203A1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F to 1 μ F, placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, a 10- μ F or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

DIFFERENTIAL OUTPUT VERSUS SINGLE-ENDED OUTPUT

Figure 31 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The TPA6203A1 amplifier has differential outputs driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields 4x the output power from the same supply rail and load impedance (see Equation 4).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$\text{Power} = \frac{V_{(rms)}^2}{R_L} \tag{4}$$




Figure 31. Differential Output Configuration

In a typical wireless handset operating at 3.6 V, bridging raises the power into an 8-Ω speaker from a singled-ended (SE, ground reference) limit of 200 mW to 800 mW. In sound power that is a 6-dB improvement—which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 32. A coupling capacitor is required to block the dc offset voltage from reaching the load. This capacitor can be quite large (approximately 33 μF to 1000 μF) so it tends to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting

low-frequency performance of the system. This frequency-limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 5.

$$f_c = \frac{1}{2\pi R_L C_C} \tag{5}$$

For example, a 68-μF capacitor with an 8-Ω speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.





Figure 32. Single-Ended Output and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4x the output power of the SE configuration.

FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD} . The internal voltage drop multiplied by the average value of the supply current, $I_{DD(avg)}$, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 33).




Figure 33. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

$$\text{Efficiency of a BTL amplifier} = \frac{P_L}{P_{SUP}}$$

where:

$$P_L = \frac{V_{Lrms}^2}{R_L}, \text{ and } V_{LRMS} = \frac{V_P}{\sqrt{2}}, \text{ therefore, } P_L = \frac{V_P^2}{2R_L}$$

$$\text{and } P_{SUP} = V_{DD} I_{DDavg} \text{ and } I_{DDavg} = \frac{1}{\pi} \int_0^\pi \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} [\cos(t)]_0^\pi = \frac{2V_P}{\pi R_L}$$

Therefore,

$$P_{SUP} = \frac{2V_{DD} V_P}{\pi R_L}$$

substituting P_L and P_{SUP} into equation 6,

$$\text{Efficiency of a BTL amplifier} = \frac{\frac{V_P^2}{2R_L}}{\frac{2V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4V_{DD}}$$

where:

$$V_P = \sqrt{2P_L R_L}$$

- P_L = Power delivered to load
- P_{SUP} = Power drawn from power supply
- V_{LRMS} = RMS voltage on BTL load
- R_L = Load resistance
- V_P = Peak voltage on BTL load
- I_{DDavg} = Average current drawn from the power supply
- V_{DD} = Power supply voltage
- η_{BTL} = Efficiency of a BTL amplifier

(6)

Therefore,

$$\eta_{\text{BTL}} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{\text{DD}}} \quad (7)$$

Table 2. Efficiency and Maximum Ambient Temperature vs Output Power in 5-V 8-Ω BTL Systems

Output Power (W)	Efficiency (%)	Internal Dissipation (W)	Power From Supply (W)	Max Ambient Temperature (°C)
0.25	31.4	0.55	0.75	62
0.50	44.4	0.62	1.12	54
1.00	62.8	0.59	1.59	58
1.25	70.2	0.53	1.78	65

Table 2 employs Equation 7 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 1.25-W audio system with 8-Ω loads and a 5-V supply, the maximum draw on the power supply is almost 1.8 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. Note that in Equation 7, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

A simple formula for calculating the maximum power dissipated, P_{Dmax} , may be used for a differential output application:

$$P_{\text{Dmax}} = \frac{2 V_{\text{DD}}^2}{\pi^2 R_L} \quad (8)$$

P_{Dmax} for a 5-V, 8-Ω system is 634 mW.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 2 mm x 2 mm Microstar Junior™ package is shown in the dissipation rating table. Converting this to θ_{JA} :

$$\theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0088} = 113^\circ\text{C/W} \quad (9)$$

Given θ_{JA} , the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA6203A1 is 125°C.

$$\begin{aligned} T_{\text{A Max}} &= T_{\text{J Max}} - \theta_{\text{JA}} P_{\text{Dmax}} \\ &= 125 - 113(0.634) = 53.3^\circ\text{C} \end{aligned} \quad (10)$$

Equation 10 shows that the maximum ambient temperature is 53.3°C at maximum power dissipation with a 5-V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6203A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using more resistive than 8-Ω speakers dramatically increases the thermal performance by reducing the output current.

PCB LAYOUT

In making the pad size for the BGA balls, it is recommended that the layout use solder-mask-defined (SMD) land. With this method, the copper pad is made larger than the desired land area, and the opening size is defined by the opening in the solder mask material. The advantages normally associated with this technique include more closely controlled size and better copper adhesion to the laminate. Increased copper also increases the thermal performance of the IC. Better size control is the result of photo imaging the stencils for masks. Small plated vias should be placed near the center ball connecting ball B2 to the ground plane. Added plated vias and ground plane act as a heatsink and increase the thermal performance of the device. Figure 34 shows the appropriate diameters for a 2 mm X 2 mm MicroStar Junior™ BGA layout.

It is very important to keep the TPA6203A1 external components very close to the TPA6203A1 to limit noise pickup. The TPA6203A1 evaluation module (EVM) layout is shown in the next section as a layout example.




Figure 34. MicroStar Junior™ BGA Recommended Layout

8-Pin QFN (DRB) Layout

Use the following land pattern for board layout with the 8-pin QFN (DRB) package. Note that the solder paste should use a hatch pattern to fill solder paste at 50% to ensure that there is not too much solder paste under the package.




Figure 35. TPA6203A1 8-Pin QFN (DRB) Board Layout (Top View)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6203A1DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AAII	Samples
TPA6203A1DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AAII	Samples
TPA6203A1DRB	ACTIVE	SON	DRB	8	121	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AAJI	Samples
TPA6203A1DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AAJI	Samples
TPA6203A1NMBR	ACTIVE	NFBGA	NMB	8	2500	RoHS & Green	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	AAEI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6203A1DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA6203A1DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA6203A1DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA6203A1DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA6203A1NMBR	NFBGA	NMB	8	2500	330.0	8.4	2.3	2.3	1.4	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6203A1DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPA6203A1DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPA6203A1DRBR	SON	DRB	8	3000	346.0	346.0	33.0
TPA6203A1DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPA6203A1NMBR	NFBGA	NMB	8	2500	338.1	338.1	20.6

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPA6203A1DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
TPA6203A1DRB	DRB	VSON	8	121	381	4.82	2286	NA



4224891/A 04/2019

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


NFBGA - 1 mm max height

NMB0008A

PLASTIC BALL GRID ARRAY




LAND PATTERN EXAMPLE
SCALE: 25X



4224891/A 04/2019

NOTES: (continued)

- 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.100 mm THICK STENCIL
SCALE: 25X

4224891/A 04/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

DRB 8

GENERIC PACKAGE VIEW


VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L



4218875/A 01/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218875/A 01/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B



4225481/A 11/2019

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4225481/A 11/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225481/A 11/2019

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.


DGN0008G



PACKAGE OUTLINE

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4225480/B 12/2022

PowerPAD is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGN0008G

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4225480/B 12/2022

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008G

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225480/B 12/2022

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated