

[TPS26750](https://www.ti.com/product/TPS26750) [SLVSH67](https://www.ti.com/lit/pdf/SLVSH67) – SEPTEMBER 2024

TPS26750 USB Type-C® and USB PD Controller With Integrated Power Switches Optimized for Power Applications

1 Features

TEXAS

INSTRUMENTS

- This device is certified by the USB-IF for PD3.1
	- PD3.1 silicon is required for certification of new USB PD designs
	- TPS26750 TID#: 11450
	- Article on [PD2.0 vs. PD3.0](https://e2e.ti.com/blogs_/b/powerhouse/posts/usb-power-delivery-2-vs-3)
- Optimized for USB Type-C PD power applications
- Integrated I2C control for TI battery chargers
	- Ex: In Development
- [Web-based GUI](https://dev.ti.com/gallery/info/USBPD/USBCPD_Application_Customization_Tool/) and pre-configured firmware
- For a more extensive selection guide and getting started information, please refer to www.ti.com/usb-c and [E2E guide](https://e2e.ti.com/f/1/t/984160)
- **[Extended Power Range](#page-40-0) (EPR)**
	- Supports EPR source and sink
	- EPR 28V, 36V, 48V, and AVS
- [Programmable Power Supply\(](#page-38-0)PPS)
	- Supports PPS source and sink
	- Standalone PPS source control TI battery chargers
	- Programmable interface for PPS sink
- [Liquid Detection](#page-38-0)
	- Measures directly at the Type-C connector
	- Integrated error handling and protection
- Integrated fully managed power path & protection
	- Integrated 5V, 3A, and 36mΩ sourcing switch
	- Integrated undervoltage and overvoltage protection and current limiting for inrush current protection for the 5V and 3A source power path
	- 26V tolerant CC pins for robust protection when connected to non-compliant devices
- USB Type-C[®] Power Delivery (PD) controller
	- 10 configurable GPIOs
	- BC1.2 charging support
	- 3.3V LDO output for dead battery support
	- Power supply from 3.3V or VBUS source
	- 1 I2C primary port
	- 1 I2C secondary port

2 Applications

- [Power tools](https://www.ti.com/solution/battery-pack-cordless-power-tool), [power banks](https://www.ti.com/solution/power-bank), [retail automation and](https://www.ti.com/applications/industrial/epos/overview.html) [payment](https://www.ti.com/applications/industrial/epos/overview.html)
- [Wireless speakers,](https://www.ti.com/solution/wireless-speaker) [headphones](https://www.ti.com/solution/headsets-headphones-earbuds)
- Other [personal electronics](https://www.ti.com/applications/personal-electronics/portable-electronics/overview.html) and industrial [applications](https://www.ti.com/applications/industrial/overview.html)

3 Description

The TPS26750 is a highly integrated stand-alone USB Type-C and Power Delivery (PD) controller optimized for applications supporting USB-C PD Power. The TPS26750 integrates fully managed power paths with robust protection for a complete USB-C PD solution. The TPS26750 also integrates control for external battery charger ICs for added ease of use and reduced time to market. The intuitive web based GUI asks the user a few simple questions on the applications needs using clear block diagrams and simple multiple-choice questions. As a result, the GUI will create the configuration image for the user's application, reducing much of the complexity associated with competitive USB PD solutions.

Package Information

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.

Simplified Schematic

Table of Contents

4 Pin Configuration and Functions

Figure 4-1. TPS26750 RSM Package, 32-Pin QFN (Top View)

Table 4-1. TPS26750 Pin Functions

5 Specifications

5.1 Absolute Maximum Ratings

5.1.1 TPS26750 - Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

5.1.2 TPS26750 - Absolute Maximum Ratings

5.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3.1 TPS26750 - Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

over operating free-air temperature range (unless otherwise noted)

5.4 Recommended Capacitance

over operating free-air temperature range (unless otherwise noted)

5.5 Thermal Information

5.5.1 TPS26750 - Thermal Information

5.6 Power Supply Characteristics

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{VIN-3V3} \leq 3.6 \text{ V}$

5.7 Power Consumption

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \le V_{\text{VIN}_3\text{V3}} \le 3.6 \text{ V}$, no GPIO loading

5.8 PP_5V Power Switch Characteristics

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{\text{VIN}}$ $3\text{V3} \leq 3.6 \text{ V}$

5.8 PP_5V Power Switch Characteristics (continued)

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{\text{VIN}}$ $3\text{V3} \leq 3.6 \text{ V}$

5.9 POWER_PATH_EN Characteristics - TPS26750

Operating under these conditions unless otherwise noted: , 3.0 V \leq V_{VIN} 3V₃ \leq 3.6 V

טיט צוויט												
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT						
FOWER PATH EN	Sourcing current	I V _{GATE_VSYS} = 0 V	8.5		11.5	μA						
VPOWER_PATH_EN	Sourcing voltage (ON)	$V_{VSYS} = 0 V,$			12							
FOWER PATH EN	Sinking strength	$V_{VSYS} = 0 V$				uΑ						

5.10 Power Path Supervisory

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN} 3V3 \leq 3.6 V

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 9

[TPS26750](https://www.ti.com/product/TPS26750)

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN} 3V₃ \leq 3.6 V

5.11 CC Cable Detection Parameters

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{VIN-3V3} \leq 3.6 \text{ V}$

5.11 CC Cable Detection Parameters (continued)

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{VIN-3V3} \leq 3.6 \text{ V}$

5.12 CC VCONN Parameters

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN} 3V3 \leq 3.6 V

5.13 CC PHY Parameters

Operating under these conditions unless otherwise noted: and (3.0 V \leq V_{VIN} _{3V3} \leq 3.6 V or V_{VBUS} \geq 3.9 V)

[TPS26750](https://www.ti.com/product/TPS26750)

(1) $\,$ C_{CC} includes only the internal capacitance on a CCy pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications (cReceiver). Therefore, TI recommends adding C_{CCy} externally.

5.14 Thermal Shutdown Characteristics

over operating free-air temperature range (unless otherwise noted)

5.15 ADC Characteristics

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN} 3V₃ \leq 3.6 V

(1) The offset error is specified after the voltage divider.

5.16 Input/Output (I/O) Characteristics

Operating under these conditions unless otherwise noted: 3.0 V \leq V_{VIN} 3V3 \leq 3.6 V

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 13

5.16 Input/Output (I/O) Characteristics (continued)

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{VIN-3V3} \leq 3.6 \text{ V}$

5.17 BC1.2 Characteristics

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{VIN-3V3} \leq 3.6 \text{ V}$

5.18 I2C Requirements and Characteristics

Operating under these conditions unless otherwise noted: $3.0 \text{ V} \leq V_{VIN-3V3} \leq 3.6 \text{ V}$

5.18 I2C Requirements and Characteristics (continued)

Operating under these conditions unless otherwise noted: 3.0 V ≤ V_{VIN_3V3} ≤ 3.6 V

(1) Controller must control fSCLS to ensure tLOW > tVD; ACK.

5.19 Typical Characteristics

6 Parameter Measurement Information

Figure 6-2. Short-circuit Response Time for Internal Power Paths PP_5V and PP_CABLE

 $t_{\mathsf{IOS_PP_5V}},\,t_{\mathsf{IOS_PP_CABLE}}$

7 Detailed Description

7.1 Overview

The TPS26750 is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for USB Type-C and PD receptacles. The TPS26750 communicates with the cable and another USB Type-C and PD device at the opposite end of the cable. The device also enables integrated port power switch for sourcing, and controls a high current port power switch for sinking.

The TPS26750 is divided into several main sections:

- USB-PD controller
- Cable plug and orientation detection circuitry
- Port power switches
- Power management circuitry
- Digital core

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the CC1 pin or the CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features, and more detailed circuitry, see *[USB-PD Physical Layer](#page-19-0)*.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features, and more detailed circuitry, see *[Cable Plug and Orientation Detection](#page-25-0)*.

The port power switches provide power to the VBUS pin and CC1 or CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features, and more detailed circuitry, see *[Power Paths](#page-23-0)*.

The power management circuitry receives and provides power to the TPS26750 internal circuitry and LDO_3V3 output. See *[Power Management](#page-22-0)* for more information.

The digital core provides the engine for receiving, processing, and sending all USB-PD packets as well as handling control of all other TPS26750 functionality. A portion of the digital core contains ROM memory, which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM, called boot code, is capable of initializing the TPS26750, loading of the device configuration information, and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features, and more detailed circuitry, see *[Digital Core](#page-30-0)*.

The TPS26750 has one I²C controller to write to and read from external target devices such as a battery charger or an optional external EEPROM memory (see *[I2C Interface](#page-30-0)*).

The TPS26750 also integrates a thermal shutdown mechanism and runs off of accurate clocks provided by the integrated oscillator.

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 USB-PD Physical Layer

Figure 7-1 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (CC1 or CC2) that is DC biased due to the Rp (or Rd) cable attach mechanism.

7.3.1.1 USB-PD Encoding and Signaling

Figure 7-2 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 7-3 illustrates the high-level block diagram of the baseband USB-PD receiver.

Figure 7-2. USB-PD Baseband Transmitter Block Diagram

Figure 7-3. USB-PD Baseband Receiver Block Diagram

7.3.1.2 USB-PD Bi-Phase Marked Coding

The USB-PD physical layer implemented in the TPS26750 is compliant to the *[USB-PD Specifications](http://www.usb.org/developers/docs/)*. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). Figure 7-4 illustrates Biphase Mark Coding.

The USB PD baseband signal is driven onto the CC1 or CC2 pin with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D– and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

7.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Because a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the *[USB-PD Specifications](http://www.usb.org/developers/docs/)* for more details.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 21

7.3.1.4 USB-PD BMC Transmitter

The TPS26750 transmits and receives USB-PD data over one of the CCy pins for a given CC pin pair (one pair per USB Type-C port). The CCy pins are also used to determine the cable orientation and maintain the cable/device attach detection. Thus, a DC bias exists on the CCy pins. The transmitter driver overdrives the CCy DC bias while transmitting, but returns to a Hi-Z state, allowing the DC voltage to return to the CCy pin when it is not transmitting. While either CC1 or CC2 can be used for transmitting and receiving, during a given connection only, the one that mates with the CC pin of the plug is used, so there is no dynamic switching between CC1 and CC2. Figure 7-5 shows the USB-PD BMC TX and RX driver block diagram.

Figure 7-5. USB-PD BMC TX/Rx Block Diagram

Figure 7-6 shows the transmission of the BMC data on top of the DC bias. Note that the DC bias can be anywhere between the minimum and maximum threshold for detecting a Sink attach. This note means that the DC bias can be above or below the VOH of the transmitter driver.

Figure 7-6. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the CCy lines. The signal peak, $V_{T X H I}$, is set to meet the TX masks defined in the *[USB-PD Specifications](http://www.usb.org/developers/docs/)*. Note that the TX mask is measured at the far-end of the cable.

When driving the line, the transmitter driver has an output impedance of Z_{DRIVER} . Z_{DRIVER} is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. Z_{DRIVER} impacts the noise ingression in the cable.

Figure 7-7 shows the simplified circuit determining Z_{DRIVER} . It is specified such that noise at the receiver is bounded.

Figure 7-7. ZDRIVER Circuit

7.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS26750 receives a signal that follows the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Figure 7-8 shows an example of a multi-drop USB-PD connection (only the CC wire). This connection has the typical Sink (device) to Source (host) connection, but also includes cable USB-PD Tx/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (Z_{BMCRX}). The [USB-PD Specification](http://www.usb.org/developers/docs/) also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.

Figure 7-8. Example USB-PD Multi-Drop Configuration

7.3.1.6 Squelch Receiver

The TPS26750 has a squelch receiver to monitor for the bus idle condition as defined by the USB PD specification.

7.3.2 Power Management

The TPS26750 power management block receives power and generates voltages to provide power to the TPS26750 internal circuitry. These generated power rails are LDO_3V3 and LDO_1V5. LDO_3V3 can also be used as a low power output for external EEPROM memory. The power supply path is shown in [Figure 7-9.](#page-23-0)

Figure 7-9. Power Supplies

The TPS26750 is powered from either VIN 3V3 or VBUS. The normal power supply input is VIN 3V3. When powering from VIN_3V3, current flows from VIN_3V3 to LDO_3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO 3V3 to LDO 1V5 to power the 1.5-V core digital circuitry. When VIN_3V3 power is unavailable and power is available on VBUS, it is referred to as the dead-battery start-up condition. In a dead-battery start-up condition, the TPS26750 opens the VIN_3V3 switch until the host clears the dead-battery flag through I²C. Therefore, the TPS26750 is powered from the VBUS input with the higher voltage during the dead-battery start-up condition and until the dead-battery flag is cleared. When powering from a VBUS input, the voltage on VBUS is stepped down through an LDO to LDO_3V3.

7.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

7.3.2.2 VBUS LDO

The TPS26750 contains an internal high-voltage LDO which is capable of converting VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only used when VIN 3V3 is low (the dead-battery condition). The VBUS LDO is powered from VBUS.

7.3.3 Power Paths

The TPS26750 has internal sourcing power paths: PP_5V and PP_CABLE. Each power path is described in detail in this section.

7.3.3.1 Internal Sourcing Power Paths

[Figure 7-10](#page-24-0) shows the TPS26750 internal sourcing power paths. The path from PP5V to VBUS is called PP_5V. The path from PP5V to CCx is called PP_CABLE. Each path contains two back-to-back common drain N-FETs, with current clamping protection, overvoltage protection, UVLO protection, and temperature sensing circuitry. PP_5V can conduct up to 3 A continuously, while PP_CABLE can conduct up to 315 mA continuously. When disabled, the blocking FET protects the PP5V rail from high-voltage that can appear on VBUS.

Figure 7-10. Port Power Switches

7.3.3.1.1 PP_5V Current Clamping

The current through the internal PP_5V path are current limited to I_{LIM5V} . The I_{LIM5V} value is configured by application firmware. When the current through the switch exceeds I_{LIMSV} , the current limiting circuit activates within t_{iOS} _{PP} _{5V} and the path behaves as a constant current source. If the duration of the overcurrent event exceeds t_{II} _{IM}, the PP_5V switch is disabled.

7.3.3.1.2 PP_5V Local Overtemperature Shut Down (OTSD)

When PP_5V clamps the current, the temperature of the switch begin to increase. When the local temperature sensors of PP_5V or PP_CABLE detect that T $_{\rm J}$ > T_{SD_PP5V}, the PP_5V switch is disabled and the affected port enters the USB Type-C ErrorRecovery state.

7.3.3.1.3 PP_5V OVP

The overvoltage protection level is automatically configured based on the expected maximum V_{BUS} voltage, which depends upon the USB PD contract. When the voltage on the VBUS pin of a port exceeds the configured value (V_{OVP4RCP}) while PP_5V is enabled, then PP_5V is disabled within t_{PP 5V} _{ovp} and the port enters into the Type-C ErrorRecovery state.

7.3.3.1.4 PP_5V UVLO

If the PP5V pin voltage falls below its undervoltage lock out threshold ($V_{PP5V-UVLO}$) while PP_5V is enabled, then PP_5V is disabled within t_{PP_5V_uvlo} and the port that had PP_5V enabled enters into the Type-C ErrorRecovery state.

7.3.3.1.5 PP_5Vx Reverse Current Protection

If V_{VBUS} - V_{PP5V} > V_{PP_5V_RCP}, then the PP_5V path is automatically disabled within t_{PP}_{5V rcp}. If the RCP condition clears, then the PP_5V path is automatically enabled within t_{ON} .

7.3.3.1.6 PP_CABLE Current Clamp

When enabled and providing VCONN power, the TPS26750 PP CABLE power switch clamps the current to I_{VCON} . When the current through the PP_CABLE switch exceeds I_{VCON} , the current clamping circuit activates within $t_{\text{IOS-PP CABLE}}$ and the switch behaves as a constant current source.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 25

7.3.3.1.7 PP_CABLE Local Overtemperature Shut Down (OTSD)

When PP_CABLE clamps the current, the temperature of the switch begins to increase. When the local temperature sensors of PP_5V or PP_CABLE detect that T_J>T_{SD_PP5V}, the PP_CABLE switch is disabled and latched off within t_{PP} $_{CABLE}$ off. The port then enters the USB Type- \bar{C} ErrorRecovery state.

7.3.3.1.8 PP_CABLE UVLO

If the PP5V pin voltage falls below its undervoltage lock out threshold ($V_{PP5V-UVLO}$), then the PP_CABLE switch is automatically disabled within $t_{PPCABLE-off}$.

7.3.4 Cable Plug and Orientation Detection

Figure 7-11 shows the plug and orientation detection block at each CCy pin (CC1, CC2). Each pin has identical detection circuitry.

Figure 7-11. Plug and Orientation Detection Block

7.3.4.1 Configured as a Source

When configured as a source, the TPS26750 detects when a cable or a Sink is attached using the CC1 and CC2 pins. When in a disconnected state, the TPS26750 monitors the voltages on these pins to determine what, if anything, is connected. See *[USB Type-C Specification](http://www.usb.org/developers/usbtypec/)* for more information.

Table 7-1 shows the Cable Detect States for a Source.

Table 7-1. Cable Detect States for a Source (continued)

When a TPS26750 port is configured as a Source, a current I_{RnDef} is driven out each CCy pin and each pin is monitored for different states. When a Sink is attached to the pin, a pulldown resistance of Rd to GND exists. The current I_{RnDef} is then forced across the resistance Rd, generating a voltage at the CCy pin. The TPS26750 applies I_{RpDef} until it closes the switch from PP5V to VBUS, at which time application firmware can change to $I_{Rp1.5A}$ or $I_{Rp3.0A}$.

When the CCy pin is connected to an active cable VCONN input, the pulldown resistance is different (Ra). In this case, the voltage on the CCy pin lowers the PD controller recognizes it as an active cable.

The voltage on CCy is monitored to detect a disconnection depending upon which Rp current source is active. When a connection has been recognized and the voltage on CCy subsequently rises above the disconnect threshold for t_{CC} , the system registers a disconnection.

7.3.4.2 Configured as a Sink

When a TPS26750 port is configured as a Sink, the TPS26750 presents a pulldown resistance R_{SNK} on each CCy pin and waits for a Source to attach and pull up the voltage on the pin. The Sink detects an attachment by the presence of VBUS and determines the advertised current from the Source based on the voltage on the CCy pin.

7.3.4.3 Configured as a DRP

When a TPS26750 port is configured as a DRP, the TPS26750 alternates the CCy pins of the port between the pulldown resistance, R_{SNK} , and pullup current source, I_{Rn} .

7.3.4.4 Dead Battery Advertisement

The TPS26750 supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source provides a voltage on VBUS. TPS26750 hardware is configured to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd once the device no longer requires power from VBUS.

7.3.5 Overvoltage Protection (CC1, CC2)

The TPS26750 detects when the voltage on the CC1 or CC2 pin is too high or there is reverse current into the PP5V pin and takes action to protect the system. The protective action is to disable PP_CABLE within tpP $CABLE$ FSD and disable the USB PD transmitter.

Figure 7-12. Overvoltage and Reverse Current Protection for CC1 and CC2

7.3.6 Default Behavior Configuration (ADCIN1, ADCIN2)

Note

This functionality is firmware controlled and subject to change.

The ADCINx inputs to the internal ADC control the behavior of the TPS26750 in response to VBUS being supplied when VIN 3V3 is low (that is the dead-battery scenario). The ADCINx pins must be externally tied to the LDO 3V3 pin via a resistive divider as shown in the following figure. At power-up the ADC converts the ADCINx voltage and the digital core uses these two values to determine start-up behavior. The available start-up configurations include options for ¹²C target address of I2Ct SCL/SDA, sink path control in dead-battery, and default configuration.

Figure 7-13. ADCINx Resistor Divider

The device behavior is determined in several ways depending upon the decoded value of the ADCIN1 and ADCIN2 pins. The following table shows the decoded values for different resistor divider ratios. See *[Pin](#page-33-0) [Strapping to Configure Default Behavior](#page-33-0)* for details on how the ADCINx configurations determine default device behavior. See *I ²[C Address Setting](#page-32-0)* for details on how ADCINx decoded values affects default I2C target address.

Table 7-2. Decoding of ADCIN1 and ADCIN2 Pins

(1) See *I ²[C Address Setting](#page-32-0)* to see the exact meaning of I2C Address Index.

(2) See *[Pin Strapping to Configure Default Behavior](#page-33-0)* for how to configure a given ADCINx decoded value.

7.3.7 ADC

The TPS26750 ADC is shown in Figure 7-14. The ADC is an 8-bit successive approximation ADC. The input to the ADC is an analog input mux that supports multiple inputs from various voltages and currents in the device. The output from the ADC is available to be read and used by application firmware.

Copyright © 2018, Texas Instruments Incorporated

Figure 7-14. SAR ADC

7.3.8 BC 1.2 (USB_P, USB_N)

The TPS26750 supports BC 1.2 as a Portable Device or Downstream Port using the hardware shown in [Figure](#page-29-0) [7-15.](#page-29-0)

Figure 7-15. BC1.2 Hardware Components

7.3.9 Digital Interfaces

The TPS26750 contains several different digital interfaces which can be used for communicating with other devices. The available interfaces include one I2C controller, one I2C target and additional GPIOs.

7.3.9.1 General GPIO

GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input . The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO 3V3 and LDO 1V5 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer can be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.

Table 7-3. GPIO Functionality Table

7.3.9.2 I ²C Interface

The TPS26750 features two I²C interfaces that uses an I²C I/O driver like the one shown in [Figure 7-16.](#page-30-0) This I/O consists of an open-drain output and an input comparator with de-glitching.

Figure 7-16. I ²C Buffer

7.3.10 Digital Core

Figure 7-17. Digital Core Block Diagram

7.3.11 I ²C Interface

The TPS26750 has one I2C target interface ports: I2Ct. I2C port I2Ct is comprised of the I2Ct_SDA, I2Ct_SCL, and I2Ct IRQ pins. This interface provide general status information about the TPS26750, as well as the ability to control the TPS26750 behavior, supporting communications to/from a connected device and/or cable supporting BMC USB-PD, and providing information about connections detected at the USB-C receptacle.

When the TPS26750 is in 'APP ' mode TI recommends to use standard mode or Fast mode (that is a clock speed no higher than 400 kHz). However, in the BOOT mode when a patch bundle is loaded Fast Mode Plus can be used (see fSCLS).

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 31

The TPS26750 has one I²C controller interface port. I²C is comprised of the I2C_SDA and I2C_SCL pins. This interface can be used to read from or write to external target devices.

During boot, the TPS26750 attempts to read patch and Application Configuration data from an external EEPROM with a 7-bit target address of 0x50. The EEPROM must be at least 36 kilo-bytes.

Table 7-4. I2C Summary

7.3.11.1 I ²C Interface Description

The TPS26750 supports Standard and Fast mode I²C interfaces. The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pullup resistor. Data transfer can be initiated only when the bus is not busy.

A controller sending a Start condition, a high-to-low transition on the SDA input and output, while the SCL input is high initiates $1²C$ communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The controller sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a target receiver is addressed, it must generate an ACK after each byte is received. Similarly, the controller must generate an ACK after each byte that it receives from the target transmitter. Setup and hold times must be met to ensure proper operation.

A controller receiver signals an end of data to the target transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the target. The controller receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the controller to generate a Stop condition.

Figure 7-18 shows the start and stop conditions of the transfer. [Figure 7-19](#page-32-0) shows the SDA and SCL signals for transferring a bit. [Figure 7-20](#page-32-0) shows a data transfer sequence with the ACK or NACK at the last clock pulse.

Figure 7-18. I ²C Definition of Start and Stop Conditions

Figure 7-20. I ²C Acknowledgment

7.3.11.1.1 I ²C Clock Stretching

The TPS26750 features clock stretching for the I²C protocol. The TPS26750 target I²C port can hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The controller communicating with the target must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the target is clock stretching, the clock line remains low.

The controller must wait until it observes the clock line transitioning high plus an additional minimum time (4 μs for standard 100-kbps ${}^{12}C$) before pulling the clock low again.

Any clock pulse can be stretched but typically it is the interval before or after the acknowledgment bit.

7.3.11.1.2 I ²C Address Setting

The I2C controller must only use I2Ct_SCL/SDA for loading a patch bundle.

Once the boot process is complete, the port has a unique target address on the I2Ct SCL/SDA bus as selected by the ADCINx pins.

1²C ADDRESS INDEX	TARGET ADDRESS							AVAILABLE				
(DECODED FROM ADCIN1 AND ADCIN2 (1)	BIT ₇	BIT ₆	BIT ₅	BIT ₄	BIT ₃	BIT ₂	BIT ₁	BIT ₀	DURING BOOT			
#1	0							R/W	Yes			
#2	0							R/W	Yes			
#3	0							R/W	Yes			
#4	0							R/W	Yes			

Table 7-5. I2C Default Target Address for I2Ct_SCL/SDA.

(1) See *[Pin Strapping to Configure Default Behavior](#page-33-0)* details about ADCIN1 and ADCIN2 decoding.

7.3.11.1.3 Unique Address Interface

The Unique Address Interface allows for complex interaction between an I²C controller and a single TPS26750. The I²C target sub-address is used to receive or respond to Host Interface protocol commands. [Figure 7-21](#page-33-0) and [Figure 7-22](#page-33-0) show the write and read protocol for the I²C target interface, and a key is included in [Figure 7-23](#page-33-0) to explain the terminology used. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.

[TPS26750](https://www.ti.com/product/TPS26750)

Figure 7-23. I ²C Read/Write Protocol Key

7.4 Device Functional Modes

7.4.1 Pin Strapping to Configure Default Behavior

Continuation of protocol

During the boot procedure, the device reads the ADCINx pins and set the configurations based on the table below. The device then attempts to load a configuration from an external EEPROM on the I2Cc bus. If no EEPROM is detected, then the device waits for an external host to load a configuration.

When an external EEPROM is used, each device is connected to a unique EEPROM, and cannot be shared for multiple devices. The external EEPROM is set at 7-bit target address 0x50.

ÈΥΔS

NSTRUMENTS

Table 7-6. Device Configuration using ADCIN1 and ADCIN2

(1) See [Table 7-5](#page-32-0) to see the exact meaning of l^2C Address Index.

 (2) See [Table 7-2](#page-28-0) for how to configure a given ADCINx decoded value.

7.4.2 Power States

The TPS26750 can operate in one of three different power states: Active, Idle, or Sleep. The Modern Standby mode is a special case of the Idle mode. The functionality available in each state is summarized in Table 7-7. The device automatically transitions between the three power states based on the circuits that are active and required. See Figure 7-24. In the Sleep state, the TPS26750 detects a Type-C connection. Transitioning between the Active mode to Idle mode requires a period of time (T) without any of the following activity:

- Incoming USB PD message
- Change in CC status
- GPIO input event
- I²C transactions
- Voltage alert
- **Fault alert**

Figure 7-24. Flow Diagram for Power States

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 35

Table 7-7. Power Consumption States (continued)

(1) This mode is used for: I_{VIN} $3V3.ActSrc$.

 (2) This mode is used for: I_{VIN} 3V3, Sleep

 (3) This mode is used for: $P_{MstbySrc}$

(4) This mode is used for: P_{MstbySnk}

(5) This mode is used for: I_{VIN} $_{3V3,ActShk}$

7.5 Thermal Shutdown

The TPS26750 features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of T_{SD_MAIN}. The temperature shutdown has a hysteresis of T_{SDH_MAIN} and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal PP5V-to-VBUS power path and disables both power paths and the VCONN power path when either exceeds $T_{SD-PP5V}$. Once the temperature falls by at least T_{SDH} _{PP5V}, the path can be configured to resume operation or remain disabled until re-enabled by firmware.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS26750 is a stand-alone Type-C PD controller for power-only USB-PD applications. Initial device configuration is configured from an external EEPROM through a firmware configuration bundle loaded on to the device during boot. The bundle is loaded over l^2C from an external EEPROM. The TPS26750 firmware configuration can be customized for each specific application. The firmware configuration can be generated through the Web Tool.

The TPS26750 is ideal for single port power applications supporting the following PD architectures.

- Designs for both Power Provider (Source) and Power Consumer (Sink)
- Designs for Power Consumer (Sink)

An external EEPROM is required to download a pre-configured firmware on the TPS26750 device through the I ²C interface.

The TPS26750 firmware can be configured using the Web Tool for the application-specific PD charging architecture requirements and data roles. The tool also provides additional optional firmware configuration that integrates control for select Battery Charger Products (BQ). The TPS26750 I ²C controller interfaces with the Battery Chargers with pre-configured GPIO settings and I2C controller events. The Application Customization Tool available with the TPS26750 provides details of the supported Battery Charger Products (BQ).

8.2 Typical Application

The following show the block diagrams for various applications. Note that some of these features are GPIO usage dependent.

Figure 8-1. TPS26750 Battery Charger & Full System Block Diagram

Figure 8-2. TPS26750 Battery Charger System Block Diagram

8.2.1 Design Requirements

8.2.1.1 Programmable Power Supply (PPS) - Design Requirements

Programmable Power Supply (PPS) defines a specific voltage and current (Augmented Power Data Object) that is used in direct charging applications. A PPS source needs to meet the source voltage and current resolution required for direct charging applications. A PPS sink requests the voltage and current required for direct charging within the capabilities of PPS source.

Table 8-2. PPS Sink 60W/100W Requirements

8.2.1.2 Liquid Detection Design Requirements

Portable Type-C and PD applications are subject to environments that wet the Type-C connector. Liquid on the Type-C connector leads to corrosion or system damage. Detecting liquid leverages the SBU1/2 pins on the Type-C connector to not interfere with USB2/3 operation or PD communication.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 39

Figure 8-3. Liquid Detection Cases

8.2.1.3 BC1.2 Application Design Requirements

The PD controller taps the USB D+ and D- pins to provide BC1.2 detection and advertisement. The USB D+ and D- are connected to the USB Host (DFP) or USB Device (UFP) from the Type-C connector for Charging Data Port applications.

8.2.1.4 USB Data Support Design Requirements

For USB3 operation, the SSTX/RX are muxed to the Type-C connector. A SuperSpeed Mux generally has two control signals; enable and plug orientation. The PD controller determines when a connection is detected and drives the required GPIO to control the SuperSpeed Mux.

8.2.1.5 EPR Design Requirements

Figure 8-4. EPR Implemenation Diagram

The TPS26750 works in conjunction with the TPD4S480 to provide the following functionality in USB-PD EPR:

- Short to VBUS protection for direct shorts to CC1 and CC2 pins of the Type-C connector.
- Short to VBUS protection for the liquid detection circuitry that is connected to the SBU1 and SBU2 pins of the Type-C connector, if the liquid detection feature is implemented.
- Voltage level translation from up the EPR maximum voltage down to the operation range of the VBUS pins of the TPS26750.
- Gate Drive for a high voltage NMOS transitor to allow the internal 5V power path to be used to source 5V in systems that only require a 5V output.

The TPS26750 also provides an analog signal that is driven to 9V with a 10uA capable charge pump. This signal is buffered with 2 source followers to provide a level shifted signal to control an external power switch, as shown in the figure below.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 41

Figure 8-5. POWER_PATH_EN Buffer

8.2.2 Detailed Design Procedure

8.2.2.1 Programmable Power Supply (PPS)

The TPS26750 supports Programmable Power Supply (PPS) source and sink. When the TPS26750 negotiates a PPS contract as a source, the device enables the high-voltage power path (PPHV for D variant, PPEXT for S variant) and communicate with the supported TI battery charger ([BQ25792](https://www.ti.com/product/BQ25792) and [BQ25756\)](https://www.ti.com/product/BQ25756) to supply the negotiated voltage. TPS26750 only supports PPS within a 5V to 21V range according to PD 3.1 specification and is enabled through the Application Customization Tool.

Figure 8-6. TPS26750 PPS with Battery Charger

8.2.2.2 Liquid Detection

The TPS26750 supports liquid detection using the built-in internal ADC and GPIO with external circuitry. [Figure](#page-42-0) [8-7](#page-42-0) and [Figure 8-8](#page-42-0) show the hardware implementation for liquid detection with the TPS26750. The [TPD4S480](https://www.ti.com/product/TPD2S300) is used to protect the GPIO, ADC, and LDO 3V3 pins from over voltage conditions when there is liquid shorting VBUS to the SBU1/2 pins. shows the recommended components used to implement the external liquid detection circuitry. When liquid is detected, the TPS26750 takes action to protect the Type-C port. Systems using an embedded host controller can leverage the Host Interface for additional notification and control.

Figure 8-7. TPS26750 Liquid Detection Block Diagram - 2 GPIO Control

Figure 8-8. TPS26750 Liquid Detection Block Diagram - 1 GPIO Control

8.2.2.3 BC1.2 Application

The TPS26750 supports BC1.2 detection and advertisement modes and are configurable through the Web Tool.

Figure 8-9. BC1.2 Application Block Diargam

8.2.2.4 USB Data Support

The TPS26750 supports USB data speed up to USB 3.2 Gen 2. When entering USB enumeration, the TPS26750 controls USB SuperSpeed Mux [\(TUSB1142](https://www.ti.com/product/TUSB1142)) using GPIO controls. The GPIO control is configured through using the Application Customization Tool, GPIO events are found in the Technical Reference Manual.

Figure 8-10. TPS26750 USB Data Support

8.2.2.5 Power Delivery EPR Support

In order to support EPR using the TPS26750, the following requirements must be met:

- Short to VBUS protection for CC1/CC2 for voltages up the the maximum EPR voltage of the design
- If Liquid Detection is implemented, then short to VBUS protection for SBU1/SBU2 for voltages up the the maximum EPR voltage of the design
- Voltage level translation from up the maximum EPR voltage down to the operation range of the VBUS pin of the TPS26750
- Level Translation/Buffering of the POWER_PATH_EN pin to implement power switch control

8.2.3 Application Curves

8.2.3.1 Programmable Power Supply (PPS) Application Curves

The following are captured when the TPS26750 is acting as a PPS Source. The VBUS plot shows the PPS negotiation increasing and decreasing from 5V to 21V to 5V. The PD negotaition snap shot shows the VBUS requested voltage increasing by 100mV.

Figure 8-11. PPS PD Negotiation VBUS Increasing/Decreasing

Figure 8-12. PPS PD Negotiation Log

8.2.3.2 Liquid Detection Application Curves

The figures below show the liquid detection behavior with corrosion mitigation disabled and enabled. Liquid is detected on both Liquid Detection Behavior - No Corrosion Mitigation and Liquid Detection Behavior - Corrosion Mitigation on the SBU2 pin.

Figure 8-13. Liquid Detection Behavior - No Corrosion Mitigation

Figure 8-14. Liquid Detection Behavior - Corrosion Mitigation

Liquid Detection occurs in burst which can be configured. When the PD Controller checks for liquid it toggles the SBU1/2 circuitry, and pulls down the SBU1/2 circuitry when liquid detection is disabled.

Figure 8-15. Liquid Detection and SBU1/2 Toggle

8.2.3.3 BC1.2 Application Curves

The plots below show the BC1.2 advertisement and detection with the TPS26750.

Figure 8-16. BC1.2 DCP Advertisement

Figure 8-17. BC1.2 CDP Advertisement

Figure 8-18. BC1.2 DCP Detection

Figure 8-19. BC1.2 CDP Detection

8.2.3.4 USB Data Support Application Curves

The following show the control signals used by a USB SuperSpeed Mux. For a normal orientation, the CC1 pin is connected. For a flipped orientation, the CC2 pin is connected.

Figure 8-20. USB SuperSpeed Mux Control - Normal Orientation

Figure 8-21. USB SuperSpeed Mux Control - Flipped Orientation

8.2.3.5 EPR Application Curves

The following show the PD connection communication required to establish and maintain a 48V EPR contract.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 49

Table 8-4. 48V EPR Sink Contract with Keep Alive Shown PD Log (continued)

[TPS26750](https://www.ti.com/product/TPS26750)

Figure 8-22. 48V EPR Contract Negotiation VBUS and VBUS LV

8.3 Layout

8.3.1 TPS26750 - Layout

8.3.1.1 Layout Guidelines

Proper routing and placement maintain signal integrity for high speed signals and improve the heat dissipation from the power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. Best practice is to consult with board manufacturing to verify manufacturing capabilities.

8.3.1.1.1 Recommended Via Size

Proper via stitching is recommended to carrying current for the VBUS power paths and grounding. The recommended minimum via size is shown below, but larger vias are an option for low density PCB designs. A single via is capable of carrying 1A, verify the tolerance with the board manufacturing. Vias are recommended to be tented when located close to the PD controller.

Figure 8-23. Recommend Minimum Via Size

8.3.1.1.2 Minimum Trace Widths

Below are the minimum trace widths for analog and digital pins. The trace width limitations are also defined by the board manufacturing process used. Consult with manufacturing for determining the minimum trace widths and tolerance.

Table 8-5. Minimum Trace Width

8.3.1.2 Layout Example

8.3.1.2.1 TPS26750 Schematic Layout Example

Follow the differential impedances for Super / High Speed signals defined by their specifications (USB2.0). All I/O are fanned out to provide an example for routing out all pins, not all designs utilize all of the I/O on the TPS26750.

Figure 8-24. Example Schematic

8.3.1.2.2 TPS26750 Layout Example - PCB Plots

The following TPS26750 PCB Layout figures show the recommended layout, placement, and routing.

Figure 8-26. TPS26750 PCB Layout - Bottom Composite

Figure 8-27. TPS26750 PCB Layout - Top Layer 1

Figure 8-28. TPS26750 PCB Layout - GND Layer 2

Figure 8-29. TPS26750 PCB Layout - Signal Layer 3

Figure 8-30. TPS26750 PCB Layout - Signal Layer 4

Figure 8-31. TPS26750 PCB Layout - GND Layer 5

Figure 8-32. TPS26750 PCB Layout - Bottom Layer 6

8.3.1.2.2.1 TPS26750 Component Placement

LDO_1V5 (pin 4), LDO_3V3 (pin 1), and VIN_3V3 (pin 32)

The decoupling capacitors for LDO_3V3, LDO_1V5, and VIN_3V3 (C15, C16, and C17 respectively) need to be placed as close as possible to TPS26750 device for optimal performance. For this example to minimize solution size, the decoupling capacitors are placed on the bottom layer with their ground pads directly underneath the ground pad of TPS26750. Use a maximum of one via per pin from TPS26750 to the decoupling capacitors if placed on a different layer. Use a minimum of 10mil trace width to route these three traces, preferably with 16mil trace width if possible.

CC1 (pin 24) and CC2 (pin 25)

CC1 (C11) and CC2 (C10) capacitors need to be placed as close as possible to their respective pins and on the same layer as the TPS26750 device. When routing the CCx traces, DO NOT via to another layer in between the CCx pins of the TPS26750 to the CCx capacitors. Check to make sure the CCx capacitors are not place outside the CC trace creating an antenna, instead have the traces pass directly through the CCx capacitor pads as shown in the example layout (refer to figure 10-21). Use a minimum of 10mil trace width to ensure Vconn support (5V/0.6A).

8.3.1.2.2.2 TPS26750 PP5V

The 10uF decoupling capacitor (C8) need to be placed as close as possible to the PP5V pins of TPS26750. DO NOT use traces for PP5V. The PP5V power plane needs to be sized to support up to 3.6A (up to 3A for sourcing, 600mA for Vconn). When connecting the PP5V pins (pins 28 and 29) to the 5V power plane, use a minimum of 4 vias in parallel and close to the device to improve current sharing. Minimize the bottle necks cause by other vias or traces, large bottle necks reduces the efficiency of the power plane. The bulk capacitors (C6, C7, and C9) represent capacitances from the system 5V rail, these are placed further away from TPS26750 on the same PP5V power plane. Refer to figure 10-21 and figure 10-22 for placement and trace reference.

8.3.1.2.2.3 TPS26750 PP_EXT

Place the PP_EXT decoupling capacitors (C12, C13, and C14) as close as possible to TPS26750, these do not need to be on the same layer as the device. The PP_EXT power plane needs to be sized to support up to 5A of current. When connecting the PP_EXT plane to a different layer, use a minimum of 6 vias in parallel per layer change. It is highly recommended to have more than 6 vias if possible for layer change to improve current sharing and efficiency.

8.3.1.2.2.4 TPS26750 VBUS

VBUS (pins 26 and 27)

Place the VBUS decoupling capacitor (C37) as close as possible to the VBUS pin of the excernal NMOS transistor (Q8), the capacitor does not need to be on the same layer as the device. The VBUS power plane need to be sized to support up to 3A o fcurrent if the 5V power path is utalized. If this 5V power path is not utilized, then the power path can be sized to support 100mA of current. When connecting the VBUS pins (pins 26 and 27) plane to a different layer, use a minimum of 3 vias per layer change.

At the Type-C port/connector, it is recommended to use minimum of 6 vias from the connector VBUS pins for layer changes. Place the 10nF caps (C2, C3, C4, and C5) as close as possible to the connector VBUS pins as shown in figure 10-22.

When implemented with the TPD4S480, the TPS26750 does not require an external TVS protection device, but the power switch used in the system may require the addition of a TVS protection diode. Please refer to the datasheet of the switch selected to ensure that any protection requirements are met.

The VBUS line of the type C connector needs to be routed to the external power path in a manner that supports it's current and voltage needs. Please refer to the datasheet of the switch selected to ensure that any routing and current requirements are met.

8.3.1.2.2.5 TPS26750 I/O

I2C, ADCIN1/2, and GPIO pins

Fan these traces out from the TPS26750, use vias to connect the net to a routing layer if needed. For these nets, use 4mil to 10mil trace width.

I2Cc_SDA/SCL/IRQ (pins 8, 9, and 10) and I2Ct_SCL/SDA/IRQ (pins 15, 16, and 17)

Minimize trace width changes to avoid I2C communication issues.

ADCIN1 and ADCIN2 (pins 2 and 3)

Keep the ADCINx traces away from switching elements. If a resistor divider is used, place the divider close to LDO_3V3 or LDO_1V5.

GPIO (pins 5, 6, 7, 18, 22, 23, 31, 30, and 13)

Separate GPIO traces running in parallel by a trace width. Keep the GPIOx traces away from switching elements.

8.3.1.2.2.6 TPS26750 PPEXT Gate Driver

POWER_PATH_EN (pin 20)

The POWER_PATH_EN pin (pin 20) shall be connected to the gate of an NMOS source follower pair that implement a level shifter and buffer (Q6,Q7, R34 and R35) . The pull up resistors of the follower shall be connected the LDO_3V3 pin (pin 1) as shown in [Figure 8-24.](#page-53-0)

This circuit is a non-inverting buffer that will create a 3.3V signal that is driven to 3.3V when the power switch selected needs to be driven to ground to be enabled, then an inverting circuit can be implemented by removiung Q7 and R35. This implements and inverting level shifter that will be driven to ground when the switch is to be enabled.

8.3.1.2.2.7 TPS26750 GND

The GND pad is used to dissipate heat for the TPS26750 device. Connect the GND pins (11, 12, 14 and 31) to the Ground pad (39) underneath the TPS26750 device. Connect the through hole vias from the ground pad on the top layer to a copper pour on the bottom layer to help dissipate heat. Additional vias can be added to improve thermal dissipation.

Copyright © 2024 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSH67&partnum=TPS26750)* 59

8.4 Power Supply Recommendations

8.4.1 3.3-V Power

8.4.1.1 VIN_3V3 Input Switch

The VIN_3V3 input is the main supply of the TPS26750 device. The VIN_3V3 switch (see *[Power Management](#page-22-0)*) is a uni-directional switch from VIN_3V3 to LDO_3V3, not allowing current to flow backwards from LDO_3V3 to VIN_3V3. This switch is on when the 3.3-V supply is available and the dead-battery flag is cleared. The recommended capacitance C_{VIN 3V3} (see *Recommended Capacitance*) must be connected from the VIN_3V3 pin to the GND pin).

8.4.2 1.5-V Power

The internal circuitry is powered from 1.5 V. The 1.5-V LDO steps the voltage down from LDO_3V3 to 1.5 V. The 1.5-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, and memory. The 1.5-V LDO also provides power to all internal low-voltage analog circuits. Connect the recommended capacitance C_{LDO_1V5} (see *Recommended Capacitance*) from the LDO_1V5 pin to the GND pin.

8.4.3 Recommended Supply Load Capacitance

Recommended Capacitance lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

- *[USB-PD Specifications](http://www.usb.org/developers/docs/)*
- *[USB Power Delivery Specification](http://www.usb.org/developers/usbtypec/)*

9.3 Support Resources

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

USB Type-C® is a registered trademark of USB Implementers Forum.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

RSM 32 VQFN - 1 mm max height

4 x 4, 0.4 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

RSM0032B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RSM0032B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSM0032B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated