





UCC15240-Q1 SLUSF13 – AUGUST 2023

UCC15240-Q1 Automotive 2.5-W, 24-V V_{IN}, 24-V V_{OUT}, High-Density, > 3 kV_{RMS}, Isolated DC/DC Module

1 Features

TEXAS

INSTRUMENTS

- Fully integrated high-density isolated DC/DC module with isolation transformer
- Isolated DC/DC for driving: IGBTs, SiC, and Si MOSFETs
- Input voltage range: 21 V to 27 V with 32-V absolute maximum
- 2.5-W output power at $T_A \le 85^{\circ}C$ and 2.0-W output power at $T_A \le 105^{\circ}C$
- Adjustable single or dual output voltages (using resistors) with < ±1.3 % regulation accuracy over full operating range
- Low electromagnetic emission with spread spectrum modulation and integrated transformer design
- Enable, Power Good, UVLO, OVLO, soft-start, short-circuit, power-limit, under-voltage, overvoltage, and over-temperature protection
- CMTI > 150 kV/µs
- AEC-Q100 qualified for automotive applications
 - Temperature grade 1: $-40^{\circ}C \le T_{J} \le 150^{\circ}C$
 - Temperature grade 1: -40 °C \leq T_A \leq 125°C
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Planned safety-related certifications:
 - 5657-VPK basic isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 3000-V_{RMS} isolation for 1 minute per UL1577
 - Basic insulation per CQC GB4943.1
- 36-pin, wide SSOP package

2 Applications

- Hybrid, electric and power train system (EV/HEV)
 - Inverter and motor control
 - On-board (OBC) and wireless charger
- DC/DC converter
- Grid infrastructure
 - EV charging station power module
 - DC charging (pile) station
 - String inverter
- Motor drives
 - AC Inverters and VF Drives, Robot servo drive
- Industrial transport
 - Off-highway vehicles electric drive

3 Description


UCC15240-Q1 is an automotive qualified high isolation voltage DC/DC power module designed to provide power to IGBT or SiC gate drivers. The UCC15240-Q1 integrates a transformer and DC/DC controller with a proprietary architecture to achieve high efficiency with very low emissions. The high-accuracy output voltages provide better channel enhancement for higher system efficiency without over-stressing the power device gate.

The UCC15240-Q1 provides up to 2.5W (typical) of isolated output power at high efficiency. Requiring a minimum of external components and including on-chip device protection, the module provides extra features such as input undervoltage lockout, overvoltage lockout, output voltage power-good comparators, overtemperature shutdown, soft-start time-out, adjustable isolated positive and negative output voltage, an enable pin, and an open-drain output power-good pin.


Package Information

ORDERABLE PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
UCC15240QDWNRQ1	DWN (SSOP, 36)	12.83 mm × 7.5 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application



Typical Power-up Sequence



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Device Comparison	3
6 Pin Configuration and Functions	4
7 Specifications	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	6
7.3 Recommended Operating Conditions	6
7.4 Thermal Information	6
7.5 Insulation Specifications	7
7.6 Electrical Characteristics	8
7.7 Safety Limiting Values	.10
8 Safety-Related Certifications	.12
9 Insulation Characteristics	.12
10 Typical Characteristics	12
11 Detailed Description	
11.1 Overview	
11.2 Functional Block Diagram	. 18

11.3 Feature Description	. 19
11.4 Device Functional Modes	.28
12 Application and Implementation	.29
12.1 Application Information	
12.2 Typical Application	
12.3 Application Curves	
12.4 System Examples	
12.5 Power Supply Recommendations	
12.6 Layout.	
13 Device and Documentation Support	
13.1 Documentation Support	
13.2 Receiving Notification of Documentation Updates.	
13.3 Support Resources	
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	
13.6 Glossary	.51
14 Mechanical, Packaging, and Orderable	
Information	. 52
15 Tape and Reel Information	
•	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2023	*	Initial release



5 Device Comparison

DEVICE NAME	V _{VIN} Range	Output (VDD-VEE) Adjustable Range	Typical power	Isolation rating
UCC14240-Q1	21 V to 27 V	15 V to 25 V	2 W	Basic
UCC14241-Q1	21 V to 27 V	15 V to 25 V	2 W	Reinforced
UCC14140-Q1	8 V to 18 V	15 V to 25 V	1 W	Basic
00014140-Q1	10.8 V to 13.2 V	15 V to 25 V	1.5 W	- Dasic
UCC14141-Q1	8 V to 18 V	15 V to 25 V	1 W	Reinforced
00014141-01	10.8 V to 13.2 V	15 V to 25 V	1.5 W	Reiniorceu
UCC14340-Q1	13.5 V to 16.5 V	15 V to 25 V	1.5 W	Basic
UCC14341-Q1	13.5 V to 16.5 V	15 V to 25 V	1.5 W	Reinforced
	12 V to 15 V	12 V to 15 V	1.5 W	
UCC14130-Q1	15 V to 18 V	15 V to 18 V	1.5 W	Basic
00014130-01	10 V to 18 V	10 V to 12 V	1 W	- Dasic
	14 V to 18 V	10 V to 18 V	1 W	
	12 V to 15 V	12 V to 15 V	1.5 W	
110044424 04	15 V to 18 V	15 V to 18 V	1.5 W	Deinferred
UCC14131-Q1	10 V to 18 V	10 V to 12 V	1 W	- Reinforced
	14 V to 18 V	10 V to 18 V	1 W	
UCC15240-Q1	21 V to 27 V	15 V to 25 V	2.5 W	Basic
UCC15241-Q1	21 V to 27 V	15 V to 25 V	2.5 W	Reinforced

Table 5-1. Device Comparison Table



6 Pin Configuration and Functions






Table 6-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		DESCRIPTION
GNDP	1, 2, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18	G	Primary-side ground connection for VIN. PIN 1,2, and 5 are analog ground. PIN 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, and 18 are power ground. Place several vias to copper pours for thermal relief. See <i>Layout Guidelines</i> section.
PG	3	о	Active low power-good open-drain output pin. \overline{PG} remains low when $(V_{VIN_UVLOP} \le V_{VIN} \le V_{VIN_OVLOP})$; $(V_{VDD_UVP} \le V_{FBVDD} \le V_{VDD_OVP})$; $(V_{VEE_UVP} \le V_{FBVEE} \le V_{VEE_OVP})$; $T_{J_Primary} \le TSHUTP_{PRIMARY_RISE}$; and $T_{J_secondary} \le TSHUTS_{SECONDARY_RISE}$
ENA	4	I	Enable pin. Forcing ENA LOW disables the device. Pull HIGH to enable normal device functionality. 5.5-V recommended maximum.
VIN	6, 7	Р	Primary input voltage. PIN 6 is for analog input, and PIN 7 is for power input. For PIN 7, connect one $10-\mu$ F ceramic capacitor from power VIN PIN 7 to power GNDP PIN 8. Connect a $0.1-\mu$ F high-frequency bypass ceramic capacitor close to PIN 7 and PIN 8.
VEE	19, 20, 21, 22, 23, 24, 25,26, 27, 30,31, 36	G	Secondary-side reference connection for VDD and COM. The VEE pins are used for the high current return paths.



Table 6-1. Pin Functions (continued)

	PIN		DESCRIPTION
NAME	NO.		DESCRIPTION
VDD	28, 29	Р	Secondary-side isolated output voltage from transformer. Connect a 2.2- μ F and a parallel 0.1- μ F ceramic capacitor from VDD to VEE. The 0.1- μ F ceramic capacitor is the high frequency bypass and must be next to the IC pins. A 4.7- μ F or 10- μ F ceramic capacitor can be used instead of 2.2 μ F to further reduce the output ripple voltage
RLIM	32	Р	Secondary-side second isolated output voltage resistor to limit the source current from VDD to COM node, and the sink current from COM to VEE. Connect a resistor from RLIM to COM to regulate the (COM – VEE) voltage. See R_{LIM} Resistor Selection for more detail.
FBVEE	33	I	Feedback (COM – VEE) output voltage sense pin used to adjust the output (COM – VEE) voltage. Connect a resistor divider from COM to VEE so that the midpoint is connected to FBVEE, and the equivalent FBVEE voltage when regulating is 2.5 V. Add a 330-pF ceramic capacitor for high frequency decoupling in parallel with the low-side feedback resistor. The 330-pF ceramic capacitor for high frequency bypass must be next to the FBVEE and VEEA IC pins on top layer or back layer connected with vias.
FBVDD	34	I	Feedback (VDD – VEE) output voltage sense pin and to adjust the output (VDD – VEE) voltage. Connect a resistor divider from VDD to VEE so that the midpoint is connected to FBVDD, and the equivalent FBVDD voltage when regulating is 2.5 V. Add a 330-pF ceramic capacitor for high frequency decoupling in parallel with the low-side feedback resistor. The 330-pF ceramic capacitor for high frequency bypass must be next to the FBVDD and VEEA IC pins on top layer or back layer connected with vias.
VEEA	35	G	Secondary-side analog sense reference connection for the noise sensitive analog feedback inputs, FBVDD and FBVEE. Connect the low-side feedback resistors and high frequency decoupling filter capacitor close to the VEEA pin and respective feedback pin FBVDD or FBVEE. Connect to secondary-side gate drive lowest voltage reference, VEE. Use a single point connection and place the high frequency decoupling ceramic capacitor close to the VEEA pin. See <i>Layout Guidelines</i> section.

(1) P = power, G = ground, I = input, O = output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

Parameters	PIN	MIN	TYP MAX	UNIT
	VIN to GNDP	-0.3	32	V
	ENA, PG to GNDP	-0.3	7	V
	VDD, VEE, RLIM, FBVDD, FBVEE to VEE	-0.3	32	V
P _{OUT_VDD_MAX}	Total (VDD-VEE) output power at T _A =25°C		2.5	W
IRLIM_MAX_RMS_SOURCE	Max RLIM pin rms current sourcing from VDD to RLIM. (16% average run time over lifetime of 24,500 hr)		0.125	А
I _{RLIM_MAX_RMS_SINK}	Max RLIM pin rms current sinking from RLIM to VEE. (16% average run time over lifetime of 24,500 hr)		0.125	А
TJ	Operating junction temperature range	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 Section 7.2	±500	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PIN		MIN	TYP	MAX	UNIT
V _{VIN}	Primary-side input voltage to GNDP	21	24	27	V
V _{ENA}	Enable to GNDP	0		5.5	V
V _{PG}	Powergood to GNDP	0		5.5	V
V _{VDD}	VDD to VEE	18		25	V
V _{VEE}	COM to VEE	2.5	١	VDD-VEE	V
V _{FBVDD} , V _{FBVEE}	FBVDD, FBVEE to VEE	0	2.5	5.5	V
T _A	Ambient temperature	-40		125	°C
T _J ⁽¹⁾	Junction temperature	-40		150	°C

(1) See the (VDD-VEE) and (COM-VEE) Load Recommended Operating Area section for maximum rated values across temperature and V_{VIN} conditions for different (VDD-VEE) and (COM-VEE) output voltage settings.

7.4 Thermal Information

		DWN (SOIC)	UNIT
		36 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	52.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	28.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	25.9	°C/W
Ψ_{JA}	Junction-to-ambient characterization parameter	29.5	°C/W

	THERMAL METRIC ⁽¹⁾	DWN (SOIC) 36 PINS	UNIT
Ψ_{JT}	Junction-to-top characterization parameter	16.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	25.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W

(1) The thermal resistances (R) are based on JEDEC board, and the characterization parameters (Ψ) are based on the EVM described in the Layout section. For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
General				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm
		Minimum internal gap (internal clearance – transformer power isolation)	> 120	μm
DTI	Distance through the insulation	Minimum internal gap (internal clearance – capacitive signal isolation)	> 8.6	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	I-III	
DIN EN I	EC 60747-17 (VDE 0884-17) (Planned Certificati	on Targets) ⁽²⁾	II	
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1202	V _{PK}
V _{IOWM} Maximum working isolation voltage		AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	850	V _{RMS}
		DC voltage	1202	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, t = 60s (qualification); V_{TEST} = 1.2 × V_{IOTM} , t = 1 s (100% production)	4243	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50-µs waveform per IEC 62368-1	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Tested in oil (qualification test), 1.2/50 μs waveform per IEC 62368-1	6500	V _{PK}
		Method a: After I/O safety test subgroup 2/3, Vini = V_{IOTM} , tini = 60 s; Vpd(m) = 1.2 × V_{IORM} = 1442 V_{PK} , tm = 10 s	≤ 5	рС
qpd	Apparent charge ⁽⁴⁾	Method a: After environmental tests subgroup 1, Vini = V_{IOTM} , tini = 60 s; Vpd(m) = 1.2 × V_{IORM} = 1442 V_{PK} , tm = 10 s	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.5 \times V_{IORM} = 1803 V_{PK}$, $t_m = 1$ s	≤ 5	рС
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f = 1 MHz	expect < 3.5	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	Ω
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	Ω
	Pollution degree		2	
	Climatic category		40/125/21	



PARAMETER		TEST CONDITIONS	VALUE	UNIT
UL 1577 (P	lanned Certification Target)			
V _{ISO}	Withstand isolation voltage	Withstand isolation voltage $V_{TEST} = V_{ISO} = 3000 V_{RMS}$, t = 60s (qualification) $V_{TEST} = 1.2 \times V_{ISO} = 3600 V_{RMS}$, t=1 s (100% production)	3000	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.

(2) This coupler is suitable for *safe electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-terminal device

7.6 Electrical Characteristics

Over operating temperature range (T_J = -40 °C to 150 °C), V_{VIN} = 21 V to 27 V, C_{IN} = 10 µF, C_{OUT} = 2.2 µF, R_{LIM} = 1 k Ω , V_{ENA} = 5 V, unless otherwise noted. All typical values at T_A = 25 °C and V_{VIN} = 24 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY (P	rimary-side. All voltages with respec	t to GNDP)				
V _{VIN}	Input voltage range	Primary-side input voltage to GNDP	21	24	27	V
IVINQ OFF	VIN quiescent current, disabled	V _{ENA} =0 V; V _{VIN} =21 V - 27 V			700	μA
- Ivin_on_no_load	VIN operating current, enabled, No Load	V_{ENA} =5 V; V_{VIN} =21 V - 27 V; (VDD- VEE) =25-V regulating; $I_{VDD-VEE}$ = 0 mA. Single Output.			35	mA
Ivin_on_full_load	VIN operating current, enabled, Full Load	V_{ENA} =5 V; V_{VIN} =21 V - 27 V; (VDD- VEE) = 25-V regulating; $I_{VDD-VEE}$ = 60 mA. Single Output.			250	mA
UVLOP COMPARA	TOR (Primary-side. All voltages with	respect to GNDP)				
V _{VIN_ANALOG_UVLO} P_RISING	VIN analog undervoltage lockout rising threshold	Analog Comparator Always Active	7.8	8.2	8.5	V
V _{VIN_} ANALOG_UVLOP_FALL ING	VIN analog undervoltage lockout falling threshold	Analog Comparator Always Active First	7	7.4	7.7	V
V _{VIN_UVLOP_RISING}	VIN undervoltage lockout rising threshold		19	20	21	V
V _{VIN_UVLOP_FALLIN} G	VIN undervoltage lockout falling threshold		17.1	18	18.9	V
OVLO COMPARAT	OR (Primary-side. All voltages with	respect to GNDP)				
Vvin_ovlo_rising	VIN overvoltage lockout rising threshold		29.45	31	32.55	V
Vvin_ovlo_falling	VIN overvoltage lockout falling threshold		27.55	29	30.45	V
TSHUTP THERMA	L SHUTDOWN COMPARATOR (Prima	ary-side. All voltages with respect to GI	NDP)		I	
TSHUTP _{PRIMARY} _	Primary-side over-temperature shutdown rising threshold	First time at power-up T _J needs to be < 140 °C to turnon	150	160	170	°C
TSHUTP _{PRIMARY_}	Primary-side over-temperature shutdown hysteresis		15	20	25	°C
ENA INPUT PIN (P	rimary-side. All voltages with respec	t to GNDP)				
V _{EN_IR}	Input voltage rising threshold, logic HIGH	Rising edge	1.25		1.95	V
V _{EN_IF}	Input voltage falling threshold, logic LOW	Falling edge	0.84		1.50	V
I _{EN}	Enable Pin Input Current	V _{ENA} = 5.0 V		5	18	μA



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PG OPEN-DRAIN	OUTPUT PIN (Primary-side. All voltage	es with respect to GNDP)				
V _{PG_OUT_LO}	PG output-low saturation voltage	Sink Current = 5 mA, power good			0.5	V
IPG_OUT_HI	PG Leakage current	$V_{\overline{PG}}$ = 5.5 V, power not good			5	μA
Primary-side Cont	rol (All voltages with respect to GND	>)			I	
F _{SW}	Switching frequency	V _{VIN} = 24 V; V _{ENA} = 5 V; (VDD-VEE) = 25 V	11	13	15	MHz
F _{SSM}	Frequency of Spread Spectrum Modulation (SSM) triangle waveform	V _{VIN} = 24 V; V _{ENA} = 5 V; (VDD-VEE) = 25 V		90		kHz
SSM Percentage change of F _{CARRIER}	SSM Percent change of carrier frequency during Spread Spectrum Modulation (SSM) by triangle waveform	V _{VIN} = 24 V; V _{ENA} = 5 V; (VDD-VEE) = 25 V		5		%
t _{SOFT_START_TIME_O} UT	Primary-side soft-start time-out	Timer begins when VIN > UVLOP and ENA = High and reset when Powergood pin indicates Good		34.8		ms
(VDD-VEE) OUTPL	JT VOLTAGE (Secondary-side. All vol	tages with respect to VEE)				
V _{VDD_RANGE}	(VDD – VEE) Output voltage range	P_{OUT_MAX} up to 1.5W @ T _A = 105°C	18		25	V
V _{VDD_RANGE}	(VDD – VEE) Output voltage range	P_{OUT_MAX} up to 1.3W @ T_A = 105°C	15		25	V
Vvdd_dc_accurac Y	(VDD – VEE) Output voltage DC regulation accuracy	Secondary-side (VDD – VEE) output voltage, over load, line and temperature range, externally adjust with external resistor divider	-1.3		1.3	%
(VDD-VEE) REGUL	ATION HYSTERETIC COMPARATOR	(Secondary-side. All voltages with res	pect to VEE	5)		
V _{FBVDD_REF}	Feedback regulation reference voltage for (VDD – VEE)	(VDD – VEE) output in regulation	2.4675	2.5	2.5325	V
V _{fbvdd_} hyst	FBVDD Hysteresis comparator hysteresis settings. Hysteresis at the FBVDD pin. [The (VDD-VEE) hysteresis would amplify this FBVDD hysteresis by the feedback resistor divider gain.]		9	10	12.3	mV
(COM-VEE) OUTP	JT VOLTAGE (Secondary-side. All vol	tages with respect to VEE)			I	
V _{VEE_RANGE}	(COM – VEE) Output voltage range	Secondary-side (COM – VEE), adjust with external resistor divider	2.5		(VDD- VEE)	V
Vvee_dc_acuracy	(COM - VEE) Output voltage DC regulation accuracy	Secondary-side (COM – VEE) output voltage, over load, line and temperature range, externally adjust with external resistor divider	-1.3		1.3	%
(COM-VEE) REGU	LATION HYSTERETIC COMPARATOR	R (Secondary-side. All voltages with real	spect to VE	E)		
V _{FBVEE_REF}	Feedback regulation reference voltage for (COM – VEE)	(COM – VEE) output in regulation	2.4675	2.5	2.5325	V
V _{RLIM_SHORT_CHRG}	Rlim Short Charge comparator rising threshold to exit PWM	Rising threshold		0.73		V
trlim_short_chrg_ on_time	On-Time during RLIM pin Short Charge PWM mode	RLIM pin < 0.645 V, while FBVEE pin < 2.48 V		1.2		us
t _{RLIM_SHORT_CHRG_} OFF_TIME	Off-Time during RLIM pin Short Charge PWM mode	RLIM pin < 0.645 V, while FBVEE pin < 2.48 V		5		us
(VDD-VEE) UVLOs	COMPARATOR (Secondary-side. All	voltages with respect to VEE)				
V _{VDD_UVLO_RISING}	(VDD – VEE) undervoltage lockout rising threshold	Voltage at FBVDD		0.9		V

Over operating temperature range (T_J = –40 °C to 150 °C), V_{VIN} = 21 V to 27 V, C_{IN} = 10 μ F, C_{OUT} = 2.2 μ F, R_{LIM} = 1 kΩ, V_{ENA} = 5 V, unless otherwise noted. All typical values at T_A = 25 °C and V_{VIN} = 24 V.



Over operating temperature range (T _J = -40 °C to 150 °C), V_{VIN} = 21 V to 27 V, C_{IN} = 10 µF, C_{OUT} = 2.2 µ	ιF, R _{LIM} = 1 kΩ,
V_{ENA} = 5 V, unless otherwise noted. All typical values at T _A = 25 °C and V _{VIN} = 24 V.	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VDD_UVLO_HYST}	(VDD – VEE) undervoltage lockout hysteresis	Voltage at FBVDD		0.2		V
(VDD-VEE) OVLO	S COMPARATOR (Secondary-side. All	voltages with respect to VEE)				
V _{VDD_OVLOS_RISING}	(VDD – VEE) over-voltage lockout rising threshold	Voltage from VDD to VEE, rising	29.45	31	32.55	V
V _{VDD_OVLOS_FALLIN} G	(VDD – VEE) over-voltage lockout falling threshold	Voltage from VDD to VEE, falling	27.55	29	30.45	V
SOFT-START (Sec	condary-side. All voltages with respec	t to VEE)				
t _{blankout}	Blank out time after soft start before PG for (VDD-VEE) UVP and (COM- VEE) UVP & OVP			3		ms
(VDD-VEE) UVP, U	NDER -VOLTAGE PROTECTION COM	PARATOR (Secondary-side. All voltage	es with resp	ect to VE	EE)	
V _{VDD_UVP_RISING}	(VDD – VEE) under-voltage protection rising threshold, $V_{UVP} = V_{REF} \times 90\%$		2.175	2.25	2.35	V
V _{VDD_UVP_HYST}	(VDD – VEE) under-voltage protection hysteresis			20		mV
(VDD-VEE) OVP, C	VER-VOLTAGE PROTECTION COMPA	RATOR (Secondary-side. All voltages	with respe	ct to VEE	i)	
V _{VDD_OVP_RISING}	(VDD – VEE) over-voltage lockout rising threshold, V _{OVP} = V _{REF} ×110%		2.7	2.75	2.825	V
V _{VDD_OVP_HYST}	(VDD – VEE) over-voltage protection hysteresis			20		mV
(COM-VEE) UVP, U	JNDER -VOLTAGE PROTECTION COM	PARATOR (Secondary-side. All voltag	es with res	pect to V	EE)	
V _{VEE_UVP_RISING}	(COM – VEE) under-voltage protection rising threshold, $V_{UVP} = V_{REF} \times 90\%$		2.1	2.25	2.4	V
V _{VEE_UVP_HYST}	(COM – VEE) under-voltage protection hysteresis			20		mV
(COM-VEE) OVP, (DVER-VOLTAGE PROTECTION COMP	ARATOR (Secondary-side. All voltages	with respe	ct to VEE	Ξ)	
VVEE_OVP_RISING	(COM – VEE) over-voltage protection rising threshold, $V_{OVP} = V_{REF} \times 110\%$		2.7	2.75	2.825	V
V _{VEE_OVP_HYST}	(COM – VEE) over-voltage protection hysteresis			20		mV
TSHUTS THERMA	L SHUTDOWN COMPARATOR (Secon	dary-side. All voltages with respect to	VEE)			
TSHUTS _{SECONDAR} Y_RISE	Secondary -side over-temperature shutdown rising threshold	First time at power-up Tj needs to be < 140°C to turnon.	150	160	170	°C
TSHUTS _{SECONDAR} Y_HYST	Secondary-side over-temperature shutdown hysteresis		15	20	25	°C
CMTI (Common M	ode Transient Immunity)				1	
СМТІ	Common Mode Transient Immunity	Positive VEE with respect to GNDP Negative VEE with respect to GNDP	150		-150	V/ns V/ns
INTEGRATED MA	GLAM TRANSFORMER (Primary-side	to Secondary-side. Note: these values	unique for	each ver		
		Secondary side to primary side				

7.7 Safety Limiting Values

PARAMETER		TEST CONDITIONS	MAX	UNIT
I _S Safety input rms current	$R_{\theta JA}$ = 52.3 °C/W, V_{VIN} = 27 V, T_{J} = 150 °C, T_{A} = 25 °C, P_{OUT} = 2.5W ⁽¹⁾ ⁽²⁾	188	mA	
	5 1	$R_{\theta JA}$ = 52.3 °C/W, V_{VIN} = 21 V, T_{J} = 150 °C, T_{A} = 25 °C, P_{OUT} = 2.5W ⁽¹⁾ ⁽²⁾	250	mA
Ps	Safety power dissipation (input power - output power)	$R_{\theta JA} = 52.3 \text{ °C/W}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C} (1) (2)$	2.39	W



PARAMETER		TEST CONDITIONS	MAX	UNIT
Τ _S	Safety temperature	(1) (2)	150	°C

(1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power dissipation respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A .

(2) The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K JEDEC test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter: $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device. $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.



8 Safety-Related Certifications

VDE	UL	CQC
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify under UL 1577 Component Recognition Program	Plan to certify according to GB4943.1
Reinforced insulation Maximum transient isolation voltage, 7071 V_{PK} ; Maximum repetitive peak isolation voltage, 1414 V_{PK} ; Maximum surge isolation voltage, 10000 V_{PK}	Single protection, 5000 V _{RMS}	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage
Certificate number: (planned)	File number: (planned)	Certificate number: (planned)

9 Insulation Characteristics

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For basic insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1000 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE basic certification requires additional safety margin of 20% for working voltage and 20% for lifetime which translates into minimum required insulation lifetime of 24 years at a working voltage that's 20% higher than the specified value. The TDDB projection line shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 850 V_{RMS} with a lifetime of >>100 years.





Figure 9-1. TDDB: Insulation Lifetime Projection for 850 Vrms Working Voltage.

10 Typical Characteristics

The maximum recommended average power safe operating area (SOA) at each Vin is determined by the lower value of the 2.5 W limit (dotted line) and the corresponding thermal derating curve (solid line) at that input voltage. It is not recommended to operate at an ambient temperature higher than 125°C. The thermal derating power is acquired with an evaluation board similar to the EVM shown in the Application and Implementation section. T_{shut} represents the primary-side over-temperature shutdown rising threshold. As shown in the Electrical Characteristics table, the typical T_{shut} value is 160°C, and minimal T_{shut} value is 150°C. The SOA derating curve with both $T_{shut} = 160^{\circ}$ C and 150°C are provided below. The SOA curves under four common VDD-VEE settings, 15V, 18V, 22V, and 25V are characterized. In each SOA curve, the input voltage is swept from 21V to 27V. To represent a worst-case condition with $T_{shut} = 150^{\circ}$ C, the test is done in a shieded box to block circulating air in the thermal chamber.




10 Typical Characteristics






10 Typical Characteristics (continued)






10 Typical Characteristics (continued)





10 Typical Characteristics (continued)





11 Detailed Description

11.1 Overview

UCC15240-Q1 device is suitable for applications that have limited board space and require more integration. These devices are also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive. The low-profile, low-center of gravity, and low weight provides a higher vibration tolerance than systems using large bulky transformers. The device is easy-to-use and provides flexibility to adjust both positive and negative output voltages as needed when optimizing the gate voltage for maximum efficiency while protecting gate oxide from over-stress with its tight voltage regulation accuracy.

The device integrates a high-efficiency, low-emissions isolated DC/DC converter for powering the gate drive of SiC or IGBT power devices in traction inverter motor drives, industrial motor drives, or other high voltage DC/DC converters. This DC/DC converter provides greater than 2.5 W of power.

The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low radiated emissions.

The integrated transformer provides power delivery throughout a wide temperature range while maintaining a $3000-V_{RMS}$ isolation, and an $850-V_{RMS}$ continuous working voltage. The low isolation capacitance of the transformer provides high CMTI allowing fast dv/dt switching and higher switching frequencies, while emitting less noise.

The V_{VIN} supply is provided to the primary-side power controller that switches the input stage connected to the integrated transformer. Power is transferred to the secondary-side output stage, and regulated to a level set by the resistor divider connected between the (VDD – VEE) pin and the FBVDD pin with respect to the VEE pin. The output voltage is adjustable with external resistor divider allowing a wide (VDD – VEE) range.

For optimal performance ensure to maintain the V_{VIN} input voltage within the recommended operating voltage range. Do not exceed the absolute maximum voltage rating to avoid over-stressing the input pins.

A fast hysteretic feedback burst control loop monitors (VDD – VEE) and ensures the output voltage is kept within the hysteresis with low overshoots and undershoots during load and line transients. The burst control loop enables efficient operation across full load and allows a wide VOUT adjustability throughout the whole V_{VIN} range. The undervoltage lockout (UVLO) protection monitors the input voltage pin, VIN, with hysteresis and input filter ensuring robust system performance under noisy conditions. The overvoltage lockout (OVLO) protection monitors the input voltage pin, VIN, protects against over-voltage stress by disabling switching and reducing the internal peak voltage. Controlled soft-start timing, provided throughout the full power-up time, limits the peak input inrush current while charging the output capacitor and load.

The UCC15240-Q1 also provides a second output rail, (COM – VEE), that is used as a negative bias for the gate drivers, allowing quicker turn-off switching for the IGBTs, and also to protect from unwanted turn-on during fast switching of SiC devices. (COM – VEE) has a simple, yet fast and efficient bias controller to ensure the positive and negative rails are regulated during the PWM switching. The COM pin can be connected from the source of SiC device or emitter of an IGBT device. An external current limiting resistor allows the designer to program the sink and source current peak according to the needs of the gate drive system.

A fault protection and powergood status pin provides a mechanism for the host controller to monitor the status of the DC/DC converter and provide proper sequencing of power and PWM control signals to the gate driver. Fault protection includes undervoltage, overvoltage, over-temperature shutdown, and a 100 µs isolated channel communication interface watchdog timer.

A typical soft-start ramp-up time is approximately 3 ms, but varies based on input voltage, output voltage, output capacitance, and load. If either output is shorted or over-loaded, the device is not able to power-up within the 34.8-ms soft-start watch-dog-timer protection time, so the device latches off for protection. The latch can be reset by toggling the ENA pin or powering VIN down and up.




The output load must be kept low until start-up is complete and \overline{PG} pin is low. When powering up, do not apply a heavy load to (VDD – VEE) or (COM – VEE) outputs until the /PG pin has indicated power is good (pulling logic low) to avoid problems providing the power to ramp-up the voltage.

TI recommends to use the \overline{PG} status indicator as a trigger point to start the PWM signal into the gate driver. \overline{PG} output removes any ambiguity as to when the outputs are ready by providing a robust closed loop indication of when both (VDD –VEE) and (COM – VEE) outputs have reached their regulation threshold within ±10%.

Do not allow the host to begin PWM to gate driver until after \overline{PG} goes low. This action typically occurs less than 34.8 ms after $V_{VIN} > V_{VIN_UVLOP}$ and ENA goes high. The /PG status output indicates the power is good after soft start of (VDD – VEE) and (COM – VEE) and are within ±10% of regulation.

If the host is not monitoring \overline{PG} , then ensure that the host does not begin PWM to gate driver until 30 ms after $V_{VIN} > V_{VIN_{UVLOP}}$ and ENA goes high to allow enough time for power to be good after soft start of VDD and VEE.



11.2 Functional Block Diagram



11.3 Feature Description

11.3.1 Power Stage Operation

The UCC15240-Q1 module uses an active full-bridge inverter on the primary-side and a passive full-bridge rectifier on the secondary-side. The small integrated transformer has a relatively high carrier frequency to reduce the size for integrating into the 36-pin SSOP package. The power stage carrier frequency operates within 10 MHz to 16 MHz. The power stage carrier frequency is determined by input voltage with a feed-forward control: when V_{VIN} is 21 V, the frequency is 16 MHz; when V_{VIN} is 27 V, the frequency is 10 MHz; when V_{VIN} is between 21 V and 27 V, the frequency reduces gradually from 16 MHz to 10 MHz as V_{VIN} voltage rises. Spread spectrum modulation, SSM, is used to reduce emissions. ZVS operation is maintained to reduce switching power losses.

The UCC15240-Q1 module creates two regulated outputs. It can be configured as a single output converter, VDD to VEE only, or a dual-output converter, VDD to VEE and COM to VEE. Even though the module uses VEE as the reference point to create two positive output voltages, the outputs can use COM as the reference point and become a positive and a negative output.

These two outputs are controlled independently through hysteresis control. Furthermore, the VDD-VEE is the main output, and COM to VEE uses the main output as its input to created a second regulated output voltage.

11.3.1.1 VDD-VEE Voltage Regulation

The VDD-VEE output is the main output of the module. The power stage operation is determined by the sensed VDD-VEE voltage on FBVDD pin. As shown in Figure 11-1, the VDD-VEE voltage is sensed through a voltage divider R_{FBVDD_TOP} and R_{FBVDD_BOT}. When FBVDD voltage stays below the turn-off threshold, roughly 10 mV above the V_{FBVDD_REF}, the power stage operates, delivers power to the secondary side and makes the VDD-VEE output voltage rise. After the output reaches the turn-off threshold, the power stage turns off. Output voltage drops because of the load current. After the output voltage drops below the turn-on threshold, roughly 10 mV below the V_{FBVDD_REF}, the power stage is turned on again. With the accurate voltage reference and hysteresis control, the VDD-VEE output voltage can be regulated with high accuracy. To improve the noise immunity, a small capacitor of 330 pF should be added between FBVDD and VEE pins. Excessive capacitor slows down the hysteresis loop and can cause excessive output voltage ripple or even stability issue.




Figure 11-1. VDD-VEE Voltage Regulation



11.3.1.2 COM-VEE Voltage Regulation

COM-VEE output takes VDD-VEE output as its input and creates a regulated output voltage. It can be considered as an LDO output from VDD-VEE, though the operation principle is not quite the same. Given its input voltage is VDD-VEE, the maximum output voltage from COM to VEE is the voltage between VDD and VEE.

The COM-VEE output regulator stage uses the internal high-side or low-side FETs in series with the external current-limit resistor (R_{LIM}) to charge or discharge the COM-VEE output voltage. The hysteresis control is used to control the switching instance of the two FETs, to achieve an accurately regulated COM-VEE voltage. As shown in Figure 11-2, the COM-VEE output voltage is sensed through the voltage divider R_{FBVEE_TOP} and R_{FBVEE_BOT} on FBVEE pin. TI recommends a 330-pF capacitor on FBVEE pin to filter out the switching frequency noise. When the voltage on FBVEE is below the charging threshold, 20 mV below the V_{FBVEE_REF} , the charging resistor is kept on and discharging resistor is kept off. COM-VEE output voltage rises. After FBVEE voltage reaches the stop charging threshold, 20 mV above the V_{FBVEE_REF} , the charging resistor is turned off. Output voltage rise stops. When the charging resistor is turned off, the discharge resistor is controlled by another hysteresis controller, based on FBVEE pin voltage, with the same reference voltage V_{FBVEE_REF} , and 20-mV of hysteresis.

The COM-VEE output regulator stage will protect from having the high-side FET stay ON for a long time during a COM to VEE short. This protection feature is implemented by monitoring the RLIM-pin voltage and controlling the high-side FET duty-ratio. When the COM pin voltage is lower than 0.645 V while the FBVEE voltage is below 2.48 V, the hysteretic control of the COM-VEE regulator is overridden by an approximately 20 % duty-ratio control on high-side FET, with a typical on-time of $t_{RLIM_SHORT_CHRG_ON_TIME}$ and off-time of $t_{RLIM_SHORT_CHRG_OFF_TIME}$ in each duty cycle. When the COM pin voltage is higher than $V_{RLIM_SHORT_CHRG_CMP_RISE}$, the duty ratio control is disabled and the hysteretic control resumes to normal operation.




Figure 11-2. COM-VEE Voltage Regulation






Figure 11-3. COM-VEE Voltage Regulation Diagram

11.3.1.3 Power Handling Capability

The maximum power handling capability is determined by both circuit operation and thermal condition. For a given output voltage, the maximum power increases with input voltage before triggering the thermal protection. An over-power-protection (OPP) is implemented to limit maximum output power and reduces power stage RMS current at high input voltage. The OPP is implemented by a feed-forward control from the input voltage to the OPP burst duty cycle (D_{OPP}). The D_{OPP} adds a "baby" burst within the on-time of "Mama" burst from the main feedback loop for the (VDD-VEE) regulation. When the input voltage increases, the D_{OPP} reduces automatically to limit the averaged output power.

At high ambient temperature, the thermal performance determines the maximum power and safe operating area (SOA). A protective thermal shut-down is triggered after overtemperature is detected. The high-efficiency and optimized thermal design for transformer and silicon provide a high power handling capability at high ambient temperature in a small package.




Figure 11-4. Diagram of Over-Power-Protection with baby burst



11.3.2 Output Voltage Soft Start

The soft-start feature greatly reduces the input inrush current during power-up. In addition, if $V_{VDD-VEE}$ cannot reach to V_{VDD_UVLOS} within $t_{SOFT_START_TIME_OUT}$, then the device shuts down in a safe-state. The soft-start time-out protects the module under output short circuit condition or over-load during power up.




Figure 11-5. Output voltage Soft-Start Diagram



11.3.3 ENA and $\overline{\text{PG}}$

The ENA input pin and PG output pin on the primary-side use 5-V TTL and 3.3-V LVTTL level logic thresholds.

The active-high enable input (ENA) pin is used to turn-on the isolated DC/DC converter of the module. Either 3.3-V or 5-V logic rails can be used. Maintain the ENA pin voltage below 5.5 V. After ENA pin voltage becomes above the enable threshold V_{EN_IR} , UCC15240-Q1 enables, starts switching, goes through the soft-start process and delivers power to the secondary side. After ENA pin voltage falls below the disable threshold V_{EN_IR} , UCC15240-Q1 enables, starts switching, goes through the soft-start process and delivers power to the secondary side. After ENA pin voltage falls below the disable threshold V_{EN_IF} , UCC15240-Q1 disables, storps switching.

The ENA pin can also be used to reset the UCC15240-Q1 device after it enters the protection safe-state mode. After a detected fault, the protection logic will latch off and place the device into a safe state. When all the faults are cleared, the ENA-pin can be used to clear the UCC15240-Q1 latch by toggling the ENA pin voltage below $V_{\text{EN_IF}}$ for longer than 150 µs, then toggling back up to 3.3 V or 5 V. The device will then exit the latch-off mode and we initiate a soft-start. Figure 11-6 illustrates the latch-off reset timing.




Figure 11-6. Latch-off Reset Using ENA Pin

The active-low power-good (\overline{PG}) pin is an open-drain output that indicates (short) when the module has no fault and the output voltages are within ±10% of the output voltage regulation setpoints. Connect a pull-up resistor (> 1 k Ω) from \overline{PG} pin to either a 5-V or 3.3-V logic rail. Maintain the \overline{PG} pin voltage below 5.5 V without exceeding its recommended operating voltage. The logic of \overline{PG} pin can be illustrated using Figure 11-7.




Figure 11-7. PG Pin Logic



11.3.4 Protection Functions

UCC15240-Q1 is equipped with a full feature of protection functions, include input undervoltage lockout, overvoltage lockout protections, output undervoltage protection, overvoltage protection, overpower protection, and over-temperature protection. The input undervoltage and overvoltage lockout protections have the auto recovery response. All other protections have the latch-off response. After the latch-off-response protections are triggered, the converter enters a latch off state, stops switching until the latch is reset by either toggling the ENA pin Off then On, or by lowering the V_{VIN} voltage below the V_{VIN_ANALOG_UVLOP_FALLING} threshold, and then above the V_{VIN_UVLOP_RISING} threshold.

11.3.4.1 Input Undervoltage Lockout

UCC15240-Q1 can take wide input voltage range, from 21 V to 27 V. When the input voltage becomes too low, the output either cannot be regulated due to the transformer turns ratio limitation, or the converter operates with too much current stress. Either way, the converter must shut down to protect the system.

The UCC15240-Q1 enters input undervoltage lockout when V_{VIN} voltage becomes lower than the UVLO threshold $V_{VIN_UVLOP_FALLING}$. In UVLO mode, the converter stops switching. After VIN pin voltage becomes lower than the VIN analog undervoltage lockout falling threshold $V_{VIN_VULOP_FALLING}$, UCC15240-Q1 resets all the protections. After that, after the V_{VIN} voltage becomes above the UVLO threshold $V_{VIN_UVLOP_FALLING}$, the converter is enabled. Depending on the ENA pin voltage, the converter can start switching, go through the soft-start process, or in the disable mode, waiting for ENA pin voltage becomes high.

11.3.4.2 Input Overvoltage Lockout

The input overvoltage lockout protection is used to protect the UCC15240-Q1 devices from overvoltage damage. It has an auto-recovery response. When the V_{VIN} pin voltage becomes higher than the input overvoltage lockout threshold $V_{VIN}_{OVLO}_{RISE}$, switching stops, converter stops sending energy to the secondary side. After input overvoltage lockout protection, after V_{VIN} pin voltage drop below the recovery threshold $V_{VIN}_{OVLO}_{FALLING}$, depending on the ENA pin voltage status, the converter can either resuming operation, go through the full soft-start process, or in the disabled mode, wait for ENA pin becomes high. The input overvoltage lockout does not reset other latch-off protections.



11.3.4.3 Output Undervoltage Protection

The output voltage under voltage protection is based on the FBVDD and FBVEE pin voltages. When the FBVDD pin voltage becomes lower than its UVP threshold $V_{VDD_UVP_FALL}$, or the FBVEE pin voltage becomes lower than its UVP threshold $V_{VEE_UVP_FALL}$, the undervoltage protection is activated. The UCC15240-Q1 stops switching, and the PG pin becomes open.

During soft start, the output voltages rise from zero. Both FBVDD and FBVEE pin voltage are below the UVP thresholds. The UVP is disabled during the soft start. If the pin voltage cannot reach the UVP recovery thresholds ($V_{VDD_UVP_RISE}$, $V_{VEE_UVP_RISE}$) after the soft start completes, undervoltage protection is activated. The UCC15240-Q1 stops switching, and the PG pin becomes open.

The undervoltage protection has a latched-off response. After it is activated, the latch-off state can be cleared by recycling V_{VIN} . Toggling ENA pin can also reset the latch-off state. Refer to ENA and PG section for details.



11.3.4.4 Output Overvoltage Protection

The UCC15240-Q1 devices sense the output voltage through FBVDD and FBVEE pins to control the output voltage. To prevent the output voltage becomes too high, damages the load or UCC15240-Q1 device itself, the UCC15240-Q1 devices are equipped with the output overvoltage protection. There are two levels of overvoltage protection, based on the feedback pin voltage, and the output voltage.

During the normal operation, because of load transient, or load unbalancing between two outputs, the output voltages can exceed its regulation level. Based on the pin voltages on FBVDD and FBVEE, after the voltage exceeds the threshold, $V_{VDD_OVP_RISE}$, or $V_{VEE_OVP_RISE}$ (10% above the target regulation voltage), the converter stops switching immediately.

In rare cases, the voltage divider becomes malfunction and gives the wrong output voltage information. In turn, the control loop can regulate the output voltages at a wrong voltage level. The UCC15240-Q1 device is also equipped with a fail-safe overvoltage protection. After the VDD-VEE voltage becomes higher than the overvoltage protection threshold $V_{VDD_OVLOS_RISE}$, the converter shuts down immediately. This fail-safe protection level is set at 31 V. It is meant to protect UCC15240-Q1 devices, instead of the load. The design must ensure the voltage feedback divider normal operation at all conditions.

The output overvoltage protections have the latch-off response.



11.3.4.5 Overpower Protection

The Over Power Protection, OPP, limits the maximum average output power. When the output is overloaded, it is important to shutdown the module to prevent it from further damage, or propagating the fault into other portion of the entire system. Given the extremely high switching frequency, it is not practical to implement the traditional cycle-by-cycle current limit. Instead, the UCC15240-Q1 device relies on the Over Power Protection (OPP) working together with the output undervoltage protection.

As discussed in Power Handling Capability, with the input voltage feedforward, and the "baby" burst duty cycle adjustment, the maximum power delivery capability of the UCC15240-Q1 is well controlled. The impact of OPP on the relationship between Vin and maximum output power is shown in Figure 11-8.




Figure 11-8. Maximum Output Power Under Different Input Voltage Condition

When the load exceeds the maximum power delivery capability, the output voltage starts to droop. When the output voltage falls below the Under Voltage Protection threshold, the output undervoltage protection is triggered and the parts latches off into a safe state.

11.3.4.6 Overtemperature Protection

UCC15240-Q1 integrates the primary-side, secondary-side power stages, as well as the isolation transformer. The power loss caused by the power conversion causes the module temperature higher than the ambient temperature. To ensure the safe operation of the power module, the UCC15240-Q1 device is equipped with over-temperature protection. Both the primary-side power stage, and the secondary-side power stage temperatures are sensed and compared with the over-temperature protection threshold. If the primary-side power stage temperature becomes higher than TSHUTP_{PRIMARY_RISE}, or the secondary-side power stage temperature protection mode. The module stops switching; \overline{PG} pin becomes open. After protection, the module enters latch-off mode. When the power stage temperature drops below the over-temperature recovery threshold, recycling V_{VIN}, or toggling ENA pin voltage brings the model out of latch-off mode. Depending on ENA pin voltage, the module either starts switching, delivering power to the secondary side, or in the standby mode waiting for ENA pin voltage becomes high.



11.4 Device Functional Modes

Depending on the input and output conditions, ENA pin voltage, as well as the device temperature, the UCC15240-Q1 operates in one of the below operation modes.

- 1. Disable mode. In this mode, the module is off, but waiting for ENA pin becoming high to start operate.
- 2. Soft-start mode. In this mode, the module starts to deliver power to the secondary side. The primary-side operation duty cycle and secondary-side references are raised gradually to reduce the stress to the module.
- 3. Normal operation mode. In this mode, the module operates normally, delivers power to the secondary side.
- 4. Protection mode, auto-recovery. In this mode, the module is off, due to the input UVLO or OVLO protection. After the input voltage fault is cleared, depending on the ENA pin voltage condition, it either becomes disabled mode if the ENA pin voltage is low, or it goes through soft-start mode to the normal operation mode.
- Protection mode, latched-off. In this mode, the module is off, due to other protections. The module remains off even the fault causing the protection is cleared. Recycling V_{VIN} operation must ensure the input voltage goes below the analog UVLO falling threshold (V_{VIN_ANALOG_UVLOP_FALLING}) first to reset the latch-off state, or the ENA pin is toggled Low (OFF) then High (ON).

Table 11-1 lists the supply functional modes for this device. The ENA pin has an internal weak pull-down resistance to ground, but TI does not recommend leaving this pin open.

	INPUT		OUTPUTS			Operation Mode
V _{VIN}	ENA	FAULT	V _(VDD – VEE) Isolated Output1	V _(COM – VEE) Isolated Output2	PG Open Drain	
V _{VIN} < V _{VIN_UVLOP_RISING}	х	х	OFF	OFF	High	Protection mode, auto-recovery
V _{VIN_UVLOP_RISING} < V _{VIN} < V _{VIN_OVLO_RISING}	LOW	х	OFF	OFF	High	Disable mode
V _{VIN_UVLOP_RISING} < V _{VIN} < V _{VIN_OVLO_RISING}	HIGH	NO FAULT	Regulating at Setpoint	Regulating at Setpoint	Low	Normal operation
V _{VIN_UVLOP_RISING} < V _{VIN} < V _{VIN_OVLO_RISING}	HIGH	YES FAULT	OFF	OFF	High	Protection mode, latched-off
V _{VIN} > V _{VIN_OVLO_RISING}	х	х	OFF	OFF	High	Protection mode, auto-recovery

Table 11-1. Device Functional Modes



12 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

12.1 Application Information

The UCC15240-Q1 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

12.2 Typical Application

The following figures show the typical application schematics for the UCC15240-Q1 device configurations supplying an isolated load.




Figure 12-1. Dual Adjustable Output Configuration






Figure 12-2. Single Adjustable Output Configuration

12.2.1 Design Requirements

Designing with the UCC15240-Q1 module is simple. First, choose single output or dual output. Determine the voltage for each output and then set the regulation through resistor dividers. Second, select the recommended input and output capacitors according to the procedure in the section of capacitor selection. The gate charge of the power device determines the amount of output decoupling capacitance needed at the gate driver input. Third, calculate the R_{LIM} resistor value for regulating the (COM – VEE) voltage rail for a dual output according to the procedure in the section of R_{LIM} or RDR selection.

For the dual output configuration, the VDD-to-VEE output capacitor placement and the RLIM-to-COM resistance introduce great impact to the power module performance and system BOM cost. Table 12-1 compares four combinations of two different VDD-to-VEE output decoupling capacitor placements and two R_{LIM} current-limit networks. The number 1 ranking represents the best, and the number 4 means the worst. The table indicates that case B offers the best performance and case A offers the lowest BOM cost. As shown in Figure 12-1, C_{OUT1} is the decoupling capacitor closest to VDD and VEE pins, while C_{OUT1B} is the decoupling capacitor closest to the output load. Besides, the current-limit resistor network between RLIM pin and COM terminal is called the RDR circuitry, which can program the charge and discharge current of R_{LIM} regulator independently.

For the gate driver application with high di/dt current change as example, the finite impedance between the output terminal of power modules and the input bias terminal of output load greatly affects the transient response at the point of load, so the local decoupling capacitor C_{OUT1B} provides a very effective low-impedance



decoupling for both V_{VDD-to-COM} and V_{COM-to-VEE} in the driver switching condition. From the schematic aspect, it seems that adding C_{OUT1B} means one more extra capacitor, but the reality is that it helps to avoid the need of oversizing C_{OUT2} and C_{OUT3}. With C_{OUT1B}, the reduced capacitance and capacitor body size for C_{OUT2} and C_{OUT3} end up a reduced total BOM cost on output capacitor bank. The following Section 12.2.2.1 will describe the design procedure of C_{OUT1B} for more detail. Another benefit is that when capacitance of C_{OUT2} and C_{OUT3} is reduced, a higher R_{LIM} resistance can be used for COM-to-VEE regulation, so the power loss of RLIM regulator is reduced for higher power module efficiency.

	C _{OUT1B}	RDR	Output Ripple	Efficiency	External BOM count/ cost
Case A	Yes	No	3	3	1 (Lowest)
Case B	Yes	Yes	1 (Lowest)	1 (Highest)	2
Case C	No	No	4	4	3
Case D	No	Yes	2	2	4

Table 12-1. Comparison of four design cases and their system-level implications

As shown in Figure 12-1, the RDR circuitry is a current-limit resistor network of the RLIM pin to allow R_{LIM} regulator to optimize the charge and discharge current capabilities independently for further increasing the power module efficiency from the reduced power loss of R_{LIM} regulator. The circuity consists of three components, one high-resistance resistor R_{LIM1} in parallel with another resistor-diode branch, a small-resistance resistor R_{LIM2} in series with a small-signal diode D_{LIM} . R_{LIM1} resistance is much higher than R_{LIM2} resistance. Since $V_{VDD-to-VEE}$ is usually much higher than $V_{COM-to-VEE}$ especially in gate drive application, R_{LIM1} provides a high-resistance path for the internal charge switch to greatly reduce the switch current, so as to reduce the switching loss and conduction loss of the internal charge switch as well as the power loss of R_{LIM1} for higher efficiency. In addition, with a smaller charge current, the disturbance to $V_{VDD-to-VEE}$ ripple dipping effect at the charge switch turn-on instance will be minimized, so the total peak-to-peak ripple is reduced.

When the discharge switch turns on, the D_{LIM} provides a unidirectional path to divert most of the RLIM-pin current back to R_{LIM2} . This approach allows the RLIM regulator equipped with strong enough sinking capability to avoid the unbalanced current at COM-pin terminal from charging up $V_{COM-to-VEE}$ away from regulation band. Since $V_{COM-to-VEE}$ is lower than $V_{VDD-to-VEE}$ such as -5V respect to 25V as example, the power loss of the internal discharge switch and R_{LIM2} with larger switching current is less concern. On the contrary, if only one resistor is used to the RLIM pin, the resistor needs to design for worst case with lowest resistance to ensure $V_{COM-to-VEE}$ regulation, so the efficiency will be compromised. For example, the RDR circuitry with R_{LIM1} of 1k Ω and R_{LIM2} of 51 Ω can increase the converter efficiency 7% higher with 10mA load from VDD to COM and reduce the case temperature 10°C, compared with using one R_{LIM} of 51 Ω only.

Based on above, Case B is highly recommended as first choice in application. User can still use other thee design cases for other considerations. The design calculator provides a generic calculation tool to help user optimize each. The equations are based on the below detail descriptions.

12.2.2 Detailed Design Procedure

Place ceramic decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitors between pins 6 to 7 (VIN) and pins 8 to 9 (GNDP). For the isolated output supply, (VDD – VEE), place the capacitors between pins 28 to 29 (VDD) and pins 30 to 31 (VEE). For the isolated output supply, (COM – VEE), place an R_{LIM} resistor between the RLIM pin and the gate driver COM supply input. Also place decoupling capacitors at the gate driver supply pins (VDD and COM) and at gate driver supply pins (COM and VEE) with values according to the following component calculation sections. These locations are of particular importance to all the decoupling capacitors because the capacitors supply the transient current associated with the fast switching waveforms of the power drive circuits. Ensure the capacitor dielectric material is compatible with the target application temperature.



12.2.2.1 Capacitor Selection

The UCC15240-Q1 device creates an isolated output VDD-VEE as its main output. The device also creates a second output COM-VEE, using VDD-VEE as its power source. Because both outputs are isolated from the input, and sharing VEE as the common reference point, the UCC15240-Q1 outputs can be configured as dual-output two-positive, dual-output two-negative, or dual-output one-positive and one-negative. UCC15240-Q1 output can also be used as a single positive output or single negative output.

When the module is configured as dual-output, one-positive output, one-negative output; it is very important to properly select the output capacitor ratios C_{OUT2} and C_{OUT3} to optimize the regulation and avoid causing an over-voltage or under-voltage fault.

CAPACITOR	VALUE (µF)	NOTES
C _{IN}	10 + 0.1	Place a 10- μ F and a 0.1- μ F high-frequency decoupling capacitor in parallel close to VIN pins. A capacitance greater than 10 uF can be used to reduce the voltage ripple when the series impedance from the voltage source to the VIN pins is large.
C _{OUT1}	2.2+ 0.1	Add a 2.2- μ F and a 0.1- μ F capacitor for high-frequency decoupling of (VDD – VEE). Place close to the VDD and VEE pins. A capacitance greater than 2.2 uF can be used to reduce the output voltage ripple.
C _{OUT1B}	See below	Bulk charge, decoupling output capacitors are required to be located next to the gate driver pins. The C_{OUT2} and C_{OUT3} capacitance ratio is important to optimize the dual output voltage
C _{OUT2}	See below	divider accuracy during charge or discharge switching cycles; while the C _{OUT1B} capacitor is
C _{OUT3}	See below	used to minimize the total capacitance including $C_{\text{OUT1B}}, C_{\text{OUT2}}$, and C_{OUT3} capacitance values.

Table 12-2.	Calculated	Capacitor	Values
	Galculated	oupacitor	Values

Output capacitor decoupling is important for optimal gate driver operation. Best high frequency decoupling can be achieved by reducing the parasitic impedance in the charge/discharge path. Using ceramic capacitors with low ESR and low ESL are important, as well as minimizing the trace impedance.

As described in Figure 12-3, a decoupling capacitor C_{OUT1} is required at the $V_{VDD-VEE}$ output pins of the UCC15240-Q1 for high frequency decoupling. C_{OUT2} and C_{OUT3} however, are needed at the gate driver pins for $V_{VDD-COM}$ and $V_{VEE-COM}$ decoupling. The impedance between C_{OUT1} and the C_{OUT2}/C_{OUT3} combo prevents the C_{OUT1} from assisting the high frequency decoupling of the gate driver, requiring the C_{OUT2} and C_{OUT3} to take on the full load. The impedance may be contributed from the PCB traces, socket connections, EMI filters, or ferrite beads etc. This causes the C_{OUT2} and in particular the C_{OUT3} to get relatively large achieve a small voltage droop.




Figure 12-3. Dual Output Schematic with Cout1, Cout2, and Cout3

The required C_{OUT2} and C_{OUT3} capacitance can be reduced by introducing a C_{OUT1B} capacitor from $V_{VDD-VEE}$ at the gate driver pins next to C_{OUT2} and C_{OUT3} as shown in Figure 12-4. The C_{OUT1B} assists with the decoupling total capacitance for both C_{OUT2} and C_{OUT3} ; thereby reducing the total capacitance ($C_{OUT1B} + C_{OUT2} + C_{OUT3}$) needed to achieve the desired voltage droop. Figure 12-5 shows that as C_{OUT1B} is increased from "none" to higher C_{OUT1B} values, there is a significant reduction in C_{OUT2} and C_{OUT3} and reduction of the total net capacitance, until a point of diminishing returns is reached (a "knee" point) where any additional C_{OUT1B} will have a relatively small reduction of C_{OUT2} and C_{OUT3} , and starts more significantly increasing the total net



capacitance. The optimal C_{OUT1B} , C_{OUT2} , and C_{OUT3} at the minimum total net capacitance benefit both output capacitor size reduction and BOM cost reduction.




Figure 12-4. Dual Output Schematic with Cout1, Cout1B, Cout2, and Cout3




Figure 12-5. Output Capacitance variation with Cout1B selection

To calculate C_{OUT1B} , C_{OUT2} , and C_{OUT3} , we calculate the equivalent (VDD-COM) capacitance, which is equal to the series capacitance of C_{OUT1B} and C_{OUT3} in parallel with C_{OUT2} . This equivalent (VDD-VEE) capacitance will be sized to limit the predetermined (VDD-COM) discharge voltage drop when the power switch (SiC or IGBT) gate charge is turned-on.

$$C_{(VDD-COM)EQ} = \frac{C_{OUT1B} \times C_{OUT3}}{C_{OUT1B} + C_{OUT3}} + C_{OUT2}$$
(1)

Solving for acceptable voltage droop on $V_{VDD-COM}$ from the load transient, $\Delta V_{(VDD-COM)_droop}$,

$$C_{(VDD-COM)_{EQ}} = \frac{Q_g}{\Delta V_{(VDD-COM)_droop}}$$
(2)

The C_{OUT2} over C_{OUT3} ratio is defined as a coefficient of K₂₃,which is the multiplication of a voltage divider ratio along with a ratio of differential current. The voltage divider ratio is from the series configuration of the two capacitors. The current divider ratio is calculated based on the charge current through the two capacitors. I_{MAX_POWER} is the maximum instantaneous current from the power module during the burst on-time, which can be obtained from dividing the maximum power on the datasheet SOA curve at T_A of 25°C by V_{VDD-VEE}. I_{VDD-COM} is the total quiescent current between VDD and COM. For gate driver as example, I_{VDD-VEE} is the current consumption without switching. I_{COM-VEE} is the total quiescent current between COM and VEE. Based on KCL, the differential current charging up C_{OUT2} during the burst on-time is (I_{MAX_POWER} - I_{VDD-COM}), and the one charging up C_{OUT3} is (I_{MAX_POWER} - I_{COM-VEE}).

TEXAS INSTRUMENTS www.ti.com

(3)

$$C_{OUT3} = C_{OUT2} \times K_{23}$$

where

$$K_{23} = \frac{V(VDD - COM) \times (I_{MAX}POWER - I_{COM} - VEE)}{V(COM - VEE) \times (I_{MAX}POWER - I_{VDD} - COM)}$$
(4)

Next, plugging the above C_{OUT3} expression into the Equation 1 we get

$$\frac{Q_g}{\Delta V(VDD - COM)_droop} = \frac{C_{OUT1B} \times (C_{OUT2} \times K_{23})}{C_{OUT1B} + (C_{OUT2} \times K_{23})} + C_{OUT2}$$
(5)

The total decoupling capacitance close to the point of load (C_{OUT_Total}) is the summation of C_{OUT1B} , C_{OUT2} and C_{OUT3} . The goal is to find a smallest C_{OUT1B} to reduce C_{OUT_Total} to the minimum for BOM cost and footprint saving, while retaining the desired load transient performance. The optimal C_{OUT1B} can be calculated by solving the partial derivative of C_{OUT_Total} equal to 0.

$$\frac{dC_{OUT_Total}}{dC_{OUT1B}} = \frac{d}{dC_{OUT1B}} (C_{OUT1B} + C_{OUT2} + C_{OUT3}) = 0$$
(6)

Including the above C_{OUT3} and C_{OUT2} expressions onto Equation 6, the optimal C_{OUT1B} is derived as

$$C_{OUT1B} = \frac{K_{23} \times Q_g \times \left(K_{23}^3 + \sqrt{K_{23}^2 + K_{23} + 1} + K_{23}^2 \times \sqrt{K_{23}^2 + K_{23} + 1} - 1\right)}{\Delta V_{(VDD - COM)_droop} \times \left(K_{23} + 1\right)^2 \times \left(K_{23}^2 + K_{23} + 1\right)}$$
(7)

After that, solving Equation 5 including Equation 7, COUT2 can be solved as

$$C_{OUT2} = \frac{K_{23} \times Q_g - (1 + K_{23}) \times C_{OUT1B} \times \Delta V (VDD - COM)_{droop}}{2 \times K_{23} \times \Delta V (VDD - COM)_{droop}}$$

$$+ \frac{\sqrt{C_{OUT1B}^2 \Delta V_{(VDD - COM)_{droop}}^2 (K_{23}^2 + 2K_{23} + 1) + 2C_{OUT1B}K_{23}Q_g \Delta V (VDD - COM)_{droop} (1 - K_{23}) + K_{23}^2 Q_g^2}{2 \times K_{23} \times \Delta V (VDD - COM)_{droop}}$$
(8)

Overall, the design procedure of the three decoupling capacitors starts with C_{OUT1B} calculation, followed by C_{OUT2} and then C_{OUT3} calculation. The final capacitor values will be used to calculate R_{LIM} , as described in the next section.



12.2.2.2 Single R_{LIM} Resistor Selection

The UCC15240-Q1 device creates an isolated output VDD-VEE as its main output. It also creates a second output COM-VEE, using VDD-VEE as its power source. Because both outputs are isolated from the input, and sharing VEE as the common reference point, the UCC15240-Q1 outputs can be configured as dual-output two-positive, dual-output two-negative, or dual-output one-positive and one-negative, as shown in Figure 12-6.



(a) Dual-output, two-positive

(b) Dual-output, two-negative

VDD VDD VOUT1

(c) Dual-output, one-positive, one-negative

Figure 12-6. Dual output configurations

When the module is configured as dual-positive or dual-negative outputs, the R_{LIM} resistor is a true current limiting resistor. Set up the R_{LIM} resistor value as the maximum load current needed for V_{OUT2} , using Equation 9. I_{VOUT2} max is the maximum load current for V_{OUT2} output.

$$R_{LIM} = \frac{V_{OUT2}}{I_{VOUT2_max}} - R_{LIM_INT}$$
(9)

 R_{LIM_INT} is the internal switch resistance value of 30 Ω typical.

For isolated gate driver applications, one positive and one negative outputs are needed. In this case, VDD-VEE is the total output voltage, and the middle point becomes the reference point. Because the total voltage between VDD and VEE is always regulated through the FBVDD feedback, the RLIM pin only must regulate the middle point voltage so that it can give the correct positive and negative voltages. The RLIM control is achieved through FBVEE pin as described in COM-VEE Voltage Regulation.

Based on Capacitor Selection, when selecting the output capacitor ratio proportional to the voltage ratio, the capacitors form a voltage divider. The middle point voltage must naturally give the correct positive and negative voltages. At the same time, for the gate driver circuit, the gate charge pulled out from the positive rail capacitor during turn-on is fed back to the negative rail capacitor during turn-off, the two output rail load must always be balanced. However, due to the gate driver circuit quiescent current unbalancing, and the two-rail capacitance tolerances, the middle point voltage can move away with time. The RLIM pin provides an opposite current to keep the middle point voltage at the correct level.

As illustrated in Figure 12-7 (a), without considering the gate charge, the gate driver circuit quiescent current loads the positive rail and negative rail differently. The net current shows up as a DC offset current to the middle point.

As illustrated in Figure 12-7 (b), every time the gate driver circuit turns-on the main power switch, it pulls the charge out of the positive and negative rail output capacitors. When the module power stage provides energy to the secondary side, refreshing those capacitors, the same charge is fed into both capacitors. If the capacitor values are perfect, the voltage rise in the capacitors will be proportional. The positive and negative voltages



would not change. However, due to the capacitor tolerances, the capacitor values are not perfectly matched. The voltages will rise at different ratios with the smaller capacitor rising faster. Over time, the middle point voltage, COM, would pull to a different value. A load across one of the capacitors will pull towards a voltage imbalance. The RLIM function counteract the voltage imbalance and bring the COM voltage back into regulation.




Figure 12-7. Source of voltage unbalancing

Considering these two effects, the R_{LIM} must provide enough current to compensate this offset current. The R_{LIM} must be low enough to provide enough current, but not too low otherwise the middle point voltage is corrected at each turn on and turn off edge of the gate driver and excessive power loss is generated.

The R_{LIM} resistor is chosen to provide enough current for the load using the following 3 equations, whichever has lowest value.

$$R_{LIM_MAX_H}$$

$$= \frac{V_{VDD-COM}}{\left[\frac{C_{OUT3} \times (1 - \Delta C_{OUT3})}{C_{OUT2} \times (1 - \Delta C_{OUT3}) + C_{OUT3}} - \frac{C_{OUT3}}{C_{OUT2} + C_{OUT3}}\right] \times Q_{G Total} \times f_{SW} + \Delta I_{COM_SOURCE}} - R_{LIM_INT}$$

$$(10)$$

where

- Q_{G Total} is the total gate charge of power switch.
- f_{SW} is the switching frequency of gate drive load.
- $\Delta I_{COM SOURCE} = I_{COM-VEE} I_{VDD-COM}$, when $I_{COM-VEE} > I_{VDD-COM}$. Otherwise, $\Delta I_{COM SOURCE} = 0A$.

$$R_{LIM_MAX_L1} = \frac{V_{COM-VEE}}{\left[\frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2}) + C_{OUT3} \times (1 - \Delta C_{OUT3})} - \frac{C_{OUT2}}{C_{OUT2} + C_{OUT3}}\right] \times Q_{G_Total} \times f_{SW} + \Delta I_{COM_SINK}$$
(11)
- R_{LIM_INT}

where $\Delta I_{COM_SINK} = I_{VDD-COM} - I_{COM-VEE}$, when $I_{COM-VEE} < I_{VDD-COM}$. Otherwise, $\Delta I_{COM_SINK} = 0A$.

$$R_{LIM_MAX_L2} = \frac{V_{COM_VEE}}{\left[(C_{OUT3} + TOLERANCE_{COUT3}) \times \frac{0.10 \times V_{COM_VEE}}{3 ms} \right] + \Delta I_{COM_SINK}} - R_{LIM_INT}$$
(12)

Select R_{LIM} value to be the lowest of either 1) the R_{LIM} needed for capacitor imbalance and the load, calcualted by R_{LIM_MAX_H} and R_{LIM_MAX_L1}, or 2) the R_{LIM} needed to respond to a V_{COM-VEE} transient within 3 ms with the given load current, calcuated by R_{LIM_MAX_L2}.

 R_{LIM} value determines response time of (COM – VEE) regulation. Too low an R_{LIM} value can cause oscillation and can overload (VDD – VEE). Too high an R_{LIM} value can give offset errors, due to slow response. If R_{LIM} is greater than above calculations, then there is not enough current available to replenish the charge to the output capacitors, causing a charge imbalance where the voltage is not able to maintain regulation, and eventually exceeds the OVP or UVP FAULT thresholds and shutting down the device for protection. Choose R_{LIM} value to be close but smaller than the smallest value of the three calculated results.

The power loss of R_{LIM} can be derived as



$$P_{RLIM} = \frac{V_{VDD} - COM^{2}}{R_{LIM}} Duty_{RLIM}$$

$$+ \left(\left[\frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2}) + C_{OUT3}} - \frac{C_{OUT2}}{C_{OUT2} + C_{OUT3}} \right] \times Q_{G_{-}Total} \times f_{SW} + \Delta I_{COM_{-}SINK} \right)^{2} \times R_{LIM}$$

$$(13)$$

where $Duty_{RLIM}$ is the duty cycle of RLIM-pin switch on-time respect to the switching cycle. 33% can be used as a reasonable rule of thumb for power loss calculation purpose.



12.2.2.3 RDR Circuit Component Selection

R_{LIM1} value is chosen by

$$R_{LIM1} = \frac{(V_{VDD} - VEE - V_{COM} - VEE)}{\left(C_{OUT3} \times \left(1 + \Delta C_{OUT3_POS}\right) \times \left(\frac{0.1 \times V_{COM} - VEE}{0.003}\right) + \Delta I_{COM_SOURCE}\right)} - R_{LIM_INT}$$
(14)

where

 $\Delta I_{COM_SOURCE} = I_{COM_VEE} - I_{VDD_COM}$, when $I_{COM_VEE} > I_{VDD_COM}$. Otherwise, $\Delta I_{COM_SOURCE} = 0A$

When the calculated R_{LIM1} value is higher than $3k\Omega$, we suggest to use a $3k\Omega$ resistor for R_{LIM1} . The reason is that the extra power loss saving with a $>3k\Omega$ resistor is very limited, and a maximum $3k\Omega$ resistor is recommended to reserve enough sourcing capability through R_{LIM1} for transient event.

R_{LIM2} value is chosen by

$$R_{LIM2} = \frac{V_{COM - VEE} - 0.5}{V_{COM - VEE} \cdot \left(\frac{1}{R_{LIM} - MAX_{-L}} - \frac{1}{R_{LIM} - MAX_{-H}}\right)}$$
(15)

where $R_{LIM_MAX_L}$ is the smallest value between $R_{LIM_MAX_L1}$ and $R_{LIM_MAX_L2}$ in the Single R_{LIM} Resistor Selection Section, and 0.5V represents the diode forward voltage drop of D_{LIM} .

When the calculated R_{LIM1} and R_{LIM2} values have large enough difference, the RDR improvement on efficiency will be significant. If R_{LIM1} and R_{LIM2} values are close, then single R_{LIM} resistor can be considered to reduce the external components.

The power loss of R_{LIM1} can be derived as

$$P_{RLIM1} = \frac{V_{VDD} - COM^2}{R_{LIM1}} Duty_{RLIM} + \left(I_{SINK} \times \frac{V_{COM} - VEE \times R_{LIM2}}{V_{COM} - VEE \times R_{LIM2} + (V_{COM} - VEE - 0.5) \times R_{LIM1}}\right)^2 \times R_{LIM1}$$
(16)

where

$$I_{SINK} = \left[\frac{C_{OUT2} \times (1 - \Delta C_{OUT2})}{C_{OUT2} \times (1 - \Delta C_{OUT2}) + C_{OUT3} \times (1 - \Delta C_{OUT3})} - \frac{C_{OUT2}}{C_{OUT2} + C_{OUT3}}\right] \times Q_{G_{Total}} \times f_{SW} + \Delta I_{COM_{SINK}}$$
(17)

The power loss of R_{LIM2} can be approximated as

$$P_{RLIM2} = \left(I_{SINK} \times \frac{(V_{COM} - V_{EE} - 0.5) \times R_{LIM1}}{V_{COM} - V_{EE} \times R_{LIM2} + (V_{COM} - V_{EE} - 0.5) \times R_{LIM1}}\right)^2 \times R_{LIM2}$$
(18)

The maximum voltage rating of diode D_{LIM} needs to consider the highest $V_{VDD-to-VEE}$. The maximum current rating of D_{LIM} can be chosen based on the derating from the worst-case continuous current, ($V_{COM-to-VEE} - V_{F_DLIM}$) / R_{LIM2} , where V_{F_DLIM} is the forward voltage of D_{LIM} . The diode package size is determined based on the power loss in forward conduction, $P_{Loss_DLIM} = V_{F_DLIM} \times ((V_{COM-to-VEE} - V_{F_DLIM}) / R_{LIM2})$. A Schottky diode is recommended to reduce the power loss.



12.2.2.4 Feedback Resistors Selection

V_{VDD-VEE} Regulation

The V_{VDD-VEE} output voltage is regulated by sensing with a feedback resistor divider, where a resistor from VDD to VEE ($R_{FBVDD VDD}$) and a resistor from COM to VEE ($R_{FBVDD VEE}$) are used so that FBVDD = 2.5V

Use 0.1% resistors for the highest accuracy. External resistor divider will help to cancel the temperature coefficient of the resistors. We can set resistor R_{FBVDD_VEE} = 10k ohm, then calculate for resistor R_{FBVDD_VDD} using the following equation.

$$R_{FBVDD_VDD} = \frac{(V_{VDD} - VEE - V_{FBVEE}) \times R_{FBVDD_VEE}}{V_{FBVDD}}$$
(19)

A 330pF ceramic capacitor, C_{FBVDD} , must be connected from FBVDD to VEE to filter high frequency switching noise. This capacitor should be in parallel to the R_{FBVDD} vee resistor.

V_{VCOM-VEE} Regulation

Similarly, in dual output applications, the $V_{COM-VEE}$ voltage can be regulated by sensing the output voltage with a resistor divider; however there are three different feedback resistor configurations depending on whether regulation voltage desired is greater-than 2.5V, or equal-to 2.5V, or less-than 2.5V. For all three configurations, a 330pF ceramic capacitor must be connected from FBVEE to VEE to filter high frequency switching noise.

 $V_{VCOM-VEE} > 2.5V$: When the $V_{COM-VEE}$ regulation voltage is greater-than 2.5V, the resistors R_{FBVEE_COM} and R_{FBVEE_VEE} are connected as shown in figure below (Dual output application schematic configured for V_{COM_VEE} regulation > 2.5V) between COM and VEE. Letting $R_{FBVEE_COM} = 10k$ ohms, we can calculate R_{FBVEE_VEE} with the following equation.

$$R_{FBVEE_COM} = \frac{(V_{COM} - V_{EE} - V_{FBVEE}) \times R_{FBVEE_VEE}}{V_{FBVEE}}$$
(20)

Connect a 330pF ceramic capacitor, C_{FBVEE}, from FBVEE to VEE for filtering high frequency switching noise.


 $V_{VCOM-VEE} = 2.5V$: When the $V_{COM-VEE}$ regulation voltage is equal-to 2.5V, only a single resistor, R_{FBVEE_COM} is needed connected from COM to FBVEE as shown in figure below (Dual output application schematic configured for V_{COM_VEE} regulation = 2.5V). Select $R_{FBVEE_COM} = 10k$ ohms. This sets the corner frequency for the high frequency filter with the 330pF capacitor, C_{FBVEE} , connected from FBVEE to VEE.

 $V_{VCOM-VEE}$ < 2.5V: When the $V_{COM-VEE}$ regulation voltage is less-than 2.5V, the resistors R_{FBVEE_COM} and R_{FBVEE_VDD} are connected as shown in figure below (Dual output application schematic configured for V_{COM_VEE} regulation > 2.5V) between VDD and COM. Letting R_{FBVEE_COM} = 10k ohms, we can calculate R_{FBVEE_VDD} with the following equation.

$$R_{FBVEE_COM} = \frac{(V_{FBVEE} - V_{COM} - V_{EE}) \times R_{FBVEE_VDD}}{(V_{VDD} - V_{EE} - V_{FBVEE})}$$
(21)

Connect a 330pF ceramic capacitor, C_{FBVEE}, from FBVEE to VEE to filter high frequency switching noise.












Figure 12-9. Dual output application schematic configured for V_{COM_VEE} regulation = 2.5V







Figure 12-10. Dual output application schematic configured for $V_{COM_{VEE}}$ regulation < 2.5V




12.3 Application Curves

The UCC15241-Q1 has the same pinout and functionality as the UCC14240-Q1, with a different maximum output power capability. The application response will be similar and the PMP23223 reference design is still valuable to demonstrate the capability. The PMP23223 is a reference design that pairs the complementary UCC14240-Q1 isolated DC/DC power module with the UCC21732-Q1 isolated gate driver for a SiC power MOSFET or IGBT power module. The following waveforms show the controlled soft start for both positive and negative rails. Also shown, is the fast and highly accurate voltage regulation during gate driver switching from 1 kHz to 35 kHz. See PMP23223 reference design test report for more details.







12.4 System Examples

The UCC15240-Q1 module is designed to allow a microcontroller host to enable it with the ENA pin for proper system sequencing. The /PG output also allows the host to monitor the status of the module. The /PG pin goes low when there are no faults and the output voltage is within ±10% of the set target output voltage. The output voltage is meant to power a gate driver for either IGBT or SiC FET power device. The host can start sending PWM control to the gate driver after the /PG pin goes low to ensure proper sequencing. Shown below is the system diagram for the dual-output configuration and a system diagram for the single output configuration.




Figure 12-18. Dual Output System Configuration






Figure 12-19. Single Output System Configuration



12.5 Power Supply Recommendations

The recommended input supply voltage (V_{VIN}) for UCC15240-Q1 is between 21 V and 27 V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Local bypass capacitors must be placed between the VIN and GNDP pins at the input; between VDD and VEE at the isolated output supply; and COM and VEE at the lower voltage output supply. TI recommends low ESR, ceramic surface mount capacitors. Table 12-2 provides the recommended capacitance for high frequency decoupling. The input supply must have an appropriate current rating to support output load required by the end application.

12.6 Layout

12.6.1 Layout Guidelines

The UCC15240-Q1 integrated isolated power solution simplifies system design and reduces board area usage. The UCC15241-Q1 does not have a dedicated EVM; however, the UCC15241-Q1 can be placed on the UCC14240EVM-052, and the same layout guidelines should be used since they have the same pinout and functionality (there is a maximum power difference). Follow these guidelines for proper PCB layout to achieve optimum performance. A minimum of 4-layer PCB layer stack using 2-ounce copper on external layers is recommended to accomplish a good thermal PCB design.

- 1. Input capacitors:
 - a. Place the 0.1-μF high frequency bypass capacitor (C14) as close as possible to pins 6, 7 (VIN) and pins 8–18 (GNDP) and on the same side of the PCB as the IC. 0402 ceramic SMD or smaller is a desired size for optimal placement. Do not place any vias between the bypass capacitor and the IC pins so as to force the high frequency current through the capacitor.
 - b. Place the bulk VIN capacitor(s) (C12, C13) as close as possible and parallel to the 0.1 µF high frequency bypass capacitor (C14) and on the same side of the PCB as the IC.
- 2. Output capacitors:
 - a. Place the 0.1-μF high frequency bypass capacitor (C7) as close as possible to pins 28, 29 (VDD) and pins 30, 31 (VEE) and on the same side of the PCB as the IC. 0402 ceramic SMD or smaller is a desired size for optimal placement. Do not place any vias between the bypass capacitor and the IC pins so as to force the high frequency current through the capacitor.
 - b. Place the bulk VDD-VEE capacitor (C8) as close as possible and parallel to the 0.1-µF high frequency bypass capacitor (C7) and on the same side of the PCB as the IC.




Figure 12-20.

3. Gate driver output capacitors: C_{OUT2} and C_{OUT3} are reference designators referred to in the Excel calculator tool. C_{OUT2} is the capacitor(s) between VDD-COM and C_{OUT3} is the capacitor(s) between COM-VEE. C_{OUT2}



and C_{OUT3} are capacitors required by the gate driver IC. Proper selection and component placement of C_{OUT2} and C_{OUT3} are critical for optimal performance of the UCC15240-Q1 and the gate driver IC.

- a. C_{OUT2} and C_{OUT3} should be <u>placed next to the gate driver IC</u> for best decoupling and gate driver switching performance
- b. Adding a C_{OUT1B} between VDD-VEE but placed at the gate driver in parallel with C_{OUT2} and C_{OUT3} will reduce the total capacitance needed and reduce the sensitivity to capacitor variation, and will allow to use a higher R_{LIM} resistance value.
- 4. R_{LIM}: Place R_{LIM} (R3) close to pin 32 and between the COM midpoint of the output capacitive divider. The via pattern shown to the right of R3 connects to COM.




Figure 12-21.

- 5. Feedback:
 - a. VEEA (pin 35) should be isolated through all PCB layers, from the VEE plane as shown in the red box below. Use one via to make a direct connection to the FBVDD and FBVEE low-side resistors and capacitors (C15-16, R6-7), shown on the bottom side of the PCB.
 - Place feedback resistors (R4-7) and 330-pF ceramic capacitor in parallel with low-side resistors (R6-7) close to the IC preferably on the opposite side of IC (as shown in EVM), or on same layer as IC near pin 36.
 - c. The top-side feedback resistor should be placed next to the low-side resistor with a short, direct connection between both resistors and single connection to FBVDD. <u>The top connection to sense the regulated rail (VDD-VEE) should be routed and connected at the VDD bias capacitor remote location near the gate driver pins for best accuracy and best transient response.</u>
 - d. The top-side feedback resistor should be placed next to the low-side resistor with a short, direct connection between both resistors and single connection to FBVEE; <u>while the top connection to sense</u> the regulated rail (COM-VEE) should be routed and connected at the COM bias capacitor remote location near the gate driver pins for best accuracy and best transient response.






Figure 12-22.

- 6. Thermal Vias: TheUCC15240-Q1 internal transformer makes a direct connection to the lead frame. It is therefore critical to provide adequate space and proper heatsinking designed into the PCB as outlined in the steps below.
 - a. TI recommends to connect the VIN, GNDP, VDD, and VEE pins to internal ground or power planes through multiple vias. Alternatively, make the polygons connected to these pins as wide as possible.
 - b. Use multiple thermal vias connecting PCB top side GNDP copper to bottom side GNDP copper. If possible, it is recommended to use 2-ounce copper on external top and bottom PCB layers.
 - c. Use multiple thermal vias connecting PCB top side VEE copper to bottom side VEE copper. If possible, it is recommended to use 2-ounce copper on external top and bottom PCB layers.
 - d. Thermal vias connecting top and bottom copper can also connect to internal copper layers for further improved heat extraction.
 - e. Thermal vias should be similar to pattern shown below but apply as many as the copper area will allow. The UCC14240EVM-052 uses thermal via arrays of approximately 220 mil x 350 mil (48 thermal vias on GNDP primary and 54 thermal vias on VEE secondary). Thermal via is 30 mil diameter, 12 mil hole size.




Figure 12-23.






Figure 12-24.

f. As seen in Figure 12-25, there is a point of diminishing return, regarding the number of vias and size of the thermal via array. For 1.5-W of output power, heat transfer is shown to quickly diminish just beyond C12 and C8. The distance from the inner pad line of U1 to C12 is 320 mils.




Figure 12-25. Thermal Image

7. Creepage clearance: Avoid routing copper under the UCC15240-Q1, to maintain the full creepage, clearance and reinforced voltage isolation ratings specified in the data sheet. Maintain the clearance width highlighted in red, throughout the entire defined isolation barrier.







Figure 12-26.

- 8. Gate driver capacitors and feedback routing:
 - a. VDD-COM and VEE-COM capacitors are populated on the UCC142401EVM-052 but these capacitors need to be placed as close to the associated gate driver pins as possible.
 - b. For optimal voltage regulation, the feedback trace from COM (COM FB) and VDD (VDD FB) should be as direct as possible so that the voltage feedback is being sensed directly at the VDD and COM capacitors near the gate driver IC.





12.6.2 Layout Example

The layout example shown in the following figures is from the evaluation board UCC14240EVM-052EVM, , and based on the Figure 12-1 design.

Figure 12-28. UCC14240EVM-052EVM, PCB Top Layer, Assembly

Figure 12-29. UCC14240EVM-052EVM, Signal Layer 2 (Same as Layer 3)

Figure 12-30. UCC14240EVM-052EVM, Signal Layer 3 (Same as Layer 2)

Figure 12-31. UCC14240EVM-052EVM, PCB Bottom Layer, Assembly (Mirrored View)



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Using the UCC14240EVM-052 for Biasing Traction Inverter Gate Driver ICs Requiring Single, Positive or Dual, Positive/Negative Bias Power user's guide
- Texas Instruments, Isolation Glossary

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.




14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15 Tape and Reel Information





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC15240QDWNRQ1	ACTIVE	SO-MOD	DWN	36	750	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC15240-Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DWN0036A

PACKAGE OUTLINE

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




EXAMPLE BOARD LAYOUT

DWN0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

DWN0036A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated