



ADVANCED PFC/PWM COMBINATION CONTROLLER WITH TRAILING-EDGE/TRAILING-EDGE MODULATION

FEATURES

- Provides Control of PFC and PWM Power Stages In One Device
- *Trailing-Edge PFC, Trailing-Edge PWM Modulation*
- Built-In Sequencing of PFC and PWM Turn-On
- 2-A Source and 3-A Sink Gate Drive for Both PFC and PWM Stages
- Typical 16-ns Rise Time and 7-ns Fall Time into 1-nF Loads

PFC Features

- Average-Current-Mode Control for Continuous Conduction Mode Operation
- Highly-Linear Multiplier for Near-Unity Power Factor
- Input Voltage Feedforward Implementation
- Improved Load Transient Response
- Accurate Power Limiting
- Zero Power Detect

PWM Features

- Peak-Current-Mode Control Operation
- 1:1 PFC:PWM Frequency Option
- Programmable maximum Duty Cycle Limit Up to 90%
- Programmable Soft-Start

APPLICATIONS

- High-Efficiency Server and Desktop Supplies
- High-Efficiency Telecom AC-DC Converter

DESCRIPTION

The UCC28521 and UCC28528 combination PFC/PWM controllers provide complete control functionality for any off-line power system requiring compliance with the IEC1000–3–2 harmonic reduction requirements. By combining the control and drive signals for the PFC and the PWM stages into a single device, significant performance and cost benefits are gained.

Based on the UCC28511, the new devices employ an average current mode control architecture with input voltage feedforward. The major difference of the UCC28521/28 is the trailing-edge / trailing-edge (TEM/TEM) modulation scheme for the PFC/PWM stages. The UCC28528 differs from the UCC28521 as its PWM stage does not turn off with the falling bulk voltage. The UCC28528 PWM was designed for low power auxiliary supplies.

These devices offer performance advantages over earlier generation combination controllers. A key PWM feature is programmable maximum duty cycle. For the PFC stage, the devices feature an improved multiplier and the use of a transconductance amplifier for enhanced transient response.

The core of the PFC section is in a three-input multiplier that generates the reference signal for the line current. The UCC28521/28 features a highly linearized multiplier circuit capable of producing a low distortion reference for the line current over the full range of line and load conditions. A low-offset, high-bandwidth current error amplifier ensures that the actual inductor current (sensed through a resistor in the return path) follows the multiplier output command signal. The output voltage error is processed through a transconductance voltage amplifier.

AVAILABLE APPLICATION OPTIONS

| PART NUMBER | PWM STAGE | APPLICATION |
|-------------|--|--------------------------------|
| UCC28521 | PWM shuts off at 71% of the nominal bulk voltage | ac-dc and main dc-dc converter |
| UCC28528 | PWM does not turn off with falling bulk voltage | ac-dc and standby converter |


DESCRIPTION (CONTINUED)

The transient response of the circuit is enhanced by allowing a much faster charge/discharge of the voltage amplifier output capacitance when the output voltage falls outside a certain regulation window. A number of additional features such as UVLO circuit with selectable hysteresis levels, an accurate reference voltage for the voltage amplifier, zero power detect, OVP/enable, peak current limit, power limiting, high-current output gate driver characterize the PFC section.

The PWM section features peak current mode control (with a ramp signal available to add slope compensation), programmable soft-start, accurate maximum duty cycle clamp, peak current limit and high-current output gate driver. The PWM stage is suppressed until the PFC output has reached 90% of its programmed value during startup. During line dropout and turn off, the UCC28521 allows the PWM stage to operate until the PFC output has dropped to 71% of its nominal bulk output value. The UCC28528 on the other hand allows the PWM stage to operate continuously until the bias falls below the UVLO turn-off threshold.

Both devices are available in 20-pin DW package.

SIMPLIFIED APPLICATION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted)†‡

| | |
|---|----------------------|
| Supply voltage VCC | |
| Idle | 20 V |
| Operating | 18 V |
| Gate drive current (GT1, GT2) | |
| Continuous | 0.4 A |
| Pulsed | |
| Sourcing | -2.5 A |
| Sinking | 3.5 A |
| Maximum GT1, GT2 voltage | -0.5 V to VCC+0.3 V |
| Input voltage | |
| VSENSE | 0 V to 11 V |
| D_MAX, SS2, CAOUT, ISENSE1, MOUT, VFF | -0.5 V to VREF+0.3 V |
| VAOUT, CT_BUFF, ISENSE2, PKLMT | -0.5 V to 6 V |
| Pin Current | |
| RT | -0.5 mA |
| VFF | -5 mA |
| CT_BUFF | 1 mA |
| VAOUT, VERR, ISENSE2, SS2, CAOUT, IAC | 10 mA |
| Maximum pin capacitance | |
| ISENSE2 | 220 pF |
| Operating junction temperature range, T _J | -55 °C to 150 °C |
| Storage temperature range, T _{stg} | -65 °C to 150 °C |
| Lead temperature 1.6mm (1/16 inch from case for 10 seconds) | 300 °C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied.

‡ Exposure to absolute-maximum-rated conditions for extended periods may affect reliability.

‡ Currents are positive into, negative out of the specified terminal. All voltages are referenced to GND.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

| PARAMETER | MAX | UNITS |
|------------------|-----|-------|
| Human body model | 2.5 | kV |
| CDM | 0.5 | |

AVAILABLE OPTIONS†‡

| OPTIONS | | | | | PACKAGED DEVICES |
|-------------------------|------------------|---------------------|------------------------|--------------------------|------------------|
| PFC:PWM FREQUENCY RATIO | UVLO TURN-ON (V) | UVLO HYSTERESIS (V) | PWM UVLO2 TURN-OFF (V) | PWM UVLO2 HYSTERESIS (V) | SOIC W-20 (DW) |
| 1:1 | 10.2 | 0.5 | 5.30 | 1.45 | UCC28521DW |
| 1:1 | 10.2 | 0.5 | - | - | UCC28528DW |

† The DW package is available taped and reeled. Add R suffix to device type (e.g. UCC28512DWR) to order quantities of 2,000 devices per reel.

‡ All devices are rated from -40°C to +105°C.

AVAILABLE OPTIONS†

| PACKAGE | THERMAL IMPEDANCE JUNCTION TO AMBIENT | THERMAL IMPEDANCE JUNCTION TO CASE | T _A < 25°C POWER RATING | T _A < 25°C DERATING FACTOR | T _A < 105°C POWER RATING |
|-------------------------|---------------------------------------|------------------------------------|------------------------------------|---------------------------------------|-------------------------------------|
| 8-pin plastic SOIC (DW) | 84.3 °C/W | 16.4 °C/W | 1.5 W | 84.3 mW/°C | 0.5 W |

† Based on low-K PCB ∅ LFM.

ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$ to 105°C for the UCC2851x, $T_A = T_J$, $V_{CC} = 12\text{ V}$, $R_T = 156\text{ k}\Omega$, $R_{CT_BUFF} = 10\text{ k}\Omega$ (unless otherwise noted)

supply current

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|-------------------------------|-----|-----|-----|---------------|
| Supply current, off | VCC turn-on threshold –300 mV | | 100 | 150 | μA |
| Supply current, on | no load on GT1 or GT2 | | 4 | 6 | mA |

undervoltage lockout (UVLO)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------|-----------------|-----|------|------|-------|
| VCC turn-on threshold | UCC28521 | 9.7 | 10.2 | 10.8 | V |
| VCC turn-off threshold | UCC28521 | 9.1 | 9.7 | 10.6 | |
| UVLO hysteresis | UCC28521 | 0.3 | 0.5 | 0.8 | |

voltage amplifier

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------|---|------|------|------|---------------|
| Input voltage | 25°C | 7.39 | 7.50 | 7.61 | V |
| | Over temperature | 7.35 | 7.50 | 7.65 | |
| V _{SENSE} bias current | V _{SENSE} = V _{REF} | | 100 | 300 | nA |
| Open loop gain | 2 V ≤ V _{AOUT} ≤ 4 V | 50 | 60 | | dB |
| High-level output voltage | I _{LOAD} = –150 μA | 5.3 | 5.5 | 5.6 | V |
| Low-level output voltage | I _{LOAD} = 150 μA | 0.00 | 0.05 | 0.15 | |
| g _M conductance | I _{V_{AOUT}} = –20 μA to 20 μA | 70 | 100 | 130 | μS |
| Maximum source current | | –1 | –3.5 | | mA |
| Maximum sink current | | 1 | 3.5 | | |

PFC stage overvoltage protection and enable

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------------|-----------------|--------------------------|--------------------------|--------------------------|-------|
| Overvoltage reference window | | V _{REF} + 0.440 | V _{REF} + 0.490 | V _{REF} + 0.540 | V |
| Hysteresis | | 300 | 500 | 600 | mV |
| Enable threshold | | 1.7 | 1.9 | 2.1 | V |
| Enable hysteresis | | 0.08 | 0.2 | 0.3 | |

ELECTRICAL CHARACTERISTICS

$T_A = -40^\circ\text{C}$ to 105°C for the UCC2851x, $T_A = T_J$, $V_{CC} = 12\text{ V}$, $R_T = 156\text{ k}\Omega$, $R_{CT_BUFF} = 10\text{ k}\Omega$
(unless otherwise noted)

current amplifier

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------------|---|-----|-----|------|-------|
| Input offset voltage | $V_{CM} = 0\text{ V}$, $V_{CAOUT} = 3\text{ V}$ | -5 | 0 | 5 | mV |
| Input bias current | $V_{CM} = 0\text{ V}$, $V_{CAOUT} = 3\text{ V}$ | | -50 | -100 | nA |
| Input offset current | $V_{CM} = 0\text{ V}$, $V_{CAOUT} = 3\text{ V}$ | | 25 | 100 | |
| Open loop gain | $V_{CM} = 0\text{ V}$, $2\text{ V} \leq V_{CAOUT} \leq 5\text{ V}$ | 90 | | | dB |
| Common-mode rejection ratio | $0\text{ V} \leq V_{CM} \leq 1.5\text{ V}$, $V_{CAOUT} = 3\text{ V}$ | 80 | | | |
| High-level output voltage | $I_{LOAD} = -500\text{ }\mu\text{A}$ | 5.6 | 6.3 | 7.0 | V |
| Low-level output voltage | $I_{LOAD} = 500\text{ }\mu\text{A}$ | 0 | 0.2 | 0.5 | |
| Gain bandwidth product ⁽¹⁾ | See Note 1 | | 2.0 | | MHz |

oscillator

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|--|--|-----|-----|-----|-------|
| f _{PWM} , PWM frequency, initial accuracy | $T_A = 25^\circ\text{C}$ | 170 | 200 | 230 | kHz |
| Frequency, voltage stability | $10.8\text{ V} \leq V_{CC} \leq 15\text{ V}$ | -1% | | 1% | |
| Frequency, total variation | Line, Temp | 160 | | 240 | V |
| dc-to-dc ramp peak voltage | | 4.5 | 5.0 | 5.5 | |
| dc-to-dc ramp amplitude voltage ⁽¹⁾ (peak-to-peak) | | | 4.0 | | |
| PFC ramp peak voltage | | 4.5 | 5.0 | 5.5 | |
| PFC ramp amplitude voltage (peak-to-peak) | | 3.5 | 4.0 | 4.5 | |

voltage reference

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------------|--|------|------|------|-------|
| Input voltage | 25°C | 7.39 | 7.50 | 7.61 | V |
| | Over temperature | 7.35 | 7.50 | 7.65 | V |
| Load regulation | $I_{REF} = -1\text{ mA}$ to -6 mA | | 5 | 15 | mV |
| Line regulation | $10.8\text{ V} \leq V_{CC} \leq 15\text{ V}$ | | 1 | 10 | |
| Short circuit current | $V_{REF} = 0\text{ V}$ | -20 | -25 | -50 | mA |

peak current limit

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------|-----------------|-----|-----|-----|-------|
| PKLMT reference voltage | | -20 | 0 | 20 | mV |
| PKLMT propagation delay | PKLMT to GT1 | 150 | 300 | 500 | ns |

multiplier

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|--|--|------|------|------|---------------|
| I_{MOUT} , high-line low-power output current | $I_{AC} = 500\text{ }\mu\text{A}$, $V_{FF} = 4.7\text{ V}$, $V_{AOUT} = 1.25\text{ V}$ | -3 | -6 | -9 | μA |
| I_{MOUT} , high-line high-power output current | $I_{AC} = 500\text{ }\mu\text{A}$, $V_{FF} = 4.7\text{ V}$, $V_{AOUT} = 5\text{ V}$ | -75 | -90 | -110 | |
| I_{MOUT} , low-line low-power output current | $I_{AC} = 150\text{ }\mu\text{A}$, $V_{FF} = 1.4\text{ V}$, $V_{AOUT} = 1.25\text{ V}$ | -10 | -15 | -50 | |
| I_{MOUT} , low-line high-power output current | $I_{AC} = 150\text{ }\mu\text{A}$, $V_{FF} = 1.4\text{ V}$, $V_{AOUT} = 5\text{ V}$ | -245 | -290 | -330 | |
| I_{MOUT} , IAC-limited output current | $I_{AC} = 150\text{ }\mu\text{A}$, $V_{FF} = 1.3\text{ V}$, $V_{AOUT} = 5\text{ V}$ | -245 | -290 | -330 | |
| Gain constant (k) | $I_{AC} = 300\text{ }\mu\text{A}$, $V_{FF} = 2.8\text{ V}$, $V_{AOUT} = 2.5\text{ V}$ | 0.8 | 1 | 1.2 | 1/V |
| I_{MOUT} , zero current | $I_{AC} = 150\text{ }\mu\text{A}$, $V_{FF} = 1.4\text{ V}$, $V_{AOUT} = 0.25\text{ V}$ | | 0 | -0.2 | μA |
| | $I_{AC} = 500\text{ }\mu\text{A}$, $V_{FF} = 4.7\text{ V}$, $V_{AOUT} = 0.25\text{ V}$ | | 0 | -0.2 | μA |
| | $I_{AC} = 500\text{ }\mu\text{A}$, $V_{FF} = 4.7\text{ V}$, $V_{AOUT} = 0.5\text{ V}$ | | 0 | -0.2 | μA |
| Power limit ($I_{MOUT} \times V_{FF}$) | $I_{AC} = 150\text{ }\mu\text{A}$, $V_{FF} = 1.4\text{ V}$, $V_{AOUT} = 5\text{ V}$ | -343 | -406 | -462 | μW |

1. Ensured by design. Not 100% tested in production.

ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$ to 105°C for the UCC2851x, $T_A = T_J$, $V_{CC} = 12\text{ V}$, $R_T = 156\text{ k}\Omega$, $R_{CT_BUFF} = 10\text{ k}\Omega$ (unless otherwise noted)

zero power

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|----------------------------------|---------------------------------|------|------|------|-------|
| Zero power comparator threshold | Measured on VAOUT, falling edge | 0.20 | 0.33 | 0.50 | V |
| Zero power comparator hysteresis | Measured on VAOUT, rising edge | 40 | 90 | 140 | mV |

PFC gate driver

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------------------|--|-----|-----|------|----------|
| GT1 pull-up resistance | $-100\text{ mA} \leq \Delta I_{OUT} \leq -200\text{ mA}$ | | 5 | 12 | Ω |
| GT1 pull-down resistance | $I_{OUT} = 100\text{ mA}$ | | 2 | 10 | |
| GT1 output rise time | $C_{LOAD} = 1\text{ nF}$, $R_{LOAD} = 10\ \Omega$ | | 16 | 25 | ns |
| GT1 output fall time | | | 7 | 15 | |
| Maximum duty cycle | | 93% | 95% | 100% | |
| Minimum duty cycle (trailing edge) | See Note 1 | 1% | – | 7% | |

PWM stage undervoltage lockout (UVLO2)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------|-----------------|------|------|------|-------|
| PWM turn-on reference | UCC28521 | 6.30 | 6.75 | 7.30 | V |
| PWM turn-off threshold | UCC28521 | | 5.3 | | |
| Hysteresis | UCC28521 | 1.16 | 1.45 | 1.74 | |

PWM stage soft-start

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------------------|---|------|-------|-------|---------------|
| SS2 charge current | $V_{SENSE} = 7.5\text{ V}$, $SS2 = 0\text{ V}$ | -7.0 | -10.5 | -14.0 | μA |
| SS2 discharge current | UCC28521 $V_{SENSE} = 2.5\text{ V}$, $SS2 = 2.5\text{ V}$, (UVLO2 = Low, ENABLE = High) | 6 | 10 | 14 | mA |
| Input voltage (VERR) | UCC28521 $I_{VERR} = 2\text{ mA}$, UVLO2 = Low | | | 300 | mV |

PWM stage duty cycle clamp

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------|---------------------------|-----|-----|-----|-------|
| Maximum duty cycle | $D_{MAX} = 4.15\text{ V}$ | 70% | 75% | 80% | |

PWM stage pulse-by-pulse current sense

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---|--|------|------|------|-------|
| Current sense comparator offset voltage | $I_{SENSE2} = 0\text{ V}$, measured on VERR | 1.35 | 1.50 | 1.65 | V |

1. Ensured by design. Not 100% tested in production.

ELECTRICAL CHARACTERISTICS

$T_A = -40^{\circ}\text{C}$ to 105°C for the UCC2851x, $T_A = T_J$, $V_{CC} = 12\text{ V}$, $R_T = 156\text{ k}\Omega$, $R_{CT_BUFF} = 10\text{ k}\Omega$
(unless otherwise noted)

PWM stage overcurrent limit

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---|-----------------|------|------|------|-------|
| Peak current comparator threshold voltage | | 1.15 | 1.30 | 1.45 | V |
| Input bias current ⁽¹⁾ | | | 50 | | nA |

PWM stage gate driver


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------|--|-----|-----|-----|----------|
| GT2 pull-up resistance | $-100\text{ mA} \leq \Delta I_{OUT} \leq -200\text{ mA}$ | | 5 | 12 | Ω |
| GT2 pull-down resistance | $I_{OUT} = 100\text{ mA}$ | | 2 | 10 | Ω |
| GT2 output rise time | $C_{LOAD} = 1\text{ nF}$, $R_{LOAD} = 10\ \Omega$ | | 16 | 25 | ns |
| GT2 output fall time | | | 7 | 15 | ns |

1. Ensured by design. Not 100% tested in production.

TERMINAL FUNCTIONS

| TERMINAL | | | I/O | DESCRIPTION |
|----------|-----|-------|-----|--|
| NAME | NO. | Stage | | |
| CAOUT | 15 | PFC | O | Output of the current control amplifier of the PFC stage. CAOUT is internally connected to the PWM comparator input in the PFC stage |
| CT_BUFF | 5 | PWM | O | Internally buffered PWM stage oscillator ramp output, typically used to program slope compensation with a single resistor |
| D_MAX | 4 | PWM | I | Positive input to set the maximum duty cycle clamp level of the PWM stage duty ratio can be between 0.09 and 0.90. |
| GND | 6 | – | – | Analog ground |
| GT1 | 12 | PFC | O | PFC stage gate drive output |
| GT2 | 10 | PWM | O | PWM stage gate drive output |
| IAC | 18 | PFC | I | Multiplier current input that is proportional to the instantaneous rectified line voltage |
| ISENSE1 | 16 | PFC | I | Non-inverting input to the PFC stage current amplifier |
| ISENSE2 | 8 | PWM | I | Input for PWM stage current sense and peak current limit |
| MOUT | 17 | PFC | I/O | PFC multiplier high-impedance current output, internally connected to the current amplifier inverting input |
| PKLMT | 14 | PFC | I | Voltage input to the PFC peak current limit comparator |
| PWRGND | 11 | – | – | Power ground for GT1, GT2 and high current return paths |
| RT | 2 | – | I | Oscillator programming pin that is set with a single resistor to GND |
| SS2 | 13 | PWM | I | Soft start for the PWM stage |
| VAOUT | 1 | PFC | I/O | Output of the PFC transconductance voltage amplifier and it is internally connected to the Zero Power Detect comparator input and the multiplier input |
| VCC | 9 | – | I | Positive supply voltage pin |
| VERR | 7 | PWM | I | Feedback error voltage input for the PWM stage, typically connected to an optocoupler output |
| VFF | 19 | PFC | I | Voltage feedforward pin for the PFC stage, sources an IAC/2 current that should be externally filtered |
| VREF | 20 | – | O | Precision 7.5-V reference output |
| VSENSE | 3 | PFC | I | Inverting input to the PFC transconductance voltage amplifier, and input to the OVP, ENABLE and UVLO2 comparators |

BLOCK DIAGRAM



DETAILED PIN DESCRIPTIONS

CAOUT (Pin 15): This is the output of a wide-bandwidth operational amplifier that senses line current and commands the PFC stage PWM comparator to force the correct duty cycle. This output can swing above the PFC ramp peak voltage to command maximum duty cycle and below the PFC ramp voltage to force zero duty cycle when necessary. Connect current loop compensation components between CAOUT and MOUT.

CT_BUFF (Pin 5): The 4-V amplitude oscillator ramp is internally buffered at this pin to allow a resistor to be connected directly from this pin to ISENSE2 for slope compensation. The internal buffer can drive a typical 500- μ A resistive load at this pin.

D_MAX (Pin 4): Program the maximum duty cycle at GT2 by applying a dc voltage to this pin. Between 0.09 and 0.90, the maximum duty ratio is linearly related to D_MAX. Usually, this voltage is set with a precision resistor divider powered by VREF. A first order approximation, with the CT_BUFF frequency near 200 kHz, is estimated by:

$$D_{MAX} \cong \frac{V_{DX} - 1.15 \text{ V}}{4 \text{ V}}$$

where, D_{MAX} is a dimensionless ratio
 V_{DX} is the voltage at D_MAX in volts

This pin can also be used to set D_{MAX} to 0 by setting V_{DX} less than 0.7 V.

DETAILED PIN DESCRIPTIONS (CONTINUED)

GND (Pin 6): Signal ground for the integrated circuit. All voltages measured with respect to ground are referenced to this pin. The bypass capacitors for VCC and VREF should connect to this pin with as little lead length as possible. PWRGND must be externally connected to this pin. For best results, use a single small circuit trace to electrically connect between the circuits that use the GND return path and the circuits that use the PWRGND return path.

GT1 (Pin 12): A 2-A peak source and 3-A peak sink current totem pole MOSFET gate driver for the PFC stage. Some overshoot at GT1 can be expected when driving a capacitive load, but adding a minimal series resistor of about 2 Ω between GT1 and the external MOSFET gate can reduce this overshoot. GT1 is disabled unless VCC is outside the UVLO region and VREF is on.

GT2 (Pin 10): A 2-A peak source and 3-A peak sink current totem pole MOSFET gate driver for the PWM stage, identical to the driver at GT1.

IAC (Pin 18): This multiplier input senses the rectified ac line voltage. A resistor between IAC and the line voltage converts the instantaneous line voltage waveform into a current input for the analog multiplier. The recommended maximum IAC current is 500 μA.

ISENSE1 (Pin 16): This pin is the non-inverting input terminal of the current amplifier. Connect a resistor between this pin and the grounded side of the PFC stage current sensing resistor. The resistor connected to this pin should have a value that equals the value of the resistor that is connected between the MOUT pin and the ungrounded side of the PFC current sense resistor.

ISENSE2 (Pin 8): A voltage across the PWM stage external current sense resistor generates the input signal to this pin, with the peak limit threshold set to 1.3 V for peak current mode control. An internal 1.5-V level shift between ISENSE2 and the input to the PWM comparator provides greater noise immunity. The oscillator ramp can also be summed into this pin for slope compensation. Figure 31 shows the typical relationship of the capacitance on the ISENSE2 pin and the minimum controllable limit of the pulse width on the gate2 output. If the V_{ERR} is at the voltage that corresponds to a minimum controllable duty cycle and then is reduced further the pulse width collapses to near zero.

MOUT (Pin 17): The output of the multiplier and the input to the current amplifier in the PFC stage are internally connected at this pin. Set the power range of the PFC stage with a resistor tied between the MOUT pin and the non-grounded end of the PFC current sense resistor. Connect impedance between the MOUT pin and the CAOUT pin to compensate the PFC current control loop. The multiplier output is a current and the current amplifier input is high impedance. The multiplier output current is given by:

$$I_{MOUT} = \frac{(V_{VAOUT} - 1.0) \times I_{IAC}}{K \times (V_{VFF})^2}$$

where, K is the multiplier gain constant, in volts⁻¹.

I_{MOUT} is limited to two times I_{AC} for power limiting.

PKLMT (Pin 14): Program the peak current limit of the PFC stage using this pin. The threshold for peak limit is 0 V. Use a resistor divider between VREF and the non-grounded side of the PFC current sense resistor in order to shift the level of this signal to a voltage that corresponds to the desired overcurrent threshold voltage, measured across the PFC current sense resistor.

PWRGND (Pin 11): Ground for the output drivers at GT1 and GT2. This ground should be tied to GND externally via a single Kelvin connection.

DETAILED PIN DESCRIPTIONS (CONTINUED)

RT (Pin 2): A resistor between RT and GND programs the oscillator frequency, measured at CT_BUFF. In all options, the PWM stage operates at the frequency that is measured at CT_BUFF. In the UCC28521 the PFC stage operates at the same frequency as the PWM stage. The voltage is dc (nominally 3 V); do not connect a capacitor to this pin in an attempt to stabilize the voltage. Instead, connect the GND side of the oscillator-programming resistor closer to the GND pin. The recommended range of resistors is 45 kΩ to 500 kΩ for a frequency range of 600 kHz to 65 kHz, respectively. Resistor R_T programs the oscillator frequency f_S, as measured at CT_BUFF, according to the following equation:

$$R_T = \frac{1}{31 \times 10^{-12}} \left(\frac{1}{f_S} - 2.0 \times 10^{-7} \right)$$

where, R_T is in Ω
 f_S is in Hz

SS2 (pin 13): A capacitor between SS2 and GND programs the softstart duration of the PWM stage gate drive. When the UVLO2 comparator enables the PWM stage, an internal 10.5-μA current source charges the external capacitor at SS2 to 3 V to ramp the voltage at VERR during startup. This allows the GT2 duty cycle to increase from 0% to the maximum clamped by the duty cycle comparator over a controlled time delay t_{SS} given by:

$$C_{SS2} = \frac{t_{SS} \times 10.5 \times 10^{-6}}{3}, \quad \text{Farads}$$

In the event of a disable command or a UVLO2 dropout, SS2 quickly discharges to ground to disable the PWM stage gate drive.

VAOUT (Pin 1): This transconductance voltage amplifier output regulates the PFC stage output voltage and operates between GND and 5.5 V maximum to prevent overshoot. Connect the voltage compensation components between VAOUT and GND. When this output goes below 1 V, the multiplier output current goes to zero. When this output falls below 0.33 V, the zero power detect comparator ensures the PFC stage gate drive is turned off. In the linear range, this pin sources or sinks up to 30 μA. A slew rate enhancement feature enables VAOUT to sink or source up to 3.3 mA, when operating outside the linear range.

VCC (Pin 9): Chip positive supply voltage that should be connected to a stable source of at least 20 mA between 12 V and 17 V for normal operation. Bypass VCC directly to GND with a 0.1 μF or larger ceramic capacitor to absorb supply current spikes caused by the fast charging of the external MOSFET gate capacitances.

VERR (Pin 7): The voltage at this pin controls the GT2 duty cycle and is connected to the feedback error signal from an external amplifier in the PWM stage. This pin is clamped to a maximum of 3 V and can demand 100% duty cycle at GT2. The typical pull-up current flowing out of this pin is 10 μA.

VFF (Pin 19): The output current from this pin comes from an internal current mirror that divides the IAC input current by 2. The input voltage feedforward signal for the multiplier is then generated across an external single-pole R/C filter connected between VFF and GND. At low line, the VFF voltage should be set to 1.4 V.

VREF (Pin 20): This is the output of an accurate 7.5-V reference that powers most of the internal circuitry and can deliver over 10 mA, with a typical load regulation of 5 mV ensured for an external load of up to 6 mA. The internal reference is current limited to 25 mA, which protects the part if VREF is short-circuited to ground. VREF should be bypassed directly to GND with a ceramic capacitor between 0.1 μF and 10 μF for stability. VREF is disabled and remains at 0 V when VCC is below the 9.7-V UVLO threshold.

VSENSE (Pin 3): Inverting input to the PFC transconductance voltage amplifier, which serves as the PFC feedback connection point. When VSENSE operates within +/- 0.35 V of its steady-state value, the current at VAOUT is proportional to the difference between the VREF and VSENSE voltages by a factor of g_M. Outside this range, the magnitude of the current of VAOUT is increased in order to enhance the slew rate for rapid voltage control recovery in the PFC stage. Decisive activation and deactivation of the voltage control recovery is internally implemented with about 120 mV of hysteresis at VSENSE. VSENSE is internally connected to the PFC OVP, Enable and UVLO2 comparators as well.

APPLICATION INFORMATION

design procedure

The following discussion steps through the typical design process of a PFC/PWM converter system. The design process begins with the power stage elements, then the control elements for the PFC stage, then the control elements for the PWM stage. Keep in mind that a general design process is often iterative. Iteration typically begins after either simulating and/or testing the completed PFC/PWM system. This design procedure refers to the typical application in Figure 1.

A design begins with a list of requirements for output voltage, output power and ac line voltage range. Other details, such as efficiency and permissible current harmonics could be given at the onset, or developed throughout the product design cycle. The need for power factor correction arises from either an agency requirement, such as EN-61000, or if the available line power is nearly equal to the output power of the power system. Hold-up time requirements are also necessary at the early stages of design. Typically, the hold-up time, t_{HU} , is at least the period of 1.5 line cycles.

The general structure of the PFC/PWM stage power system is two switched-mode converters connected in cascade. Each stage has an associated efficiency and each stage has its own set of fault limiting controls that must be properly set in order to achieve the desired line harmonic and load regulation performance, simultaneously. The PFC stage must always be designed to supply sufficient average power to the PWM stage. The cycle-by-cycle current limit of the PFC stage should be programmed to activate at a slightly larger power level at low ac line voltage than the average power clamp in order to allow for PFC current sense tolerances. This will allow power factor correction for the full range of maximum rated load. If the instantaneous load nearly equals the average load, then the fault clamps for the PWM stage can be programmed to limit power at a level that is slightly less than or equal to the average power clamp of the PFC stage. The margin for the clamping action should allow for measurement tolerances and efficiency. Conversely, if the instantaneous load has high peaks that are much shorter than the hold-up time, the current limit and duty ratio limits of the PWM stage can clamp at a higher level than the average power clamp in the PFC stage. In order to simplify the design procedure, the average and the peak loads of the PWM stage are assumed to be equal. Thus, all of the current limits and duty cycle limits are programmed to clamp power at a slightly lower level (10%) than the average power clamp on the PFC stage.

developing the internal parameters

Select the energy storage voltage V_{C1} . Since the PFC stage is a boost converter, the voltage across C1 must be larger than the peak ac line voltage by enough to permit controllability in the event of load transients. Typically, this will be around 5% which is about 400 V for a universal ac line application of 85 V_{AC} to 265 V_{AC} .

Once the energy storage voltage, V_{C1} , is determined, the range of the PFC stage duty ratio, D_1 , is set. For CCM operation of the PFC stage, the minimum PFC duty ratio is given by:

$$D_{1(\min)} = 1 - \frac{\sqrt{2} \times V_{AC_{\min}}}{V_{C1}} \quad (1)$$

APPLICATION INFORMATION

Select an approximate switching frequency for the PFC stage. A good starting frequency for a MOSFET based PFC stage is in the range of 100 kHz to 200 kHz, depending on maximum line voltage and maximum line current. Adjustments in switching frequency may result from meeting switching loss requirements in Q1 and D3, or in order to optimize the design of L1.

Select an appropriate topology for the PWM stage using the information about the power requirements and the magnitude of V_{C1} . For simplicity, the typical application in Figure 1 shows a flyback converter in the PWM stage. In most cases, the PWM stage topology must have transformer isolation and the topology must require only one pulse-width signal. Topologies that have these features include:

- single-transistor forward converter
- single-transistor flyback converter
- two-transistor forward converter
- two-transistor flyback converter

Estimate the nominal and the maximum duty ratios of the PWM stage ($D_{2(nom)}$, $D_{2(max)}$) and the associated peak Q2 drain current, $i_{Q2(peak)}$, based on the topology, PWM hysteresis option and output voltage requirements of the PWM stage. Also estimate whether or not it is appropriate to operate the PWM stage at the same switching frequency as the PFC stage or if the PWM stage can operate at twice the switching frequency of the PFC stage. Base the estimation for the switching frequency of the PWM stage on the maximum voltages and currents of the power MOSFETs and power diodes. Program the oscillator frequency of the PWM stage with the value of R20.

$$R20 = \frac{1}{31 \times 10^{-12}} \left(\frac{1}{f_{S(pwm)}} - 2.0 \times 10^{-7} \right), \quad \Omega \quad (2)$$

Most applications require that the PWM stage regulates at the minimum energy storage capacitance voltage. Maximum duty ratio $D_{2(max)}$ and $i_{Q2(peak)}$ should be calculated for the minimum energy storage voltage in order to estimate the peak current stresses for transformer T1 and any other inductive element in the PWM stage.

At this point, enough information is available to estimate which member of the UCC28510 family should be selected.

APPLICATION INFORMATION

power stage elements

The power stage elements include the following elements: C1–3, D1–5, L1, R2, R5, Q1, Q2, T1. Details concerning the PWM stage elements C2, D4, D5, Q2 and T1 will not be discussed in detail here, due to their dependence on the choice PWM stage topology. The PWM stage is an isolated dc-to-dc topology with the same stresses and loss mechanisms that are typical for the selected topology. An estimation of the average steady state duty ratio of the PWM stage and the Q2 switch current will be needed for stress estimations in the PFC stage. Also, the natural step response of the PWM stage is required to estimate the soft start capacitor, C5, and the bias supply capacitor, C3.

The selection process of the PFC stage elements C1, C3, D1–3 and Q1 are discussed in detail here. In general, the selection process for the PFC stage elements is the same as for a typical fixed switching frequency PFC design, except for capacitor C1 due to PFC/PWM stage synchronization.

Diode bridge D1 is selected to withstand the rms line current and the peak ac line voltage. Diode D2 allows capacitor C1 to charge during initial power up without saturating L1 and it is selected to withstand the peak inrush current and peak of the maximum ac line voltage. Additional inrush current limiting circuitry in series with the ac line could be required, depending on agencies or situations.

The PFC stage inductor, L1, is selected to have a maximum current ripple at the minimum ac line voltage. Typically a ripple factor, k_{RF} , is chosen to be about 0.2. If the line current has excessive crossover distortion, a larger ripple factor (perhaps 0.3) will reduce the distortion but the line current will have more switching ripple. Initially, the inductance can be estimated by approximating the input power equal to the output power.

$$L1 = \frac{V_{AC(min)}^2 \times D_{1(min)} \times T_{S(pfc)}}{k_{RF} \times P_{IN}} \quad (3)$$

$$\text{where, } k_{RF} = \frac{\Delta i_{L1(p-p)}}{i_{L1(max)}} \text{ and } T_{S(pfc)} \text{ is } \frac{1}{\text{switching frequency of the PFC}}$$

Inductor L1 must be designed to withstand the maximum ac rms line current without saturation at the peak ac line current.

Select power MOSFET Q1 and diode D3 with the same criteria that is normally used for fixed switching frequency PFC design. They must have sufficient voltage rating to withstand the energy storage voltage, V_{C1} and they must have sufficient current ratings. Gate drive resistor R9 is necessary to limit the source and sink current from the GT1 pin. Some circumstances require additional gate drive components for improved protection and performance.^[10] A similar gate drive resistor, R10, is required between the GT2 pin and the gate of Q2 for the same reason.

APPLICATION INFORMATION

The current sense resistor for the PFC stage, R2, is selected to operate over a 1-V dynamic range (V_{DYNAMIC}). The sense resistor must also have a large enough power rating to permit safe operation with the maximum RMS line current.

$$R2 = \frac{V_{\text{DYNAMIC}}}{i_{L1(\text{max})} + 0.5 \times \Delta i_{L1(\text{p-p})}} \quad (4)$$

$$\text{where, } i_{L1(\text{max})} = \frac{\sqrt{2} \times P_{\text{IN}}}{V_{\text{AC}(\text{min})}}$$

The PFC I_{LIMIT} comparator threshold is at the ground reference for the controller device. So, the PFC current sense voltage, measured at PKLMT must be biased with a positive voltage to cross 0.0 V when the instantaneous PFC current is at its maximum. The bias voltage is established with R14 and R7, as shown in equation 7, and resistor R14 is arbitrarily chosen around 10 k Ω .

$$\frac{R7}{R14} = \frac{1}{\frac{V_{\text{REF}}}{i_{L1(\text{max})} \times R2} - 1} \quad (5)$$

The capacitance value of the energy storage capacitor, C1 is selected to meet hold-up time requirements (t_{HU}) by the equation:

$$C1 = \frac{2P_{\text{OUT}} \times t_{\text{HU}}}{V_{C1}^2 - (V_{C1} - 0.7V_{C1})^2} \quad (6)$$

Capacitor C1 must be rated for the selected energy storage voltage and it must be able to withstand the rms ripple current, $I_{C1(\text{rms})}$, that is produced by the combined action of the PFC stage and the PWM stage. The average Q2 drain current during the interval that GT2 activates MOSFET Q2 is used to find $I_{C1(\text{rms})}$. An initial estimate can be made using the inequality in equation 9, then consult Figure 2 for better accuracy.

$$I_{C1(\text{rms})} = P_{\text{OUT}} \times \sqrt{\frac{16 \times V_{\text{BOOST}}}{3 - \pi \times V_{\text{AC}(\text{max})}} - 1} \quad (7)$$

The ratio of $I_{C1(\text{rms})}$ to I_{Q2} can be found by using the appropriate graph, Figure 3 for the 1X:1X oscillator option or Figure 4 for the 1X:2X oscillator option. To use the graphs, locate the ratio of V_{AC} to V_{C1} along the horizontal axis then, draw a vertical line to the intersection of the curve for the duty ratio of the PWM stage. Draw a horizontal line from the intersection to the vertical axis and read the ratio of $I_{C1(\text{rms})}$ to I_{Q2} .

APPLICATION INFORMATION

The current sense resistor for the PWM stage, R5, is selected so that at maximum current, its voltage is the threshold voltage of the peak current comparator (nominally 1.3 V).

$$R5 = \frac{V_{TH}(PWM \text{ stage} \times I_{LIMIT})}{i_{Q2(peak)}} \quad (8)$$

In many cases, an input line filter will be necessary in order to meet the requirements of an agency or application. The input line filter design has been omitted from this procedure due to the vast array of requirements and circumstances. We urge you to refer to Reference [11] for details.

PFC stage control

The PFC stage is designed in a three-step process. First, set the dynamic range of the multiplier, second, stabilize the average current control loop and third, stabilize the voltage loop that controls the energy storage capacitor voltage. Use as much of the dynamic range of the multiplier as possible. The current control loop must have wide bandwidth in order to follow the instantaneous rectified line voltage. The voltage loop must be slower than twice the ac line frequency so that it will not compromise the power factor.

multiplier

The dynamic range of the multiplier is a function of the currents and/or voltages of the IAC, VAOUT and VFF pins. Coordinate the selection process to use the full range of the multiplier and obtain the desired power limiting features. Select the components R1 and R15 to use the $i_{IAC}(t)$ range and the V_{VFF} range under the condition that the maximum of the V_{VAOUT} range, described in equation 11. The selection process is similar to the selection process for UC3854, except for the VFF voltage and MOUT current limitations.^[12] In this product series, the divide-by-square function is internally implemented so that it divides by the greater of 1.4 V or V_{VFF} . If the 1.4-V level controls the divider, power factor correction may still occur if the VAOUT level is within the functioning range of the multiplier. Power factor correction occurs during that condition because the multiplier section functions as a two-input multiplier, rather than a three-input multiplier. Notice that the voltage at the VFF pin will be proportional to the average of the IAC current. Typically, $V_{VFF}=1.4$ V at low ac line voltage is set as the design boundary; the upper boundary of V_{VFF} will remain within the range if the functional ac line voltage range varies by less than 4.3:1.

$$0 \leq i_{IAC}(t) \leq 500 \mu\text{A}, \quad (9)$$

$$0 \leq V_{VAOUT}(t) \leq 5 \text{ V},$$

$$1.4 \text{ V} \leq V_{VFF} \leq V_{VREF} - 1.4 \text{ V}$$

APPLICATION INFORMATION

The selection process begins with the selection of R1 so that the peak I_{AC} current at high ac line is about 500 μ A, see Table 2. Second, select R15 for the minimum VFF voltage, also shown in Table 2. Third, select C8, in Table 2, to average the VFF voltage with sufficiently low ripple to meet a third harmonic distortion budget. For a system with a 3% THD target, it is typical to allow the feedforward circuit to contribute 1.5% third harmonic distortion to the input waveform [4]. An attenuation factor of 0.022 will meet the criteria. Finally, select the MOUT resistor in Table 2, R12, so that the voltage across R12 equals the voltage across sense resistor R2 under the condition of maximum power, minimum ac line voltage ($V_{VFF, MIN}$), and VAOOUT at its maximum level of 5 V. Experimentally, the multiplier output resistor, R12, may need to be increased slightly if the energy storage capacitor voltage sags under maximum load. This would be due to tolerances in the components and the multiplier. In order to minimize current amplifier offsets, set the value of the resistor on the ISENSE1 pin, R8, equal to the value of R12 as shown in Table 2.

Table 1.

| REFERENCE DESIGNATOR | EQUATION | NOTES |
|----------------------|--|---|
| R1 | $\frac{\sqrt{2}V_{AC(max)}}{I_{AC(peak)}}$ | set $i_{AC(peak)} = 500 \mu A$ |
| R15 | $2 \times R1 \times \frac{V_{VFF(avgmin)}}{V_{AC(min)} \times 0.9}$ | set $V_{VFF(avgmin)} = 1.4 V$ |
| C8 | $\frac{1}{2 \times \pi \times f_{AC} \times A_{FF(2)} \times R15}$ | $A_{FF(2)} = 0.022$ for 3% THD |
| R12 | $\frac{P_{IN(R1)(R2)k}}{V_{VAOUT(max)} - 1} \left(\frac{V_{VFF(min)}}{V_{AC(min)}} \right)^2$ | $k = 1$ $V_{VFF(min)} = 1.4V$ $V_{VAOUT(max)} = 5.0V$ |
| R8 | R12 | Always change R8 if R12 is changed |

PFC current loop control

This controller uses average current loop control for the PFC stage. The current control loop must typically be fast enough to track the rectified sinusoidal ac line voltage. There are many ways to design a controller that will stabilize the PFC current loop. The method that is described here achieves good results for most applications.[5] This method assumes that both the natural frequency of the system and the zero of the linearized boost PFC are much lower than both the switching frequency and the desired crossover frequency, $f_{CO(pfc)}$, as described in equation 12. The left side of the inequality in equation 12 will usually be true since the capacitance of C1 is quite large.

$$\frac{1 - D_{PWM(min)}}{\sqrt{L1 \times C1}} \text{ and } \frac{2P_{IN}}{C1 \times V_{C1}^2} < < 2 \times \pi \times f_{CO(pfc)} < < 2 \times \pi \times f_{S(pfc)} \quad (10)$$

APPLICATION INFORMATION

The left side of the inequality should be at least a factor of 10 lower than the middle term; the right side of the inequality should be at least five times larger than the middle term. For the purposes of 50 Hz to 60 Hz power factor correction, good results can be achieved with the crossover frequency set to about 10 kHz. A lower crossover might be necessary if the switching frequency of the PWM stage is below 100 kHz, or if the compensator gain at the crossover frequency is large (over ~40 dB).

Upon selecting the crossover frequency, select R13 to set the gain at the crossover frequency, then select C6 to place a zero at the crossover frequency and select C7 to provide a pole at half of the switching frequency. The equations are in Table 3.

Table 2.

| REFERENCE DESIGNATOR | EQUATION | NOTES |
|----------------------|--|---------------------------|
| R13 | $R13 \times \frac{2 \times \pi \times f_{CO(pfc)} \times L1 \times V_{CT_BUFF(p-p)}}{V_{C1}}$ | $V_{CT_BUFF(p-p)} = 4 V$ |
| C6 | $\frac{1}{R13 \times 2 \times \pi \times f_{CO(pfc)}}$ | |
| C7 | $\frac{1}{\pi \times f_{S(pfc)}}$ | |

PFC voltage loop

The voltage loop must crossover at a lower frequency than twice the ac line frequency so that voltage corrections will not interfere with power factor correction. Second harmonic ripple from the sensed V_{C1} voltage directly results in third harmonic distortion on the ac line, similar to ripple on the VFF voltage.

PWM stage control

The control elements of the PWM stage are the same as a typical isolated current program mode converter. The secondary elements include C12 to C14, D6, R22 to R25, U2 and U3, which perform the error amplifier, compensation and isolation functions. On the primary side, VERR is connected to the node between the opto-isolator output, U2, and a pull-up resistor, R17. Resistor R17 represents the gain in the conversion from the output current of opto-isolator U2 and the VERR input.

Slope compensation is programmed using resistors R18 and R11, which form a summing node at ISENSE2. The voltage at CT_BUFF is a saw-tooth waveform that swings between 1 V and 5 V.

Many applications require a duty ratio limit for the PWM stage in order to prevent transformer saturation. Program the maximum duty ratio using the following ratio of resistors R16 to R19.

$$\frac{R16}{R19} = \frac{V_{VREF}}{1 + 4 \times D_{PWM(max)}} - 1 \tag{11}$$

Soft-start

The soft-start capacitor, C5, which is connected to SS2, controls the soft-start ramp of the PWM stage. The soft-start ramp begins when the VSENSE voltage exceeds 6.75 V. In order to avoid loop saturation, the soft-start ramp rate must be less than or equal to the open loop response of the PWM stage converter.

REFERENCE DESIGN

Universal line input 100-W PFC output with 12 V, 8-W bias rail supply design is discussed in UCC28517EVM, TI literature number SLUU117. UCC28517 is a closely related combo device to the UCC28521. The UCC28517 has 1:2 PFC:PWM frequency option. The schematic is shown in Figures 2, 3, 4. Please refer to the SLUU117 document on <http://www.ti.com> for further details.




Figure 2. Section A




Figure 3. Section B

REFERENCE DESIGN




Figure 4. Section C

TYPICAL CHARACTERISTICS




Figure 5




Figure 6




Figure 7








Figure 8

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 13




Figure 14




Figure 15




Figure 16

TYPICAL CHARACTERISTICS

GT1 RISE/FALL TIME
vs
C_{LOAD} AND R_{SERIES} (V_{CC} = 12 V)




Figure 17

GT1, GT2 RISE AND FALL TIMES
vs
TEMPERATURE




Figure 18

GT2 MAXIMUM DUTY CYCLE
vs
D_{MAX} VOLTAGE




Figure 19

MULTIPLIER OUTPUT CURRENT
vs
VOLTAGE ERROR AMPLIFIER OUTPUT








Figure 20

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS

VOLTAGE AMPLIFIER
OUTPUT CURRENT CAPABILITY




Figure 25

VOLTAGE AMPLIFIER OUTPUT CURRENT IN
LINEAR REGION OF OPERATION




Figure 26

VOLTAGE AMPLIFIER
OPEN LOOP GAIN AND PHASE




Figure 27

VOLTAGE AMPLIFIER VSENSE BIAS CURRENT
vs
TEMPERATURE




Figure 28

TYPICAL CHARACTERISTICS




Figure 29




Figure 30




Figure 31

REFERENCES

1. Evaluation Module and associated User's Guide, UCC28521EVM, Texas Instruments Literature Number SLUU218
2. Datasheet, *UCC38500/1/2/3 BiCMOS PFC/PWM Combination Controller*, Texas Instruments Literature Number SLUS419C
3. Power Supply Seminar SEM–600, *High Power Factor Preregulator for Off-line Power Supplies*, L.H. Dixon, Texas Instruments Literature Number SLUP087
4. Power Supply Seminar SEM–700, *Optimizing the Design of a High Power Factor Switching Preregulator*, L.H. Dixon, Texas Instruments Literature Number SLUP093
5. Power Supply Seminar SEM–1500 Topic 2, *Designing High-Power Factor Off-Line Power Supplies*, by James P. Noon
6. Application Note, *UC3854 Controlled Power Factor Correction Circuit Design*, Texas Instruments Literature Number SLUA144
7. Design Note, *Optimizing Performance in UC3854 Power Factor Correction*, Texas Instruments Literature Number SLUA172
8. Design Note, *UC3854A and UC3854B Advanced Power Factor Correction Control ICs*, Texas Instruments Literature Number SLUA177
9. Design Note, *UC3854A/B and UC3855A/B Provide Power Limiting with Sinusoidal Input Current for PFC Front Ends*, Texas Instruments Literature Number SLUA196
10. Laszlo Balogh, *A Design and Application Guide for High Speed Power MOSFET Gate Drive Circuits*, 2001 Power Supply Design Seminar Manual SEM1400, 2001
11. Bob Mammano and Bruce Carsten, *Understanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies*, 2002 Power Supply Design Seminar Manual SEM1500, 2002

RELATED PRODUCTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|----------------|---|--|
| UCC28510-17 | Advanced BiCMOS PFC/PWM combination controllers | 1:1 or 1:2 frequency option; leading edge, trailing edge modulation, programmable PWM Max dc |
| UCC38500/1/2/3 | BiCMOS PFC/PWM combination controller | 1:1 leading edge, trailing edge modulation, 50% PWM Max dc |
| UCC3817/18 | BiCMOS power factor preregulator | High PF, UC3854 compatible, leading edge trailing edge modulation |
| UCC3819 | Programmable output power factor preregulator | Tracking boost topology for dynamic output voltage adjustments |
| UC3854 | High Power Factor Preregulator | High PF, industry standard PFC controller; 35 V _{CC} max |
| UC3854A/B | Enhanced high power factor preregulator | Improved high PF, industry standard PFC controller; 22 V _{CC} max |
| UC3855A/B | High performance power factor preregulator | ZVT output for lower EMI emission & higher efficiencies |
| UC3853 | High power factor preregulator | 8-Pin package; simplified architecture to minimized external components |
| UCC38050 | Transition mode PFC controller | Constant on-time transition mode PFC controller |
| UC3852 | High power factor preregulator | Constant off-time transition mode PFC controller; 30 V _{CC} max |

REVISION HISTORY

| REVISION | DATE | CHANGE |
|----------|---------|----------------------------------|
| SLUS608B | 6/27/05 | Corrected CAOUT pin description. |

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| UCC28521DW | OBSOLETE | SOIC | DW | 20 | | TBD | Call TI | Call TI | -40 to 85 | UCC28521DW | |
| UCC28528DW | ACTIVE | SOIC | DW | 20 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | UCC28528DW | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| UCC28528DW | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

NOTES:

- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated