# JESD204B Physical Layer (PHY)


**Texas Instruments High Speed Data Converter Training** 


### **Overview**

- What is the Physical Layer (PHY)?
- Speed Grades and Compliance Types
- SERDES Interface
- Solutions for Long/Lossy Channels
- Device Clock, SYSREF and SYNC~ Interfaces
- PCB Layout Recommendations

## What is the Physical Layer (PHY)?

- The "Physical Layer" refers to the serial data transmitter and receiver of the JESD204B link
- Point-to-point, unidirectional serial interface
- Definition includes electrical and timing characteristics
- This presentation also considers the other signal interfaces






JFSD204B Subclass 1

## What is the Physical Layer (PHY)?

#### JESD204B Tx PHY



JESD204B Rx PHY

## **Speed Grades and Compliance**


- The JESD204B standard defines 3 speed grade variants
- Based on OIF Optical standards (OIF-CEI-02.0)
- Variants differ most importantly in data rate, eye mask, and BER


Parameter	LV-OIF-Sx15	LV-OIF-6G-SR	LV-OIF-11G-SR
Data Rates	312.5Mbps – 3.125Gbps	312.5Mbps - 6.375Gbps	312.5Mbps – 12.5Gbps
Differential Output Voltage	500 – 1000 (mV)	400 – 750 (mV)	360 – 770 (mV)
Output Rise or Fall Time (20% - 80% into 100Ω load)	≥ 50 (ps)	≥ 30 (ps)	≥ 24 (ps)
Bit Error Rate (BER)	≤ 1e-12	≤ 1e-15	≤ 1e-15


 Compliance refers to AC or DC coupling and impacts the electrical characteristics of the driver/receiver

## **PHY Electrical Requirements**

 PHY defines the I/O electrical structure of the driver and receiver











## PHY Eye/Timing Requirements

- Total jitter is composed of both random and deterministic components
- JESD204B standard identifies requirements for different types of jitter






<sup>\* &</sup>quot;Analyzing Digital Jitter and its Components," (Agilent Technologies)

## **PHY Eye/Timing Requirements**

- Jitter Units
  - 'peak-to-peak Unit Interval' [p-p UI]:
    - 1 UI is equivalent to 1 bit period at the given transfer rate
  - 'peak-to-peak seconds' [p-p s]
  - 'peak-to-peak Root-Mean-Square seconds' [p-p rms]
    - Used to describe unbounded random jitter values
    - Must specify a BER to indicate probability density function (PDF) bounds for conversion to [p-p UI] (i.e. 1e-15)
- Combining Jitter Components
  - Random Jitter adds as sum of squares (un-correlated)
  - Deterministic Jitter sums directly (correlated)
  - Total Jitter is a direct sum of Random and Deterministic Components
    - TJ = RJ + DJ

## **PHY Eye/Timing Requirements**


- TX and RX Eye Masks with amplitude, rise-time, and jitter requirements
- RX must recover signal after channel loss and ISI




TEXAS INSTRUMENTS

- Channel dielectric loss degrades the signal integrity of the signal
- Loss reduces the vertical/horizontal Eye opening and edge rate due to attenuation and inter-symbol interference (ISI)
- Loss Profile mask is specified in the JESD204B standard


#### JESD204B Acceptable Loss Profile






20in. FR4 channel @ 7.4Gb/s


- Equalization can be used to pulse-shape at TX or pulse-correct RX
- High-pass profile of equalization counteracts low-pass loss profile of channel
- Pre-emphasis
  - AMPLIFY HIGH frequencies to achieve high-pass profile
- De-emphasis
  - ATTENUATE LOW frequencies to achieve high-pass profile
  - May require broadband amplification to meet eye requirements at large deemphasis






High-pass emphasis profile (blue) matches the inverse of the channel loss profile (pink) 11

ADC16DX370 De-Emphasis Waveform @ 5 Gb/s at TX output





Waveform @ 7.4 Gb/s at output of 20-inch FR4 channel








Figure 29. Transmitted Eye at Output of 20-inch, 5-mil. FR4 Microstrip at 7.4 Gb/s With Optimized De-Emphasis

ADC12J4000 Pre-Emphasis Waveform @ 7 Gb/s over 7 inches FR4



Pre-emphasis disabled




Pre-emphasis Optimized



## **Device Clock and SYSREF Interfaces**

- No strict definition for electrical characteristics
  - LVDS, LVPECL are common solutions
- Device clock frequency may be equal to sampling rate or multiple
- Noise on device clock typically sets jitter performance of converter
- Attention required for DC-coupled common-mode compatibility of TX/RX
- Subclass 1
  - SYSREF must meet setup/hold relative to device clock


 Electrical characteristics recommended to be consistent between device clock and SYSREF



Subclass 2: SYSREF not required


## **SYSREF Interface (Signal Types)**

- Periodic
  - SYSREF always ON with periodic edges
  - Risk of interferer spurs near IF due to SYSREF
- Gapped-Periodic
  - Send periodic edges for a brief pulse of time
  - No spurs
- One-Shot
  - Single SYSREF pulse and then leave in logic-low state
  - No spurs
- SYSREF pulse period equal to integer multiple of multi-frame period
- Disabling and gating the SYSREF signal may be employed




## TSW1400 Captured Data, SYSREF enabled

 Periodic SYSREF has sub-harmonic relationship to ADC sampling clock



## TSW1400 Captured Data, SYSREF disabled



## **SYNC~ Interface**

- No strict definition for electrical characteristics
  - LVDS, LVPECL, CMOS are common solutions
- DC coupling mandatory
- Subclass 1
  - SYNC~ does not have strict timing
- Subclass 2
  - SYNC~ must meet setup/hold relative to device clock
  - Timing requirements very difficult to meet for device clock rates > 250MHz






Figure 11 - SYNC~ signal timing for Subclass 0 and Subclass 2 Devices

# Differential Interfaces (Example circuits)

- Serial Lane Interface
  - AC or DC Coupling
  - $-100\Omega$  differential channel
  - Routing signal integrity is MOST critical of all JESD204B interface signals
- Device Clock / SYSREF Interface
  - AC or DC Coupling
  - AC coupling SYSREF requires provision for DC balancing at receiver
  - $-100\Omega$  differential channel
  - Match device clock and SYSREF interface to meet setup/hold requirement









## Differential Interfaces (Example Circuits)

- SYNC~ Interface
  - DC Coupling only
  - $100\Omega$  differential channel
  - Routing VERY critical for subclass 2
  - Routing is LEAST critical for subclass 1



## **Generating Device Clocks and SYSREF**


- Example: LMK04828
  - Subclass 1 capable
  - 7 Device CLK / SYSREF pairs
  - Low Jitter clock source
  - SYSREF Disable feature
  - Delay options
  - LVPECL, LVDS, HSDS outputs
  - Supports Clock Distribution mode using external clock source






## PCB Recommendations (Differential Pairs)

- Route differential signal as tightly coupled microstrip or stripline lanes (S<=W)</li>
- 100  $\Omega$  differential impedance
- Avoid 90° turns
  - Reduces +/- trace mismatch
  - Reduces impedance discontinuity
- Recommend 0201 series components (AC coupling) to minimize impedance discontinuity of pads
- Routing on inner layers (stripline) has advantages:
  - Better impedance control
  - No speed issues with Nickel plating
  - Less interference/emissions






0201 AC coupling capacitors

## PCB Recommendations (Trace Matching)

- Device Clock, SYSREF, SYNC~, and serial lanes must be between matched +/- traces
- Device Clock and SYSREF pairs must be matched to each other




- Use wiggles to match the lengths of multiple differential pairs.
  - Keep radius of the wiggle > 3 times trace width
  - Use equal number of turns in each direction
- Use small jog-outs to correct +/- trace mismatch



Matched Dev. Clock and SYSREF pairs







Jog-out matches +/- traces


## **PCB** Recommendations (Vias)

- Vias in the signal path create impedance discontinuities that result in signal reflections/degradation
- Simulate signal path with vias to determine signal integrity before manufacturing
- Avoid changing layers where possible, but use adjacent grounding vias where layer change is necessary to provide return current path
- Via stitch along sensitive differential signal paths
- Use blind vias or back-drilling to eliminate via stubs






Waveform "blip" due to via in the signal path



Adjacent GND vias




Via stitching



## PCB Recommendations (Material/Stack-Up)


- Serial lane speeds > 3 Gb/s at length > 8"
  - Recommend low-loss, good impedance consistency dielectric material
  - Rogers-4350, Megtron-6.
  - Use premium dielectric only where needed
- Serial lane speeds < 3 Gb/s at length < 8"</li>
  - Recommend low cost materials
  - FR4, 370HR
- Board shop reports that 370HR can be used up to 10 GHz with very short traces (1-3 inches)



Material	QTY	\$/board	
Megtron 6	50	\$660	
370HR	50	\$350	

## PCB Recommendations (Reference Planes)

- Use a ground planes as the signal reference on adjacent layers
- Avoid splits in the reference plane underneath signals when possible
  - Return current for high-speed signals follows trace on the reference plane
  - Splits require the return current to travel around, increasing loop inductance, coupling, and interference
- When reference plane splits under differential signals are necessary:
  - Minimize split width
  - Ensure tight coupling of differential pair
  - Jump split at 90°
  - Good GND via stitching along channel
  - Avoid jumping split in vicinity of other noisy signals



## PCB Recommendations (Reference Planes)

- Keep analog signals separate from digital signals
  - Single ground plane is recommended
  - 1. Split ground plane at DAC/ADC into analog and digital planes
  - 2. Route the signal traces in their respective domains
  - 3. Recombine the two ground planes into one after routing

## PHY Debug (Test Patterns)

Test patterns can verify the PHY layer signal integrity

Pattern	Use Test
PRBS7 /15 /23 /31	Long pattern performance Deterministic Jitter (ISI)
01010101010 (D21.5)	Random Noise

- PRBS and D21.5 patterns available on all TI JESD204B devices
- Most FPGA giga-bit transceivers have built-in PRBS generators/detectors

# **Handling Link Errors**

Error Type	Effect on Serial Stream	Link Error Detection	Link Response
Jitter/ISI Single bit error	Single bit error	8b/10b decoding fails (not-in-table error)	<ul> <li>Output previous good frame</li> <li>SYNC asserted for 2 frames</li> </ul>
Jitter/ISI Multi-bit error	Multi-bit error, possibly across many frames	<ul><li>Not-in-table error</li><li>Disparity error</li><li>Control Char error</li><li>Frame alignment error</li></ul>	<ul> <li>Depends on specific error</li> <li>SYNC asserted &gt;= 2 frames</li> <li>Link re-initialization likely*</li> </ul>
ADC Core Sample Error	None. Erroneous sample is encoded, transmitted, received as usual.	No error detected	No change

 The list of errors which require link re-initialization is implementation specific

# **TI Devices SERDES Summary**

Device	Max Conversion Rate	Max Bit Rate	Min #Lane/Ch. (at full MSPS)	Emphasis / Equalization?
ADC16DX370	370 MSPS	7.4 Gb/s	1	TX De-emphasis
ADS42JB69	250 MSPS	3.125 Gb/s	2	Not needed
ADS42JB46	160 MSPS	3.125 Gb/s	1	Not needed
ADC3K Family (Preview)	160 MSPS	3.125 Gb/s	1	Not needed
ADC12J4000	4000 MSPS	8 Gb/s	*	TX Pre-Emphasis
ADC12J2700	2700 MSPS	10 Gb/s	*	TX Pre-Emphasis
DAC38J84	2500 MSPS	12.5 Gb/s	0.25	RX Adaptive Equalizer


<sup>\*</sup>Decimation Factor Dependent

## **Summary**

- The Physical Layer refers to the electrical and timing characteristics of the TX and RX and their ability to send and recover data
- Equalization and (pre-/de-) emphasis can be used to enhance signal integrity of the link for longer lengths and higher bit rates
- Device Clock, SYSREF, and SYNCb interfaces and not strictly defined in the standard, but common guidelines are provided
- Very high speed layout techniques for the serial lanes are critical to ensure impedance matching and minimization of signal reflections
- Test patterns such as D21.5 and PRBS usually patterns are available for physical layer debug

### **More Educational Resources**

www.ti.com/lsds/ti/data-converters/high-speed-adc-greater-10msps-jesd204b.page





#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity