





Support & training

OPA891, OPA2891 SBOSAI7B – NOVEMBER 2023 – REVISED JULY 2024

# OPAx891 180MHz, 0.95nV/ $\sqrt{Hz}$ , Ultra-Low THD Operational Amplifiers

#### **1** Features

Texas

INSTRUMENTS

- Ultra-low 0.95nV/√Hz voltage noise
- High speed:
  - 180MHz unity gain bandwidth
  - 140MHz bandwidth at a gain of 2V/V (–1V/V)
- 105V/µs slew rate
- Very low distortion
  - THD = -91dBc (f = 1MHz, R<sub>L</sub> = 150 $\Omega$ )
  - THD = -100dBc (f = 1MHz, R<sub>L</sub> = 1k $\Omega$ )
  - THD+N = –137dBc (f = 1kHz, BW = 80kHz)
- Low 0.2mV (typical) and 1mV (maximum) input offset voltage at 25°C
- 200mA output current drive (typical)
- Typical operation from ±4.5V to ±18V
- Offset nulling pins on the OPA891

## 2 Applications

- Low-noise, wide-band amplifier for industrial applications
- Voltage-controlled oscillators
- · Active filters
- · Video amplifiers
- Cable drivers
- Ultrasound scanners
- Vector signal transceiver (VST)
- Professional audio mixer or control surface
- · Professional microphones and wireless systems
- Professional speaker systems
- Professional audio amplifier
- Soundbar
- Turntable
- Professional video camera
- Guitar and other instrument amplifier
- Data acquisition (DAQ)

# +5V OPAx891 DAC8802 +15V THS2630 Filtering and Attenuation Current to Voltage Converter

**Ultrasound Time-Gain-Control Circuit** 

### **3 Description**

The OPA891 and OPA2891 (OPAx891) are ultralow voltage noise, high-speed voltage feedback amplifiers that are an excellent choice for applications requiring low voltage noise, including communications and imaging. The single-amplifier OPA891 and the dual-amplifier OPA2891 offer very good ac performance with 140MHz bandwidth, gain (G) = 2V/V, 105V/µs slew rate, and 70ns settling time (0.1%). The OPAx891 are unity-gain stable with 180MHz bandwidth. These amplifiers have a high drive capability of 200mA and draw only 7.5mA supply current per channel. With -100dBc of total harmonic distortion (THD) at f = 1MHz and a very low noise of  $0.95 \text{nV}/\sqrt{\text{Hz}}$ , the OPAx891 are designed for applications requiring low distortion and low noise such as buffering analog-to-digital converters.

PART NUMBER	AMPLIFIERS	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
OPA891	000	D (SOIC, 8)	4.9mm × 6mm
	One	DGN (HVSSOP, 8)	3mm × 4.9mm
0042801	Two	D (SOIC, 8)	4.9mm × 6mm
OPA2891		DGN (HVSSOP, 8)	3mm × 4.9mm

(1) For more information, see Section 10.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

1	Features	1
2	Applications	. 1
3	Description	1
4	Pin Configuration and Functions	3
5	Specifications	. 4
	5.1 Absolute Maximum Ratings	. 4
	5.2 ESD Ratings	. 4
	5.3 Recommended Operating Conditions	4
	5.4 Thermal Information - OPA891	. 5
	5.5 Thermal Information - OPA2891	. 5
	5.6 Electrical Characteristics - $R_L = 150\Omega$	. 6
	5.7 Electrical Characteristics - $R_L = 1k\Omega$	8
	5.8 Typical Characteristics	10
6	Detailed Description	18
	6.1 Overview	18
	6.2 Functional Block Diagrams	18
	6.3 Feature Description.	19

	6.4 Device Functional Modes	19
7	Application and Implementation	20
	7.1 Application Information	. 20
	7.2 Typical Application	. 22
	7.3 Power Supply Recommendations	25
	7.4 Layout	. 25
8	Device and Documentation Support	28
	8.1 Documentation Support.	. 28
	8.2 Receiving Notification of Documentation Updates	28
	8.3 Support Resources	. 28
	8.4 Trademarks	28
	8.5 Electrostatic Discharge Caution	28
	8.6 Glossary	28
9	Revision History	. 28
1(	0 Mechanical, Packaging, and Orderable	
	Information	. 29



# **4** Pin Configuration and Functions



#### Figure 4-1. OPA891: D Package, 8-Pin SOIC, or DGN Package, 8-pin HVSSOP (Top View)

PIN		TYPE	DECODIDION	
NAME	NO.		DESCRIPTION	
IN–	2	Input	Inverting input	
IN+	3	Input	Noninverting input	
NC	5	_	No connection	
NULL	1, 8	Input	Voltage offset adjust	
OUT	6	Output	Output of amplifier	
VCC-	4	_	Negative power supply	
VCC+	7	_	Positive power supply	
Thermal Pad	Pad	_	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC	

#### Table 4-1. Pin Functions: OPA891



#### Figure 4-2. OPA2891: D Package, 8-Pin SOIC, or DGN Package, 8-pin HVSSOP (Top View)

PIN		TVDE	DESCRIPTION	
NAME	NO.	1175	DESCRIPTION	
1IN-	2	Input	Channel 1 inverting input	
1IN+	3	Input	Channel 1 noninverting input	
10UT	1	Output	Channel 1 output	
2IN-	6	Input	Channel 2 inverting input	
2IN+	5	Input	Channel 2 noninverting input	
20UT	7	Output	nannel 2 output	
VCC-	4	—	Negative power supply	
VCC+	8	—	Positive power supply	
Thermal Pad	Pad	_	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC	

Copyright © 2024 Texas Instruments Incorporated



## **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage, $V_{CC+} - V_{CC-}$			37	V
VI	Input voltage			±V <sub>CC</sub>	V
I <sub>O</sub>	Output current <sup>(2)</sup>			240	mA
V <sub>IO</sub>	Differential input voltage			±1.5	V
I <sub>IN</sub>	Continuous input current			10	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
		Any condition		150	
TJ	Junction temperature	Maximum junction temperature, continuous operation, long-term reliability <sup>(3)</sup>		125	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) When continuously operating at any output current, do not exceed the maximum junction temperature. Keep the output current less than the absolute maximum rating regardless of time interval.

(3) The maximum junction temperature for continuous operation is limited by package constraints. Operation greater than this temperature can result in reduced reliability, lifetime of the device, or both.

## 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1500	v

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	Supply voltage	Dual-supply	±4.5	±15	±18	V
V CC	Supply voltage	Single-supply	9	30	36	v
T <sub>A</sub>	Operating free-air temperature		-40	25	85	°C



### 5.4 Thermal Information - OPA891

		OPA	OPA891		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGN (HVSSOP)	UNIT	
		8 PINS	8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	124.5	60.7	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	65.0	87.4	°C/W	
R <sub>θJB</sub>	Junction-to-board thermal resistance	72.2	33	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	13.6	7.9	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	71.3	32.9	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	17.2	°C/W	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

#### 5.5 Thermal Information - OPA2891

		OPA	OPA2891		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DGN (HVSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120.6	52.0	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.7	75.2	°C/W	
$R_{\theta J B}$	Junction-to-board thermal resistance	63.9	24.5	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	16.2	4.0	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	62.2	24.5	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	9.1	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 5.6 Electrical Characteristics - $R_L$ = 150 $\Omega$

# at T<sub>A</sub> = 25°C, V<sub>CC</sub> = ±15V, and R<sub>L</sub> = 150 $\Omega$ (unless otherwise noted)

	PARAMETER	TEST CONE	DITIONS	MIN TYP	MAX	UNIT	
DYNAMIC	PERFORMANCE						
BW	Small-signal bandwidth (–3dB)	Gain = -1V/V or 2V/V	V <sub>CC</sub> = ±15V	140		MHz	
			$V_{CC} = \pm 5V$	135			
	Dendwidth for 0.1dD flatness	$Coin = \frac{1}{\sqrt{2}} $	$V_{CC} = \pm 15V$	9		N41.1-	
	Bandwidth for U.1dB flatness	Gain = -1 V/V  or  2 V/V	V <sub>CC</sub> = ±5V	9		MHZ	
SD.	Slow rate <sup>(1)</sup>	$G_{ain} = 1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1$	V <sub>CC</sub> = ±15V, 20V step	105		V/ue	
SK	Siew late /	Gain – – TV/V	V <sub>CC</sub> = ±5V, 5V step	90		v/µs	
		To 0.1% goin = $11/0/$	$V_{CC}$ = ±15V, 5V step	70			
to	Settling time	10 0.1%, gailt = -1 V/V	V <sub>CC</sub> = ±5V, 2.5V step	55		ns	
IS .	Setting time	$T_0 = 0.01\%$ gain = $-11/1/1$	$V_{CC}$ = ±15V, 5V step	90		115	
		10 0.01%, gain – – 1070	V <sub>CC</sub> = ±5V, 2.5V step	80			
AUDIO PI	ERFORMANCE						
			$V_{00} = \pm 15 V_{0} V_{0} = 3 V_{0} V_{0}$	-137		dB	
		Gain = 1V/V, R <sub>L</sub> = 600Ω, f = 1kHz,	VCC - 1100, VO - 30 RMS	0.000014		%	
		BW = 80kHz	$V_{00} = +5V/V_0 = 1V_{DM0}$	-130		dB	
THD+N	Total harmonic distortion + noise		$V_{\rm CC} = \pm 0.0$ , $V_{\rm O} = 1.0$ RMS	0.00003		%	
		Gain = 2V/V, R <sub>L</sub> = 600Ω, f = 1kHz, BW = 80kHz	$V_{00} = \pm 15 V_{0} V_{0} = 3 V_{0} V_{0}$	-133		dB	
			$V_{\rm CC} = \pm 100$ , $V_{\rm O} = 00$ RMS	0.000022		%	
			$V_{00} = +5V/V_0 = 1V_{DM0}$	-124		dB	
			$V_{\rm CC} = \pm 0.0$ , $V_{\rm O} = 1.0$ RMS	0.00006		%	
			$V_{00} = \pm 15 V_{0} V_{0} = 3 V_{0} V_{0}$	-130		dB	
		Gain = 1V/V, R <sub>L</sub> = 600Ω, SMPTE/DIN two-tone, 4:1 (60Hz and 7kHz)	$V_{\rm CC} = \pm 100$ , $V_{\rm O} = 00$ RMS	0.000032		%	
			$V_{CC} = \pm 5 V V_C = 1 V_{DMC}$	-126		dB	
	Intermodulation distortion		$V_{\rm CC} = \pm 0.0$ , $V_{\rm O} = 1.0$ RMS	0.00005		%	
			$V_{CC} = \pm 15V$ $V_C = 3V_{DMC}$	-126		dB	
		Gain = $2V/V$ , R <sub>L</sub> = $600\Omega$ , SMPTE/DIN two-tone 4.1 (60Hz		0.00005		%	
		and 7kHz)	$V_{CC} = \pm 5 V V_C = 1 V_{DMC}$	-120		dB	
			$V_{\rm CC} = \pm 0.0$ , $V_{\rm O} = 1.0$ RMS	0.0001		%	
NOISE AN	ND DISTORTION PERFORMANCE	1					
THD	Total harmonic distortion	Gain = 2V/V, $V_{CC}$ = ±5V or ±15V, f	= 1MHz V <sub>O(pp)</sub> = 2V	-91		dBc	
Vn	Input voltage noise	$V_{CC} = \pm 5V$ or $\pm 15V$ , f > 10kHz		0.95		nV/√Hz	
In	Input current noise	$V_{CC} = \pm 5V$ or $\pm 15V$ , f > 10kHz		2.3		pA/√Hz	
	Channel-to-channel crosstalk (OPA2891 only)	$V_{CC} = \pm 5V$ or $\pm 15V$ , f = 1MHz		-80		dBc	
DC PERF	ORMANCE						
V <sub>OS</sub>	Input offset voltage	$V_{CC}$ = ±5V or ±15V, $T_A$ = 25°C		0.2	1	mV	
	Offset voltage drift	$V_{CC} = \pm 5V$ or $\pm 15V$ , $T_A =$ full range		1		µV/°C	
lin	Input bias current	$V_{cc} = +5V \text{ or } +15V$	T <sub>A</sub> = 25°C	9	20		
			T <sub>A</sub> = full range	3		<u>н</u> л	
los	Input offset current	$V_{00} = \pm 5V$ or $\pm 15V$	T <sub>A</sub> = 25°C	30	250	nΔ	
os			T <sub>A</sub> = full range		400	174	



# 5.6 Electrical Characteristics - $R_L$ = 150 $\Omega$ (continued)

at  $T_A = 25^{\circ}$ C,  $V_{CC} = \pm 15$ V, and  $R_L = 150\Omega$  (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
INPUT CH	IARACTERISTICS	1					
Mar	Common-mode input voltage	$V_{CC} = \pm 15V$		±13.8	±14.3		V
VICR	range	$V_{CC} = \pm 5V$		±3.8	±4.3		v
		$1/1 = \pm 15/(1/1 = \pm 12)/(1/1 $	T <sub>A</sub> = 25°C	85	104		
CMPP	Common mode rejection ratio	V <sub>CC</sub> - ±13V, V <sub>ICR</sub> - ±12V	T <sub>A</sub> = full range	80			dP
CMRR	Common-mode rejection ratio		T <sub>A</sub> = 25°C	90	106		uБ
		$v_{CC} = \pm 5v, v_{ICR} = \pm 2.5v$	T <sub>A</sub> = full range	85			
	Innutimnadanaa	Common-mode					MΩ    pF
Input Impedance		Differential-mode			6    1.8		kΩ∥pF
OUTPUT	CHARACTERISTICS						
	$V_{CC}$ = ±15V, R <sub>L</sub> = 250Ω	±12	±12.9		M		
Vo	Output voltage swing	V <sub>CC</sub> = ±5V	±3	±3.5		v	
	Output ourrent <sup>(2)</sup>	R = 100	$V_{CC} = \pm 15V$	60	200		
10		$R_{L} = 10\Omega$	$V_{CC} = \pm 5V$	50	160		ma
Ro	Output resistance	Open loop	·		5		Ω
POWER S	SUPPLY	1					
			T <sub>A</sub> = 25°C		7.5	10	
	Commission of the second field	$v_{CC} = \pm 15v$	T <sub>A</sub> = full range			11	
ICC	Supply current (each amplifier)		T <sub>A</sub> = 25°C		6.5	9	mA
		$V_{CC} = \pm 5V$ $T_A = $ full range				10	
DODD	Device complex sole stics a "	V <sub>CC</sub> = ±5V or ±15V, T <sub>A</sub> = 25°C		90	105		JD
PSRR Power-supply rejection ratio		$V_{CC}$ = ±5V or ±15V, T <sub>A</sub> = full ra	85			aB	

(1) Slew rate is measured from an output level range of 25% to 75%.

(2) Keep junction temperature less than the absolute maximum rating when the output is heavily loaded or shorted; see also Section 5.1.



# 5.7 Electrical Characteristics - $R_L$ = 1k $\Omega$

at  $T_A$  = full range,  $V_{CC}$  = ±15V, and  $R_L$  = 1k $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN TYP	MAX	UNIT	
DYNAMIC	PERFORMANCE			· · · · · · · · · · · · · · · · · · ·			
	Unity gain bandwidth	$V_{CC}$ = ±15V, closed loop		180		MHz	
	Small-signal bandwidth		$V_{CC} = \pm 15V$	140		N 41 1-	
BW	(–3dB)	Gain = -1V/V or 2V/V	$V_{CC} = \pm 5V$	135		INITZ	
			$V_{CC} = \pm 15V$	9		N 41 1-	
	Bandwidth for 0.1dB flatness	Gain = -1V/V  or  2V/V	$V_{CC} = \pm 5V$	9		MHZ	
	<b>F</b> . II a succes b successive data (1)	V <sub>CC</sub> = ±15V, V <sub>O(pp)</sub> = 20V		1.7		N 41 1-	
	Full power bandwidth()	$V_{CC} = \pm 5V, V_{O(pp)} = 5V$	5.7		MHZ		
SR	Slew rate			105		V/µs	
		$T_{0} = 0.49/(moin = -4)/0/(moin = -4)/(moin = -4)/0/(moin = -4)/0/(mo$	V <sub>CC</sub> = ±15V, 5V step	70			
	Cottling time	10 0.1%, gain = -10/0	V <sub>CC</sub> = ±5V, 2.5V step	55		20	
IS	Settling time	$T_{0} = 0.010/(maxim = -1)/0/(maxim = -1)/0/(maxi$	V <sub>CC</sub> = ±15V, 5V step	90		ns	
		10 0.01%, gain = -10/0	V <sub>CC</sub> = ±5V, 2.5V step	80			
AUDIO PE	ERFORMANCE			· · · · · · · · · · · · · · · · · · ·			
			(1 - 145)(1)(-2)(	-137		dB	
		Gain = 1V/V, $R_L = 2k\Omega$ , f = 1kHz, BW = 80kHz	$v_{CC} = \pm 15v, v_0 = 5v_{RMS}$	0.000014		%	
			$\gamma = 1 E \gamma (\gamma) = 4 \gamma (\gamma)$	-130		dB	
	Total harmonic distortion + noise		$v_{\rm CC} = \pm 5 v$ , $v_{\rm O} = 1 v_{\rm RMS}$	0.00003		%	
		Gain = 2V/V, R <sub>L</sub> = 2kΩ, f = 1kHz,	(1 - 145)(1)(1 - 2)(1)	-133		dB	
			$v_{CC} = \pm 15v, v_0 = 5v_{RMS}$	0.000022		%	
		BW = 80kHz	$\gamma = 1 E \gamma (\gamma) = 4 \gamma (\gamma)$	-124		dB	
			$v_{\rm CC} = \pm 5 v$ , $v_{\rm O} = 1 v_{\rm RMS}$	0.00006		%	
			(1 - 145)(1)(1 - 2)(1)	-130		dB	
		Gain = 1V/V, R <sub>L</sub> = 2kΩ SMPTE/DIN two-tone, 4:1 (60Hz and 7kHz)	$v_{\rm CC} = \pm 15v, v_{\rm O} = 5v_{\rm RMS}$	0.000032		%	
			$1/2 - \pm 5/2/2 - 4/2$	-126		dB	
	Intermedulation distortion		$v_{\rm CC} = \pm 5 v$ , $v_{\rm O} = 1 v_{\rm RMS}$	0.00005		%	
			$1/2 = \pm 151/1/2 = 31/2$	-126		dB	
		Gain = $2V/V$ , R <sub>L</sub> = $2k\Omega$ , SMRTE/DIN two topo 4:1 (60Hz	$v_{\rm CC} = \pm 13v, v_{\rm O} = 3v_{\rm RMS}$	0.00005		%	
		and 7kHz)	$V_{22} = \pm 5 V_{22} V_{22} = 1 V_{22} V_{22}$	-120		dB	
			$v_{\rm CC} = \pm 5 v$ , $v_{\rm O} = \pm v_{\rm RMS}$	0.0001		%	
NOISE AN	ND DISTORTION PERFORMANCE						
THD	Total harmonic distortion	Gain = 2V/V, $V_{CC}$ = ±5V or ±15V, f	$= 1 MHz V_{O(pp)} = 2V$	-100		dBc	
DC PERF	ORMANCE						
		$V_{00} = \pm 15 V V_0 = \pm 10 V$	T <sub>A</sub> = 25°C	93 100			
	Open-loop gain	VCC - 1100, VO - 1100	T <sub>A</sub> = full range	92		dB	
		$V_{00} = +5V V_0 = +2.5V$	T <sub>A</sub> = 25°C	92 98		dD	
			T <sub>A</sub> = full range	91			
V <sub>OS</sub>	Input offset voltage	$V_{CC}$ = ±5V or ±15V, $T_A$ = 25°C		0.2	1	mV	
	Offset voltage drift	$V_{CC} = \pm 5V$ or $\pm 15V$ , $T_A = full range$	9	1		μV/°C	
lin	Input bias current	$V_{22} = +5V$ or $+15V$	T <sub>A</sub> = 25°C	9	20	ΠA	
			T <sub>A</sub> = full range		33		
	Input offset current	$V_{cc} = \pm 5V \text{ or } \pm 15V$	T <sub>A</sub> = 25°C	30	250	nA	
			T <sub>A</sub> = full range	40			
	Input offset current drift $V_{CC} = \pm 5V \text{ or } \pm 15V, T_A = \text{full range}$			0.2		nA/°C	



# 5.7 Electrical Characteristics - $R_L$ = 1k $\Omega$ (continued)

at  $T_A$  = full range,  $V_{CC}$  = ±15V, and  $R_L$  = 1k $\Omega$  (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
INPUT CH	IARACTERISTICS						
V	Common-mode input voltage	$V_{CC} = \pm 15V$		±13.8	±14.3		N/
VICR	range	$V_{CC} = \pm 5V$		±3.8	±4.3		v
CMRR Common-mode rejecti			T <sub>A</sub> = 25°C	85	104		
		$V_{CC} = \pm 15V, V_{ICR} = \pm 12V$	T <sub>A</sub> = full range	80			JD
	Common-mode rejection ratio		T <sub>A</sub> = 25°C	90	106	dB	
		$V_{CC} = \pm 5V, V_{ICR} = \pm 2.5V$	T <sub>A</sub> = full range	85			
		Common-mode		10    1.2		MΩ    pF	
	Input Impedance	Differential-mode		6    1.8		kΩ    pF	
OUTPUT	CHARACTERISTICS						
V	Output with an autima	$V_{CC} = \pm 15V$	±13	±13.6		V	
Vo	Output voltage swing	$V_{CC} = \pm 5V$	±3.4	±3.8		V	
POWER S	SUPPLY						
	Dower ownels rejection ratio	)/(ar(5)/	T <sub>A</sub> = 25°C	90	105		dD
PSRR	Power-supply rejection ratio	VCC - 10V 01 110V	T <sub>A</sub> = full range	85			uВ

(1) Full power bandwidth = slew rate /  $[\pi V_{O(pp)}]$ .



### **5.8 Typical Characteristics**

































## 6 Detailed Description

### 6.1 Overview

The OPAx891 is a high-speed operational amplifier configured in a voltage-feedback architecture. These amplifiers are built using a 36V, complementary bipolar process with NPN and PNP transistors that possess an  $f_T$  of several GHz. This configuration results in exceptionally high-performance amplifiers with wide bandwidth, high slew rate, fast settling time, and low distortion.

#### 6.2 Functional Block Diagrams



Figure 6-1. OPA891: Single Channel



Figure 6-2. OPA2891: Dual Channel





Figure 6-3. OPA891 Simplified Schematic

### 6.3 Feature Description

#### 6.3.1 Offset Nulling

The OPAx891 have a very low input offset voltage for high-speed amplifiers. However, if additional correction is required, an offset nulling function is provided on the OPA891. To adjust the input offset voltage, place a potentiometer between pin 1 and pin 8 of the device, and tie the wiper to the negative supply. Figure 6-4 shows this feature.



Figure 6-4. Offset Nulling Schematic

### 6.4 Device Functional Modes

The OPAx891 family has a single functional mode and can be used with both single-supply or split power-supply configurations. The power-supply voltage must be greater than  $9V (\pm 4.5V)$  and less than  $36V (\pm 18V)$ .



## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Application Information

#### 7.1.1 Driving a Capacitive Load

The OPAx891 are internally compensated to maximize bandwidth and slew-rate performance. To maintain stability, take additional precautions when driving capacitive loads with a high-performance amplifier. As a result of the internal compensation, significant capacitive loading directly on the output node decreases the device phase margin, and potentially lead to high-frequency ringing or oscillations. Therefore, for capacitive loads greater than 10pF, place an isolation resistor in series with the output of the amplifier. Figure 7-1 shows this configuration. For most applications, a minimum resistance of  $20\Omega$  is recommended. In 75 $\Omega$  transmission systems, setting the series resistor value to 75 $\Omega$  is a beneficial choice because this value isolates any capacitance loading and provides source impedance matching.



Figure 7-1. Driving a Capacitive Load

#### 7.1.2 Low-Pass Filter Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. Figure 7-2 shows how the simplest way to accomplish this limiting is to place an RC filter at the noninverting pin of the amplifier.



Figure 7-2. Single-Pole Low-Pass Filter

$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \times \left(\frac{1}{1 + sR_1C_1}\right)$$

If more attenuation at higher frequencies is required, a multiple-pole filter is required. Figure 7-3 shows a common implementation of a second-order filter called a Sallen-Key filter. When designing this type of filter,

(1)



choose an amplifier with a bandwidth that is approximately an order of magnitude larger than the desired filter bandwidth. See Active Low-pass Filter Design for more detailed active-filter design information.

Assuming  $R_1 = R_2 = R$  and  $C_1 = C_2 = C$ , use Equation 2 to set the bandwidth of the filter.

$$f_{3dB} = \frac{1}{2\pi RC}$$
(2)

The Q-factor of a filter controls the amount of peaking of the small-signal frequency response and the settling time of the pulse response. Set Q to 0.707 to provide a Butterworth response with a maximally-flat pass-band. Choose the ratio of  $R_F$  and  $R_G$  to obtain the desired Q value as shown in Equation 3.



Figure 7-3. Two-Pole Low-Pass Sallen-Key Filter



### 7.2 Typical Application

This section demonstrates multiplexing several analog input signals to a high-performance driver amplifier that subsequently drives a single, high-resolution, high-speed successive-approximation-register (SAR) analog-to-digital converter (ADC). This example uses the ADS8411 and the TS5A3159 or TS5A3359 as the ADC and the multiplexer, respectively. This application uses the OPAx891 as the operational amplifier.

Figure 7-4 details how the example system consists of an ADC (ADS8411), a driving operational amplifier (OPA891), a multiplexer (TS5A3159), an ac source, a dc source, and two driving operational amplifiers.

The driving amplifiers OPA1 and OPA2 are shown as two OPA891 amplifiers. Alternatively, use a single OPA2891 to save on cost and board space. The purpose of these op-amps is to make the input sources present a low impedance to rest of the circuit. Additionally, to maintain signal fidelity, these operational amplifiers must have low noise and distortion. The third OPA891, labeled OPA3 in Figure 7-4, is used to maintain switching speed and drive the ADC. The passive band-pass filter before the ADC reduces unwanted noise.



Figure 7-4. Multiplexing Set-Up to Drive a High-Performance ADC

#### 7.2.1 Design Requirements

The objective is to design a multiplexed digitizer system with the dynamic performance shown in Table 7-1.

DEVICE SPEED (MSPS)	DEVICE SPEED (MSPS) INPUT FREQUENCY (kHz)		THD (dB)	CROSSTALK (dB)
2	20	> 84	< -90	<
2	100	> 84	< -90	< -96

#### Table 7-1. Design Specifications

#### 7.2.2 Detailed Design Procedure

The ADS8411 is a 16-bit, 2MSPS analog-to-digital converter (ADC) with a 4V reference. The ADS8411 has a unipolar single-ended input and includes a 16-bit capacitor-based SAR ADC, with inherent sample and hold. The output is a 16-bit parallel interface.

The TS5A3159 is a single-pole, double-throw (SPDT) analog switch that is designed to operate from 1.65V to 5.5V. The TS5A3159 offers a low on state resistance and an excellent on resistance matching with the breakbefore-make feature to prevent signal distortion during the transfer of a signal from one channel to another. Additionally, the TS5A3159 provides excellent total harmonic distortion (THD) performance and consumes low power. The TS5A3359 is a single-pole, triple-throw (SP3T) version of the same switch.



#### 7.2.2.1 Selection of Multiplexer

Figure 7-5 shows an equivalent circuit diagram of one of the channels of a multiplexer.  $C_S$  is the input capacitance of the channel;  $C_D$  is the output capacitance of the channel.  $R_{ON}$  is the resistance of the channel when the channel is turned ON.  $C_L$  and  $R_L$  are the load capacitance and resistance, respectively.  $V_{IN}$  is the input voltage of the source.  $R_S$  is the resistance of the source.  $V_{OUT}$  is the output voltage of the multiplexer.



Figure 7-5. Multiplexer Equivalent Circuit

Settling time is improved when the values of R<sub>S</sub>, R<sub>ON</sub>, C<sub>S</sub>, C<sub>D</sub>, and C<sub>L</sub> are small, and the value of R<sub>L</sub> is large.

For TS5A3159:

- R<sub>ON</sub> = 1Ω
- $C_{S} = C_{D} = 84 pF$

Typical values for the extrinsic parameters are

- R<sub>S</sub> = 50Ω
- C<sub>L</sub> = 5pF
- R<sub>L</sub> = 10kΩ
- T<sub>RC</sub> (time constant) = 8.65ns

For a 16-bit system, at least 18-bit settling is desired to minimize distortion from settling artifacts. For a 18-bit settling, the circuit response time required is  $(18 \times In2) \times T_{RC} = 108ns$ , which is less than 2MSPS sampling time of 500ns. If the settling time is more than the conversion time of the ADC, the output of the multiplexer does not settle to the required accuracy resulting in distortion.

One more important parameter to consider when selecting a multiplexer is the on-state resistance variation with voltage. This variation also affects distortion because  $R_{ON}$  and  $R_L$  act like a resistor divider circuit. Any variation of  $R_{ON}$  with voltage affects the output voltage.

#### 7.2.2.2 Signal Source

The input signal source must be a low-noise, low-distortion source with low source resistance. As discussed in the earlier section, the source resistance also must be small to avoid impacting settling time. If the source is not a low-noise and low-distortion source, a passive band-pass filter can be added to improve the signal quality as shown in Figure 7-4.

#### 7.2.2.3 Driving Amplifier

The driving operational amplifier (OPA3 in Figure 7-4) in this application must have good slew rate, bandwidth, low noise, and distortion. The input of the operational amplifier can result in a maximum step of 4V because of MUX switching. As a result, even if the signal bandwidth is low, the driving amplifier must settle from a 4V step within one ADC sampling frame to avoid signal distortion. In this example, the settling requirement due to the ADC selection is 500ns. The OPA891 is a good choice in this application due to the high slew rate and low distortion of this operational amplifier.



#### 7.2.2.4 Driving Amplifier Bandwidth Restriction

Restricting excess bandwidth use by including a passive RC filter before the ADC results in better SNR and THD. However, restricting the bandwidth too much results in a excessive operational amplifier settling time. If the amplifier output does not settle quick enough, some residual charges from the previous channel remain in the next sampling interval and appear as crosstalk. One approach to solve this settling issue is to reduce the throughput of the ADC. However, the high sample rate ADC is often selected to meet the need to acquire higher frequency signals, limiting the freedom to reduce the ADC throughput. Due to these tradeoffs, the choice of the filter capacitor becomes critical. Figure 7-6 and Figure 7-7 show SNR and crosstalk as a function of the filter capacitor.

Figure 7-8 shows input settling behavior with three different filter capacitor values. The value of the capacitor changes to filter bandwidth. As the filter bandwidth increases, the settling time improves as shown in Equation 4.

Filter Bandwidth 
$$\cong \frac{1}{2\pi R_1 C_1}$$

(4)



#### 7.2.3 Application Curves



#### 7.3 Power Supply Recommendations

The OPAx891 family operates with a single supply or with dual supplies. Choose supplies that provide for the required headroom to supply rails as specified by the common-mode input range (CMIR). Operating from a single supply has numerous advantages. With the negative supply at ground, the dc errors due to the –PSRR term are minimized. Decouple supplies as close to the amplifier as possible with low inductance capacitors decoupled to ground. When operating on a board with high-speed digital signals, provide isolation between digital signal noise and the analog input pins. When using a ground plane, remove the ground plane close to input sensitive pins to reduce stray parasitics that adversely impact device performance. For split-supply operation, an optional supply decoupling capacitor across the two power supplies improves second harmonic distortion performance.

#### 7.4 Layout

#### 7.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the OPAx891, follow proper printed-circuit board (PCB), high-frequency design techniques. The following is a general set of guidelines. In addition, a OPAx891 evaluation board is available to use as a guide for layout or for evaluating the device performance.

- **Ground planes**—make sure that the ground plane used on the board provides all components with a low-inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize stray capacitance.
- Proper power-supply decoupling—use a 6.8µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor on each supply pin. Sharing the tantalum capacitor among several amplifiers is possible depending on the application, but always use a 0.1µF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1µF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inch (2.54mm) between the device power pins and the ceramic capacitors.
- Short trace runs or compact part placements—optimum high-frequency performance is achieved when stray series inductance has been minimized. To reduce stray series inductance, make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Focus attention on the inputs of the amplifier, keeping the trace lengths as short as possible. This layout helps to minimize stray capacitance at the input of the amplifier.
- **Sockets**—TI does not recommend sockets for high-speed operational amplifiers. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs and compact part placements—Improved high-frequency performance is achieved when stray series inductance is minimized. To reduce stray series inductance, the circuit layout must be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention must be provided to the inverting input of the amplifier. The length must be kept as short as possible. This design decision helps minimize stray capacitance at the input of the amplifier.



#### 7.4.1.1 General PowerPAD™ Integrated Circuit Package Design Considerations

The OPAx891 is available in a thermally-enhanced DGN package, which is a member of the PowerPAD<sup>™</sup> integrated circuit package family. This package is constructed using a downset lead frame upon which the die is mounted [see Figure 7-9(a) and Figure 7-9(b)]. This arrangement results in the lead frame exposed as a thermal pad on the underside of the package [see Figure 7-9(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD<sup>™</sup> integrated circuit package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are soldered), the thermal pad can be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat is conducted away from the package into a ground plane or other heat-dissipating device.

The PowerPAD<sup>™</sup> integrated circuit package represents a breakthrough in combining the small area and ease of assembly of surface mount with the heretofore awkward mechanical methods of sinking heat.



Note: The thermal pad is electrically isolated from all pins in the package.

Figure 7-9. Views of Thermally-enhanced DGN Package

Although there are many ways to properly dissipate heat in this device, the following steps show the recommended approach.



#### Figure 7-10. PowerPAD™ Integrated Circuit Package PCB Etch and Via Pattern

- 1. Prepare the PCB with a top-side etch pattern as shown in Figure 7-10. There must be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes in the area of the thermal pad. These holes must be 13 mils (0.3302mm) in diameter. The reason to keep the holes small is to discourage solder wicking through the holes during reflow.
- 3. Additional vias can be placed anywhere along the thermal plane outside of the thermal pad area. This action helps dissipate the heat generated by the OPAx891 device. The additional vias can be of any diameter because wicking is not a concern outside of the thermal pad area.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, *do not* use the typical web or spoke via connection methodology. Web connections have a high thermal-resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the OPAx891 package must connect to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask must leave the pins of the package and the thermal pad area with the five holes exposed. The bottom-side solder mask must cover the five holes of the thermal pad area, which prevents solder from pulling away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and to all the device pins.
- 8. With these preparatory steps in place, the OPAx891 device is placed in position and run through the solder reflow operation as any standard surface-mount component.



#### 7.4.2 Layout Example







## 8 Device and Documentation Support

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Noise Analysis for High-Speed Op Amps application note
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application note
- Texas Instruments, DEM-OPA-SO-1A Demonstration Fixture user's guide
- Texas Instruments, DEM-OPA-SO-2A Demonstration Fixture user's guide
- Texas Instruments, DEM-OPA-MSOP-2A Demonstration Fixture user's guide

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

PowerPAD<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (June 2024) to Revision B (July 2024)	Page
•	Changed OPA2891 status from preview information to production data (active)	1
•	Added thermal pad information to Tables 4-1 and 4-2	3
•	Updated Thermal Information: OPA2891 for the D and DGN packages	<mark>5</mark>
•	Deleted Supply voltage from Electrical Characteristics as included in Recomended Operating Conditions	<mark>6</mark>

C	hanges from Revision * (November 2023) to Revision A (June 2024)	Page
•	Deleted erroneous V <sub>O</sub> test condition for IMD in <i>Electrical Characteristics - THS4031,</i> $R_L = 1k\Omega$	8
•	Changed unit from $\mu A$ to nA for Input offset current in <i>Electrical Characteristics</i> - $R_L = 1k\Omega$	<mark>8</mark>
•	Changed gain from +2V/V to +1V/V in Typical Characteristics	10
•	Changed abscissa axis label of Figure 5-23, 20V Step Response, from 10ns/div to 100ns/div	10



## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(8)				
OPA2891DGNR	ACTIVE	HVSSOP	DGN	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2891	Samples
		SOIC	Р	8	3000	RoHS & Green		Level-1-260C-LINILIM	-40 to 85	2801	
01 A2091D10	ACTIVE	5010	D	0	3000	Non 5 & Green			-40 10 05	2091	Samples
OPA891DGNR	ACTIVE	HVSSOP	DGN	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0891	a
of Algorizonal	//OIIVE	meeer	DON	U	0000				40 10 00	0001	Samples
		2010	D	0	2000	Del IC & Creen			40 to 95	0001	
OFA091DR	ACTIVE	3010	U	0	3000	KUNS & Gleen	NIF DAU		-40 10 85	0091	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2891DGNR	HVSSOP	DGN	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2891DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA891DGNR	HVSSOP	DGN	8	3000	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA891DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

25-Sep-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2891DGNR	HVSSOP	DGN	8	3000	353.0	353.0	32.0
OPA2891DR	SOIC	D	8	3000	353.0	353.0	32.0
OPA891DGNR	HVSSOP	DGN	8	3000	356.0	356.0	35.0
OPA891DR	SOIC	D	8	3000	356.0	356.0	35.0

# DGN 8

3 x 3, 0.65 mm pitch

# **GENERIC PACKAGE VIEW**

# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

# **DGN0008H**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.



# **DGN0008H**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



# **DGN0008H**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated