

Technical documentation



Support & training

TPS7A21-Q1 SBVS437C – DECEMBER 2022 – REVISED JUNE 2024

TPS7A21-Q1 Automotive, 500mA, Low-Noise, Low-Io, High-PSRR LDO

1 Features


Texas

INSTRUMENTS

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: -40°C to +125°C
 - Junction temperature: –40°C to +150°C
- Very low I_Q: 6.5µA
- Input voltage range: 2.0V to 6.0V
- Output voltage range: 0.8V to 5.5V (50mV steps)
- High PSRR: 91dB at 1kHz
- Low output voltage noise: 7.7µV_{RMS}
- Low dropout:
 - 265mV (maximum) at 500mA (2.5V V_{OUT})
- Smart EN pulldown
- Output voltage tolerance: ±1% over temperature
- Supports a wide range of ceramic capacitors:
 - 1µF to 200µF
- Package:
 - 3mm × 3mm wettable flank VSON
 - 2mm × 2mm wettable flank WSON
 - 2mm × 2mm WSON (Advance Information)

2 Applications

- DAS cameras and radar
- Automotive infotainment
- Telematics systems
- Navigation systems



Simplified Application Schematic

3 Description

The TPS7A21-Q1 is a small, low-dropout (LDO) linear voltage regulator that sources 500mA of output current. The device provides low noise, high PSRR, and excellent load and line transient performance to meet the requirements of RF and other sensitive analog circuits in automotive applications. Innovative design techniques result in low-noise performance without the addition of an external noise bypass capacitor. The TPS7A21-Q1 low quiescent current is a good choice for low-power systems. The 2.0V to 6.0V input voltage range and 0.8V to 5.5V output voltage range support a variety of system requirements.

An internal soft-start circuit helps control inrush current, thus minimizing the input voltage drop during start-up. The LDO is stable with small ceramic capacitors, allowing for a small overall solution size.

A smart enable input circuit with an internally controlled pulldown resistor keeps the LDO disabled even when the EN pin is unconnected. This circuit also helps eliminate external components that are otherwise required to pull down the EN input.

Package Information						
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾				
	DRB (Wettable flank VSON, 8)	3mm × 3mm				
TPS7A21-Q1	DSG (Wettable flank WSON, 8)	2mm × 2mm				
	DSG (WSON, 8) ⁽³⁾	2mm × 2mm				

Package Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.

(3) Advance Information (not Production Data).






Table of Contents


1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	
5.4 Thermal Information	5
5.5 Electrical Characteristics	5
5.6 Typical Characteristics	7
6 Detailed Description	.14
6.1 Overview	
6.2 Functional Block Diagram	. 14
6.3 Feature Description.	
6.4 Device Functional Modes	.17
7 Applications and Implementation	.18


	7.1 Application Information	. 18
	7.2 Typical Application	
	7.3 Power Supply Recommendations	
	7.4 Layout.	. 23
8	Device and Documentation Support	25
	8.1 Device Support	. 25
	8.2 Documentation Support	
	8.3 Receiving Notification of Documentation Updates	
	8.4 Support Resources	. 25
	8.5 Trademarks	25
	8.6 Electrostatic Discharge Caution	25
	8.7 Glossary	
9	Revision History	
	0 Mechanical, Packaging, and Orderable	
	Information	. 26
	10.1 Mechanical Data	



4 Pin Configuration and Functions










Figure 4-2. DSG Package (DSG0008B), 8-Pin Fixed WSON (Top View)



Table	4-1	Pin	Functions
Table			i uncuona

	Р	PIN			
NAME	DRB	DSG0008B	DSG0008A (C Version)	TYPE ⁽¹⁾	DESCRIPTION
EN	5	5	2	I	Enable pin. Drive EN greater than $V_{\text{EN(HI)}}$ to turn on the regulator. Drive EN less than $V_{\text{EN(LO)}}$ to put the low-dropout regulator (LDO) into shutdown mode.
GND	4	4	1	—	Ground pin.
IN	8	7, 8	3, 4	I	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the <i>Recommended Operating</i> <i>Conditions</i> table and the <i>Input and Output Capacitor Requirements</i> section. Place the input capacitor as close to the output of the device as possible.
NC	2, 3, 6, 7	3, 6	7, 8	_	No internal connection. Ground this pin for better thermal performance.
OUT	1	1, 2	5, 6	0	Regulated output voltage pin. Connect a low-equivalent series resistance (ESR) capacitor to this pin. For best transient response, use the nominal recommended value or larger capacitor from OUT to GND. An internal pulldown resistor prevents a charge from remaining on OUT when the regulator is in shutdown mode ($V_{EN} < V_{EN (LOW)}$).
Thermal Pad					The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.

(1) I = input, O = output, NC = no connect.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (3)}

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6.5	V
V _{OUT}	Output voltage	-0.3	Lesser of V _{IN} + 0.3, or 6.5	V
V _{EN}	Enable input voltage	-0.3	6.5	V
	Maximum output current ⁽³⁾	Internal	ly limited	А
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltages are with respect to the GND pin.

(3) Internal thermal shutdown circuitry helps protect the device from permanent damage.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	v

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over the operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM MAX	UNIT
V _{IN}	Input supply voltage	2.0	6.0	V
V _{EN}	Enable input voltage	0	6.0	V
V _{OUT}	Nominal output voltage range	0.8	5.5	V
I _{OUT}	Output current	0	500	mA
C _{IN}	Input capacitor ⁽²⁾		1	μF
C _{OUT}	Output capacitor ⁽³⁾	1	200	μF
ESR	Output capacitor effective series resistance		100	mΩ
TJ	Operating junction temperature	-40	150	°C

(1) All voltages are with respect to the GND pin.

(2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.47µF minimum is recommended to counteract the effect of source resistance and inductance, which in some cases causes symptoms of system-level instability such as ringing or oscillation, especially in the presence of load transients.

(3) Effective output capacitance of 0.4µF minimum and 200µF maximum over all temperature and voltage conditions is required for stability with ESR values as high as 100mΩ. If the ESR is reduced to 20mΩ or lower, stable operation is achieved with effective output capacitance as low as 0.3µF.



5.4 Thermal Information

		TPS7#	21-Q1	
	THERMAL METRIC ⁽¹⁾	DRB (VSON)	DSG (WSON)	UNIT
		8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	58.9	77.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	76.3	109.0	°C/W
R _{0JB}	Junction-to-board thermal resistance	31.8	44.5	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	6.3	7.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	31.8	44.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	13.3	17.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics and An empirical analysis of the impact of board layout on LDO thermal performance application notes.

5.5 Electrical Characteristics

specified over operating temperature range ($T_J = -40^{\circ}C$ to +150°C), $V_{IN} = V_{OUT(NOM)} + 0.3V$ or 2V, whichever is greater, $V_{EN} = 1.0V$, $I_{OUT} = 1mA$, $C_{IN} = 1\mu$ F, $C_{OUT} = 1\mu$ F (unless otherwise noted); all typical values are at $T_J = 25^{\circ}C$

	PARAMETER	TES	ST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{IN} = (V_{OUT(NOM)} + 0.3)$ 1mA < I _{OUT} ≤ 500mA, V _{OUT} ≥ 3.3V				1.5	
			V) to 6.0V,	-2.5		1.5	%
ΔV _{OUT}	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 0.3)$ $I_{OUT} = 1mA$ $V_{OUT} \ge 2.8V$	V) to 6.0V,	-1		1	
		$V_{IN} = (V_{OUT(NOM)} + 0.3)$ 1mA < I _{OUT} ≤ 500mA, V _{OUT} < 2.8V	V) to 6.0V,	-70		50	
		$V_{\rm IN} = (V_{\rm OUT(NOM)} + 0.3)$ $I_{\rm OUT} = 1 \text{mA}$ $V_{\rm OUT} < 2.8 \text{V}$				50	mV
ΔV _{OUT}	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 0.3)$ $I_{OUT} = 1mA$	$V_{IN} = (V_{OUT(NOM)} + 0.3V)$ to 6.0V, $I_{OUT} = 1mA$		0.03		%/V
ΔV _{OUT}	Load regulation	I _{OUT} = 1mA to 500mA			0.003		%/mA
		V _{EN} = V _{IN} , V _{IN} = 6.0V, I _{OUT} = 0mA	T _J = 25°C		6.5	9	μΑ
			$T_J = -40^{\circ}C$ to $85^{\circ}C$			11	
I _{GND}	Quiescent current		$T_{\rm J} = -40^{\circ}$ C to 125°C			15	
			$T_{\rm J} = -40^{\circ}$ C to 150°C			18	
		V _{EN} = V _{IN} , V _{IN} = 6.0V, I _{OUT} = 500mA			2300	3500	
	Shutdown current	V _{EN} = 0V (disabled), V	_N = 6.0V, T _J = 25°C		0.15	1	μA
SHTDWN		V _{EN} = 0V (disabled), V	_N = 6.0V, T _J = –40°C to 150°C			10	μΑ
I _{Q(DO)}	Quiescent current in dropout	$V_{IN} \leq V_{OUT(NOM)}, I_{OUT}$	= 0mA		7	15	μA
			$0.8V \le V_{OUT} < 1.0V^{(1)}$			825	
		I _{OUT} = 500mA,	$1.0V \le V_{OUT} < 1.2V^{(1)}$			605	
V _{DO}	Dropout voltage	V _{OUT} = 95% ×	$1.2V \le V_{OUT} < 1.5V^{(1)}$			470	mV
		V _{OUT(NOM)}	1.5V ≤ V _{OUT} < 2.5V			355	
			$2.5V \le V_{OUT} \le 5.5V$			265	
I _{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$)	650	1060	1500	mA
I _{SC}	Short-circuit current limit	V _{OUT} = 0 V			325		mA



5.5 Electrical Characteristics (continued)

specified over operating temperature range ($T_J = -40^{\circ}C$ to +150°C), $V_{IN} = V_{OUT(NOM)} + 0.3V$ or 2V, whichever is greater, $V_{EN} = 1.0V$, $I_{OUT} = 1mA$, $C_{IN} = 1\mu$ F, $C_{OUT} = 1\mu$ F (unless otherwise noted); all typical values are at $T_J = 25^{\circ}C$


	PARAMETER	TE	EST CONDITIONS	MIN	TYP	MAX	UNIT
			f = 100Hz		90		
			f = 1kHz		91		
		I _{OUT} = 20mA, V _{IN} = V _{OUT} + 1.0 V	f = 10kHz		71		
			f = 100kHz		61		
PSRR	Dewer eventy rejection ratio		f = 1MHz		50		dB
FORK	Power-supply rejection ratio		f = 100Hz		65		uВ
			f = 1kHz		85		
		I _{OUT} = 500mA, V _{IN} = V _{OUT} + 1.0 V	f = 10kHz		79		
			f = 100kHz		44		
			f = 1MHz		50		
		BW = 10Hz to	I _{OUT} = 500mA		7.7		
V _N	Output noise voltage	100kHz, V _{OUT} = 2.8V	I _{OUT} = 1mA		10		μV _{RMS}
R _{PULLDOWN}	Output automatic discharge pulldown resistance	V _{IN} = 2V, V _{EN} < V _{IL} (o	utput disabled)		150		Ω
т	Thermal shutdown rising	T _J rising			165		°C
T _{SD}	Thermal shutdown falling	T _J falling			140		
V _{EN(LOW)}	Low input threshold	V _{IN} = 2.0V to 6.0V, V _{EN} falling until the ou	utput is disabled			0.3	V
V _{EN(HI)}	High input threshold	V_{IN} = 2.0V to 6.0V, V _{EN} rising until the ou	tput is enabled	0.9			V
M	UVLO threshold	V _{IN} rising		1.11	1.32	1.63	V
V _{UVLO}	UVLO Infestiola	V _{IN} falling		1.05	1.27	1.57	v
V _{UVLO(HYST)}	UVLO hysteresis				50		mV
I _{EN}	EN pin leakage current	V_{EN} = 6.0V and V_{IN} =	6.0V		100	300	nA
R _{EN(PULL} - DOWN)	Smart enable pulldown resistor				440		kΩ
t _{ON}	Turnon time	From V _{EN} > V _{IH} to V _O	UT = 95% of V _{OUT(NOM)}	120	200	280	μs

 Dropout voltages for V_{OUT} values below or very near the UVLO threshold are not measured directly. Values shown are verified by simulation.




5.6 Typical Characteristics


at V_{IN} = 3.6V, V_{OUT} = 3.3V, I_{OUT} = 1mA, C_{IN} = 1µF, C_{OUT} = 1µF, and T_A = 25°C (unless otherwise noted)


































6 Detailed Description

6.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the TPS7A21-Q1 provides low noise, high PSRR, low quiescent current, and excellent line and load transient response. The TPS7A21-Q1 achieves excellent noise performance without the need for a separate noise filter capacitor.

The TPS7A21-Q1 is designed to operate properly with a single 1μ F input capacitor and a single 1μ F ceramic output capacitor. Make sure the effective output capacitance is at least 0.4μ F across all operating voltage and temperature conditions.



6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Smart Enable (EN)

The enable pin (EN) is active high. The output is enabled when the voltage applied to EN is greater than $V_{EN(HI)}$ and disabled when the applied voltage is less than $V_{EN(LOW)}$. If external control of the output voltage is not needed, connect EN to IN. This device has a smart enable circuit to reduce quiescent current. When the voltage on the enable pin is driven above $V_{EN(HI)}$, the output is enabled and the smart enable internal pulldown resistor ($R_{EN(PULLDOWN)}$) is disconnected. When the enable pin is floating, the $R_{EN(PULLDOWN)}$ is connected and pulls the enable pin low to disable the output. In addition to reducing quiescent current, the smart pulldown helps make sure that the logic level is correct even when EN is driven from a source that has limited current drive capability. The $R_{EN(PULLDOWN)}$ value is listed in the *Electrical Characteristics* table.

6.3.2 Low Output Noise

Any internal noise at the TPS7A21-Q1 reference voltage is reduced by a first-order, low-pass RC filter before being passed to the output buffer stage. The low-pass RC filter has a –3dB cutoff frequency of approximately 0.1Hz. During start-up, the filter resistor is bypassed to reduce output rise time. The filter begins normal operation after the output voltage reaches the nominal value.

6.3.3 Active Discharge

The regulator has an internal metal-oxide-semiconductor field-effect transistor (MOSFET) that connects a pulldown resistor between the output and ground pins when the device is disabled to actively discharge the output voltage. Make sure the voltage on IN is high enough to turn on the pulldown MOSFET. When V_{IN} is too low to provide sufficient V_{GS} on the pulldown MOSFET, the pulldown circuit is not active. The active discharge circuit is activated by the enable pin, or by the voltage on IN falling below the undervoltage lockout (UVLO) threshold.

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses. Reverse current potentially flows from the output to the input. This reverse current flow potentially causes damage to the device. Limit any such transient reverse current to no more than 5% of the device rated current.

6.3.4 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), when the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to support output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Equation 1 calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}}$$
(1)

6.3.5 Foldback Current Limit

The TPS7A21-Q1 has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage (V_{FOLDBACK}).

In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brick-wall scheme limits the output current to the current limit (I_{CL}). When the output voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current when the output voltage approaches GND. When the output is shorted, the


Copyright © 2024 Texas Instruments Incorporated



device supplies a typical current called the *short-circuit current limit* (I_{SC}). I_{CL} and I_{SC} are listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the regulator begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the output is shorted and the output voltage is less than $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the device is shorted and the output voltage is less than $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition persists, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-1 shows a diagram of the foldback current limit.





6.3.6 Undervoltage Lockout

An independent undervoltage lockout (UVLO) circuit monitors the input voltage, allowing a controlled and consistent turn on and turn off of the output voltage. If the input voltage drops during load transients (when the device output is enabled), the UVLO has built-in hysteresis to prevent unwanted turn off.

6.3.7 Thermal Overload Protection (T_{SD})

Thermal shutdown disables the output when the junction temperature T_J rises to the shutdown temperature threshold T_{SD} . The thermal shutdown circuit hysteresis requires the temperature to fall to a lower temperature before turning on again. The thermal time constant of the semiconductor die is fairly short. Thus, the device cycles on and off when thermal shutdown is reached until power dissipation is reduced.

High power dissipation occurs during start up from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the regulator to exceed operational specifications.



Although the thermal shutdown circuitry is designed to protect against temporary thermal overload conditions, this circuitry is not intended to replace proper thermal design. Continuously running the regulator into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.4 Device Functional Modes

6.4.1 Device Functional Mode Comparison

Table 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

OPERATING MODE	PARAMETER						
	V _{IN}	V _{EN}	I _{OUT}	TJ			
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V _{EN} ≥ V _{EN(HI)}	I _{OUT} < I _{OUT(max)}	T _J < T _{SD(shutdown)}			
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	V _{EN} ≥ V _{EN(HI)}	I _{OUT} < I _{OUT(max)}	T _J < T _{SD(shutdown)}			
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	$V_{EN} \le V_{EN(LOW)}$	Not applicable	$T_{J} \geq T_{SD(shutdown)}$			

Table 6-1. Device Functional Mode Comparison

6.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

6.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage overshoots for a short period of time while the device pulls the pass transistor back into the linear region.

For output currents less than approximately 200mA, the slope of the dropout voltage curve is lower than for higher currents. This slope helps maintain better performance when the LDO is in dropout.

6.4.4 Disabled

Shut down the output of the device by forcing the enable pin voltage to less than $V_{EN(LOW)}$). When disabled, the pass transistor is turned off, internal circuits are shut down, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.



7 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for many types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Consult the manufacturer data sheet to verify performance. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

7.1.2 Input and Output Capacitor Requirements

Although the LDO is stable without an input capacitor, good design practice is to connect a capacitor from IN to GND, with a value at least equal to the nominal value specified in the *Recommended Operating Conditions* table. The input capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR, and is recommended if the source impedance is greater than 0.5Ω . When the source resistance and inductance are sufficiently high, the overall system is susceptible to instability (including ringing and sustained oscillation) and other performance degradation if there is insufficient capacitance between IN and GND. A capacitor with a value greater than the minimum is necessary if there are large fast-rise-time load or line transients or if the LDO is located more than a few centimeters from the input power source.

An output capacitor of an appropriate value helps provide stability and improve dynamic performance. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table.

7.1.3 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in Figure 7-1 are broken down as follows. Regions A, E, and H are where the output voltage is in a steady state.




Figure 7-1. Load Transient Waveform



During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load, the:

- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing the sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger DC load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

7.1.4 Undervoltage Lockout (UVLO) Operation

The UVLO circuit makes sure that the device remains disabled before the input supply reaches the minimum operational voltage range, and makes sure that the device shuts down when the input supply collapses. Figure 7-2 shows the UVLO circuit response to various input voltage events. The diagram is separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold.
- Region B: Normal operation, regulating device.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis). The
 output falls out of regulation but the device remains enabled.
- Region D: Normal operation, regulating device.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the
 output falls because of the load and active discharge circuit. The device is re-enabled when the UVLO rising
 threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0V. The output falls because of the load and active discharge circuit.




Figure 7-2. Typical UVLO Operation

7.1.5 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. Make sure the PCB area around the regulator is as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use Equation 2 to approximate P_D :

Copyright © 2024 Texas Instruments Incorporated



(2)

$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$

Power dissipation is minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A21-Q1 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum allowable junction temperature (T_J) determines the maximum power dissipation for the device. According to Equation 3, power dissipation and junction temperature are most often related by the junction-toambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$
(3)

Equation 4 rearranges Equation 3 for output current.

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(4)

Unfortunately, this thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JC(bot)}$) plus the thermal resistance contribution by the PCB copper.

7.1.6 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT} and Ψ_{JB}) are used in accordance with Equation 5 and are given in the *Thermal Information* table.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D \text{ and } \Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$
(5)

where:

- P_D is the power dissipated as explained in the *Power Dissipation (P_D)* section
- T_T is the temperature at the center-top of the device package
- T_B is the PCB surface temperature measured 1mm from the device package and centered on the package edge

7.1.7 Recommended Area For Continuous Operation


The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is given in Figure 7-3 and is separated into the following parts:

- Dropout voltage limits the minimum differential voltage between the input and the output (V_{IN} V_{OUT}) at a given output current level. See the *Dropout Operation* section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.



- The shape of the slope is depicted in the third region of Figure 7-3. The slope is nonlinear because the maximum-rated junction temperature of the LDO is controlled by the power dissipation across the LDO. Thus, when V_{IN} V_{OUT} increases the output current decreases.
- The rated input voltage range governs both the minimum and maximum of $V_{IN} V_{OUT}$.

Figure 7-3 shows the recommended area of operation for this device on a JEDEC-standard high-K board with a $R_{\theta,JA}$, as given in the *Thermal Information* table.



 $V_{IN} - V_{OUT} (V)$

Figure 7-3. Region Description of Continuous Operation Regime

7.2 Typical Application

Figure 7-4 shows the typical application circuit for the TPS7A21-Q1. If necessary for some applications, increase the input and output capacitances above the 1µF minimum value.




Figure 7-4. TPS7A21-Q1 Typical Application



(6)

(7)

7.2.1 Design Requirements

Table 7-1 summarizes the design requirements for the typical application circuit.

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range	3.6V to 4.2V				
Output voltage	3.3V				
Output current	350mA				
Maximum ambient temperature	125°C				

Table 7-1. Design Parameters

7.2.2 Detailed Design Procedure

For this design example, the 3.3V output version (TPS7A2133PQWDRBRQ1) is selected. A nominal 3.6V input supply is assumed. Use a minimum 1.0μ F input capacitor to minimize the effect of resistance and inductance between the source and the LDO input. Use a minimum 1.0μ F output capacitor for stability and good load transient response. The dropout voltage (V_{DO}) is less than 150mV maximum at a 3.3V output voltage and 500mA output current, so there are no dropout issues with an input voltage of 3.6V and a maximum output current of 350mA.

7.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source (the junctions of the device) to the ultimate heat sink of the ambient environment. Thus, power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

Equation 6 calculates the maximum allowable power dissipation for the device in a given package:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$

Equation 7 represents the actual power being dissipated in the device:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

These two equations establish the relationship between the maximum power dissipation allowed resulting from thermal consideration, the voltage drop across the device, and the continuous current capability of the device. Use these two equations to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) or excellent package thermal resistance (R_{θ JA}) is present, increase the maximum ambient temperature (T_{A-MAX}).


In applications where high power dissipation or poor package thermal resistance is present, derate the maximum ambient temperature (T_{A-MAX}) if necessary. As given by Equation 8, T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 150^{\circ}$ C), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the device or package in the application ($R_{\theta,JA}$):

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$
(8)

Alternately, if T_{A-MAX} is unable to be derated, do not reduce the P_D value. This reduction is accomplished by reducing V_{IN} in the $V_{IN}-V_{OUT}$ term as long as the minimum V_{IN} is met, or by reducing the I_{OUT} term, or by some combination of the two.



7.2.3 Application Curves



7.3 Power Supply Recommendations

This LDO is designed to operate from an input supply voltage range of 2.0V to 5.5V. Make sure the input supply is well regulated and free of spurious noise. To make sure that the TPS7A21-Q1 output voltage is well regulated and dynamic performance is optimum, set the input supply to be at least V_{OUT} + 0.3V. A minimum capacitor value of 1µF is required to be within 1cm of the IN pin.

7.4 Layout

7.4.1 Layout Guidelines

The dynamic performance of the TPS7A21-Q1 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs potentially degrade the PSRR, noise, or transient performance of the TPS7A21-Q1.

Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the TPS7A21-Q1, and as close to the package as practical. Route the ground connections for C_{IN} and C_{OUT} back to the TPS7A21-Q1 ground pin using as wide and short a copper trace as practical.

Avoid connections using long trace lengths, narrow trace widths, or connections through vias. These connections add parasitic inductances and resistance that results in inferior performance, especially during transient conditions.



7.4.2 Layout Example




Figure 7-7. Typical DRB Layout



8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

PRODUCT ⁽¹⁾ (2)	V _{OUT}					
TPS7A21 xx(x)(C)PQ(W)yyyzQ1	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8V; 125 = 1.25V). C (when present) indicates an alternate pin configuration. 					
	P indicates an active output discharge feature. All variants of the TPS7A21 actively discharge the output when the device is disabled.					
	Q indicates that this device is a Grade-1 device in accordance with the AEC-Q100 standard.					
	W (when present) indicates the package has wettable flanks.					
	yyy is the package designator.					
	z is the package quantity. R is for a 3,000 piece reel.					
	Q1 indicates that this is an automotive grade (AEC-Q100) device.					

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

(2) Output voltages from 0.8V to 5.5V in 50mV increments are available. Contact the factory for details and availability.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, QFN/SON PCB Attachment application report

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (February 2024) to Revision C (June 2024)	Page
•	Changed wettable flank WSON (DGS) package from Advance Information to Production Data	1
•	Changed output voltage tolerance from ±1% at 1mA I _{OUT} to ±1% over temperature	1
•	Deleted maximum output voltage tolerance discussion from <i>Description</i> section	1
•	Corrected redundant voltage tolerance conditions	<mark>5</mark>
•	EN pin maximum leakage current changed from 250nA to 300nA	5

C	hanges from Revision A (August 2023) to Revision B (February 2024)	Page
•	Added DGS package information to document as Advance Information	1
•	Added AEC-Q100 bullets and deleted Operating junction temperature bullet in Features section	1
•	Updated voltage tolerance for output voltage < 3.3V	5
	Added high-temperature quiescent current specification	
•	Deleted extraneous 1 from Equation 1	15
•	Added C information to Device Nomenclature	25

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



DSG0008A


10.1 Mechanical Data



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSG0008A



EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






DSG0008B

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSG0008B



EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PS7A21105PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	21105P	Samples
S7A21105PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3JAH	Samples
TPS7A2109PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J6H	Samples
TPS7A2110PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2110P	Samples
TPS7A2110PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J5H	Samples
TPS7A2112PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2112P	Samples
TPS7A2112PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J7H	Samples
TPS7A2115PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2115P	Samples
TPS7A2115PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J4H	Samples
TPS7A2118CPQDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	35RH	Samples
TPS7A2118PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2118P	Samples
TPS7A2118PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	35QH	Samples
TPS7A2128PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2128P	Samples
TPS7A2128PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J2H	Samples
TPS7A2131PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J8H	Samples
TPS7A2133PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2133P	Samples
TPS7A2133PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J9H	Samples
TPS7A2150PQWDRBRQ1	ACTIVE	SON	DRB	8	5000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A2150P	Samples
TPS7A2150PQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3J3H	Samples

⁽¹⁾ The marketing status values are defined as follows:



ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A21-Q1 :

Catalog : TPS7A21

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PS7A21105PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
S7A21105PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2109PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2110PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A2110PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2112PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A2112PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2115PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A2115PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2118CPQDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2118PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A2118PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2128PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A2128PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2131PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2133PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

5-Feb-2025


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A2133PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS7A2150PQWDRBRQ1	SON	DRB	8	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A2150PQWDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Feb-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PS7A21105PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
S7A21105PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2109PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2110PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
TPS7A2110PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2112PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
TPS7A2112PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2115PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
TPS7A2115PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2118CPQDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2118PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
TPS7A2118PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2128PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
TPS7A2128PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2131PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2133PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0
TPS7A2133PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0
TPS7A2150PQWDRBRQ1	SON	DRB	8	5000	367.0	367.0	35.0



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Feb-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A2150PQWDSGRQ1	WSON	DSG	8	3000	213.0	191.0	35.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L




DRB0008J

PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




DRB0008J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRB0008J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DSG 8

2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DSG0008B



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSG0008B

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSG0008B

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated