

## SN74CB3Q3257 4-Bit 1-of-2 FET Multiplexer and Demultiplexer 2.5V and 3.3V Low-Voltage High-Bandwidth Bus Switch

#### 1 Features

- High-bandwidth data path (up to 500MHz)
- 5V Tolerant I/Os with device powered up or powered down
- Low and flat on-state resistance (r<sub>on</sub>) characteristics over operating range ( $r_{on}$ = 4 $\Omega$ typical)
- Rail-to-rail switching on data I/O ports
  - 0- to 5V Switching with 3.3V V<sub>CC</sub>
  - 0- to 3.3V Switching with 2.5V V<sub>CC</sub>
- Bidirectional data flow with near-zero propagation
- Low input and output capacitance minimizes loading and signal distortion (C<sub>io(OFF)</sub> = 3.5pF
- Fast switching frequency (f  $\overline{OE}$  = 20MHz maximum)
- Data and control inputs provide undershoot clamp diodes
- Low power consumption ( $I_{CC} = 0.7$ mA typical)
- V<sub>CC</sub> Operating range from 2.3V to 3.6V
- Data I/Os support 0- to 5V signaling levels (0.8V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5V)
- Control inputs can be driven by TTL or 5V and 3.3V CMOS outputs
- I<sub>off</sub> Supports partial-power-down mode operation
- Latch-up performance exceeds 100mA Per JESD 78, class II
- ESD Performance tested per JESD 22
  - 2000V Human body model (A114-B, class II)
  - 1000V Charged-device model (C101)
- Supports both digital and analog applications: USB interface, differential signal interface, bus isolation, low-distortion signal gating <sup>1</sup>

### 2 Applications

- IP Phones: wired and wireless
- Optical modules
- Optical networking: video over fiber and EPON
- Private branch exchange (PBX)
- WiMAX and wreless infrastructure equipment


### 3 Description

The SN74CB3Q3257 device is a high-bandwidth FET bus switch using a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r<sub>on</sub>).

**Package Information** 

PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TVSOP (DGV, 16)	3.6mm × 6.4mm
SSOP (DBQ, 16)	4.9mm × 6mm
TSSOP (PW, 16)	5mm × 6.4mm
VQFN (RGV, 16)	4mm × 3.5mm
	TVSOP (DGV, 16) SSOP (DBQ, 16) TSSOP (PW, 16)

- For more information, see Section 9.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Diagram (Positive Logic)

<sup>&</sup>lt;sup>1</sup> For additional information regarding the performance characteristics of the CB3Q family, refer to the TI CB7-C, CB3T, and CB3Q Signal-Switch Families application report.



## **Table of Contents**

1 Features	1	6.1 Overview	8
2 Applications	1	6.2 Functional Block Diagram	9
3 Description	1	6.3 Feature Description	9
4 Pin Configuration and Functions		6.4 Device Functional Modes	
5 Specifications	4	7 Device and Documentation Support	12
5.1 Absolute Maximum Ratings		7.1 Documentation Support	12
5.2 ESD Ratings		7.2 Receiving Notification of Documentation Updates	
5.3 Recommended Operating Conditions		7.3 Support Resources	12
5.4 Thermal Information	5	7.4 Trademarks	
5.5 Electrical Characteristics	5	7.5 Electrostatic Discharge Caution	12
5.6 Switching Characteristics, V <sub>CC</sub> = 2.5V	6	7.6 Glossary	
5.7 Switching Characteristics, V <sub>CC</sub> = 3.3V		8 Revision History	
5.8 Typical Characteristics		9 Mechanical, Packaging, and Orderable Information	
6 Detailed Description	8		



## **4 Pin Configuration and Functions**




Figure 4-1. D, DB, DGV, DBQ, or PW Package 16-Pin SOIC, SSOP TVSOP, or TSSOP (Top View)




Figure 4-2. RGY Package, 16-Pin VQFN (Top View)

**Table 4-1. Pin Functions** 

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
S	1	I	Select Pin
1B1	2	I/O	Channel 1 I/O 1
1B2	3	I/O	Channel 1 I/O 2
1A	4	I/O	Channel 1 common
2B1	5	I/O	Channel 2 I/O 1
2B2	6	I/O	Channel 2 I/O 2
2A	7	I/O	Channel 2 common
GND	8	_	Ground
3A	9	I/O	Channel 3 common
3B2	10	I/O	Channel 3 I/O 2
3B1	11	I/O	Channel 3 I/O 1
4A	12	I/O	Channel 4 common
4B2	13	I/O	Channel 4 I/O 2
4B1	14	I/O	Channel 4 I/O 1
ŌĒ	15	I	Output Enable (Active Low)
V <sub>CC</sub>	16	_	Power



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		·		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage			-0.5	4.6	V
V <sub>IN</sub>	Control input voltage <sup>(2) (3)</sup>			-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage <sup>(2) (3) (4)</sup>			-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0			-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0			-50	mA
I <sub>IO</sub>	ON-state switch current				±64	mA
	Continuous current through V <sub>CC</sub> or GND				±100	mA
T <sub>stg</sub>	Storage temperature			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.3	3.6	V
V High level control in motor relations		V <sub>CC</sub> = 2.3V to 2.7V	1.7	5.5	
V <sub>IH</sub> High-level o	High-level control input voltage	V <sub>CC</sub> = 2.7V to 3.6V	2	5.5	V
V	Low level central input voltage	V <sub>CC</sub> = 2.3V to 2.7V	0	0.7	V
V <sub>IL</sub>	Low-level control input voltage	V <sub>CC</sub> = 2.7V to 3.6V	0	0.8	<b>v</b>
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	105	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Product Folder Links: SN74CB3Q3257

<sup>(2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup>  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .

<sup>2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



#### 5.4 Thermal Information

		SN74CB3Q3257				
THERMAL METRIC(1)		DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGY (VQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	114.3	126.0	112.7	49.1	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	65.4	51.3	47.5	61.2	
R <sub>θJB</sub>	Junction-to-board thermal resistance	56.8	57.8	57.8	25.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.3	5.9	6.0	2.3	- C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	56.4	57.3	57.3	26.0	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	-	-	-	11.4	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 5.5 Electrical Characteristics

 $T_A = -40$ °C to 105°C. Typical values stated are over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>		V <sub>CC</sub> = 3.6 V, I <sub>I</sub> = -18 mA				-1.8	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 0 to 5.	5 V			±1	μΑ
I <sub>OZ</sub> (3)		$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ to } 5.8 \text{ V}$ $V_{I} = 0$ , Switch OFF $V_{IN} = 0.00$				±1	μΑ
I <sub>off</sub>		$V_{CC} = 0$ , $V_{O} = 0$ to 5.5 V,	V <sub>I</sub> = 0			1	μΑ
I <sub>CC</sub>		$V_{CC}$ = 3.6 V, $I_{I/O}$ = 0, Switch ON or OFF, $V_{IN}$ =	V <sub>CC</sub> or GND		0.7	1.5	mA
ΔI <sub>CC</sub> (4)	Control inputs	V <sub>CC</sub> = 3.6 V, One input at	t 3 V, Other inputs at V <sub>CC</sub> or GND			30	μΑ
I <sub>CCD</sub> (5)	Per control input		V <sub>CC</sub> = 3.6 V, A and B ports open, Control input switching at 50% duty cycle			0.35	mA/MHz
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = 5.5 \text{ V},$	3.3 V, or 0		2.5	3.5	pF
6	A port	$V_{CC}$ = 3.3 V, Switch OFF, $V_{IN}$ = $V_{CC}$ or GND, $V_{I/O}$ =	$V_{CC} = 3.3 \text{ V}$ , Switch OFF, $V_{IN} = V_{CC}$ or GND, $V_{I/O} = 5.5 \text{ V}$ , $3.3 \text{ V}$ , or $0$		5.5	7	pF
C <sub>io(OFF)</sub>	B port	$V_{CC}$ = 3.3 V, Switch OFF, $V_{IN}$ = $V_{CC}$ or GND, $V_{I/O}$ =			3.5	5	pF
	A port	V <sub>CC</sub> = 3.3 V, Switch ON,			10.5	13	
C <sub>io(ON)</sub>	B port	$V_{IN} = V_{CC}$ or GND, $V_{I/O} =$	$V_{IN} = V_{CC}$ or GND, $V_{I/O} = 5.5 \text{ V}$ , 3.3 V, or 0		10.5	13	pF
	•	V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 0, I <sub>O</sub> = 30 mA		4 8	8	
- (6)	TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 1.7 V, I <sub>O</sub> = -15 mA		4	9		
r <sub>on</sub> <sup>(6)</sup>		$V_{CC} = 3 \text{ V}$ $V_{I} = 0, I_{O} = 30 \text{ mA}$ $V_{I} = 2.4 \text{ V}, I_{O} = -15 \text{ mA}$			4	6	Ω
					4	8	

- (1)  $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data terminals.
- (2) All typical values are at  $V_{CC}$  = 3.3V (unless otherwise noted),  $T_A$  = 25°C.
- (3) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
- (4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.
- (5) This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 5-2).
- (6) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



### 5.6 Switching Characteristics, V<sub>CC</sub> = 2.5V

Typical values stated are over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

	FROM	то	$V_{CC} = 2.5V \pm 0.2V$				
PARAMETER	(INPUT)	(ООТРОТ)	MIN	MAX (85°C)	MAX (105°C)	UNIT	
f <sub>OE</sub> or f <sub>S</sub> <sup>(1)</sup>	OE or S	A or B		10	10	MHz	
t <sub>pd</sub> (2)	A or B	B or A		0.12	0.21	ns	
t <sub>pd(s)</sub>	S	A	1.5	6.5	7.5	ns	
+	S	В	1.5	6.5	7.5	ns	
<sup>L</sup> en	ŌĒ	A or B	1.5	6.5	7.5	115	
+	S	В	1	6	7	20	
t <sub>dis</sub>	ŌĒ	A or B	1	6	7	ns	

<sup>(1)</sup> Maximum switching frequency for control inputs  $(V_O > V_{CC}, V_I = 5V, R_L \ge 1M\Omega, C_L = 0)$ .


### 5.7 Switching Characteristics, $V_{CC} = 3.3V$

Typical values stated are over operating free-air temperature range (unless otherwise noted)

71	FROM	то	V <sub>CC</sub> = 3.3V ± 0.3V				
PARAMETER	(INPUT)	(ОПТРПТ)	MIN	TYP <sup>(1)</sup>	MAX (85°C)	MAX (105°C)	UNIT
f <sub>OE</sub> or f <sub>S</sub> <sup>(1)</sup>	OE or S	A or B			20	20	MHz
t <sub>pd</sub> <sup>(2)</sup>	A or B	B or A			0.2	0.32	ns
t <sub>pd(s)</sub>	S	Α	1.5	4.1	5.5	6.5	ns
+	S	В	1.5	4.6	5.5	6.5	ns
<sup>T</sup> en	ŌĒ	A or B	1.5	4.7	5.5	6.5	115
+	S	В	1	3.3	6	7	ns
t <sub>dis</sub>	ŌĒ	A or B	1	3.1	6	7	115

### (1) TYP taken from average in 105°C

### 5.8 Typical Characteristics







Figure 5-2. Typical  $I_{CC}$  vs  $\overline{OE}$  or S Switching Frequency

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


<sup>(2)</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

### **Parameter Measurement Information**



TEST	V <sub>CC</sub>	S1	$R_L$	V <sub>I</sub>	CL	$oldsymbol{V}_\Delta$
t <sub>pd(s)</sub>	2.5 V ± 0.2 V 3.3 V ± 0.3 V	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> or GND V <sub>CC</sub> or GND	30 pF 50 pF	
t <sub>PLZ</sub> /t <sub>PZL</sub>	2.5 V ± 0.2 V 3.3 V ± 0.3 V	2 × V <sub>CC</sub> 2 × V <sub>CC</sub>	<b>500</b> Ω <b>500</b> Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	2.5 V ± 0.2 V 3.3 V ± 0.3 V	GND GND	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub>	30 pF 50 pF	0.15 V 0.3 V

Output



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz,  $Z_{O}$  = 50 W,  $t_{f} \leq$  2.5 ns.  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

### 6 Detailed Description


### 6.1 Overview

The SN74CB3Q3257 device is a high-bandwidth FET bus switch using a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3257 device provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3257 device is organized as two 1-of-4 multiplexers/demultiplexers with separate output-enable (1  $\overline{OE}$ , 2  $\overline{OE}$ ) inputs. The select (S0, S1) inputs control the data path of each multiplexer/demultiplexer. When OE is low, the associated multiplexer/demultiplexer is enabled, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated multiplexer/demultiplexer is disabled, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.




(1) EN is the internal enable signal applied to the switch.

Figure 6-1. Simplified Schematic, Each FET Switch (SW)

Product Folder Links: SN74CB3Q3257

#### 6.2 Functional Block Diagram



### **6.3 Feature Description**

The SN74CB3Q3257 device has a high-bandwidth data path (up to 500 MHz) and has 5V tolerant I/Os with the device powered up or powered down. It also has low and flat ON-state resistance ( $r_{on}$ ) characteristics over operating range ( $r_{on}$  = 4 $\Omega$  Typical).

This device also has rail-to-rail switching on data I/O ports for 0- to 5V switching with 3.3-V  $V_{CC}$  and 0- to 3.3V switching with 2.5V  $V_{CC}$  as well as bidirectional data flow with near-zero propagation delay and low input/output capacitance that minimizes loading and signal distortion ( $C_{io(OFF)} = 3.5pF$  Typical).

The SN74CB3Q3257 also provides a fast switching frequency ( $f_{\overline{OE}}$  = 20MHz Max) with data and control inputs that provide undershoot clamp diodes as well as low power consumption ( $I_{CC}$  = 0.6mA Typical).

The  $V_{CC}$  operating range is from 2.3V to 3.6V and the data I/Os support 0 to 5V signal levels of (0.8V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5V).

The control inputs can be driven by TTL or 5V / 3.3V CMOS outputs as well as  $I_{\text{off}}$  Supports Partial-Power-Down Mode Operation.

#### **6.4 Device Functional Modes**

Table 6-1 lists the functional modes of the SN74CB3Q3257.

**Table 6-1. Function Table** 

INP	UTS	INPUT/OUTPUT	FUNCTION
ŌĒ	S	Α	FUNCTION
L	L	B1	A port = B1 port
L	Н	B2	A port = B2 port
Н	Х	Z	Disconnect

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

### Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 1 Application Information

The SN74CB3Q3257 can be used to multiplex and demultiplex up to 4 channels simultaneously in a 2:1 configuration. The application shown here is a 4-bit bus being multiplexed between two devices, the OE and S pins are used to control the chip from the bus controller. This is a very generic example, and could apply to many situations. If an application requires less than 4 bits, be sure to tie the A side to either high or low on unused channels.

### 2 Typical Application




Figure 7-1. Typical Application of the SN74CB3Q3257

### 2.1 Design Requirements

- 1. Recommended Input Conditions:
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Section 5.3.
  - Inputs and outputs are overvoltage tolerant slowing them to go as high as 4.6V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions:
  - Load currents should not exceed ±128mA per channel.
- 3. Frequency Selection Criterion:
  - Maximum frequency tested is 500MHz.
  - Added trace resistance/capacitance can reduce maximum frequency capability; use layout practices as directed in Section 7.3.

#### 2.2 Detailed Design Procedure

The 0.1µF capacitor should be place as close as possible to the device.

Product Folder Links: SN74CB3Q3257

### 2.3 Application Curve




Figure 7-2. Propagation Delay ( $t_{pd}$ ) Simulation Result at  $V_{CC}$  = 2.5V.

### **Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the Section 5.1 table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a  $0.1\mu F$  bypass capacitor is recommended. If multiple pins are labeled  $V_{CC}$ , then a  $0.01\mu F$  or  $0.022\mu F$  capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins are tied together internally. For devices with dual-supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a  $0.1\mu F$  bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of  $0.1\mu F$  and  $1\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 3 Layout

### 3.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 7-3 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

#### 3.2 Layout Example




Figure 7-3. Trace Example



### 7 Device and Documentation Support

### 7.1 Documentation Support

#### 7.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs
- Texas Instruments, Selecting the Right Texas Instruments Signal Switch

### 7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 7.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 8 Revision History

Changes from Revision D (July 2018) to Revision E (December 2024)	Page
Changed the Device Information table to the Package Information table	1
Changed the T <sub>A</sub> MAX value from 85°C to 105°C in the <i>Recommended Operating Conditions</i>	4
Changes from Revision C (April 2017) to Revision D (July 2018)	Page
Changed the pinout images appearance	3
Added Thermal Information table values	
Changes from Revision B (June 2015) to Revision C (April 2017)	Page
• Added MAX values for T <sub>A</sub> = -40°C to 105°C to the <i>Electrical Characteristics</i> table	5
• Added MAX values for $T_A = -40$ °C to 105°C to the Switching Characteristics, $V_{CC} = 2.5 \text{ V}$ table	
• Added separate Switching Characteristics, $V_{CC}$ = 3.3V for $V_{CC}$ = 3.3V ± 0.3V. Added TYP values are values for $T_A$ = -40°C to 105°C	

Product Folder Links: SN74CB3Q3257

www.ti.com

С	hanges from Revision A (November 2003) to Revision B (June 2015)	Page
•	Removed Ordering Information table	1
	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature	
	Description section, Device Functional Modes, Application and Implementation section, Power Supply	
	Recommendations section, Layout section, Device and Documentation Support section, and Mechanic	al,
	Packaging, and Orderable Information section	1

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 6-Jan-2025

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CB3Q3257DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU257	Samples
SN74CB3Q3257DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	BU257	
SN74CB3Q3257PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BU257	Samples
SN74CB3Q3257RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BU257	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

www.ti.com 6-Jan-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Dec-2024

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3Q3257DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN74CB3Q3257DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CB3Q3257PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3257PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3Q3257RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 14-Dec-2024



#### \*All dimensions are nominal

7 til dilliciololio die Horiliidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3Q3257DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
SN74CB3Q3257DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74CB3Q3257PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74CB3Q3257PWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74CB3Q3257RGYR	VQFN	RGY	16	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SHRINK SMALL-OUTLINE PACKAGE



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N16)

### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated