TPA3223 200-W Stereo, 400W Mono HD Analog-Input, Class-D Amplifier

1 Features

- Wide 10-V to 42-V Supply Voltage Range
- Stereo (2 x BTL) and mono (1 x PBTL) configurations
- Output Power at 10% THD+N
  - 200-W Stereo into 4 Ω in BTL Configuration
  - 300-W Mono into 3 Ω in PBTL Configuration
  - 425W Mono into 2 Ω in PBTL Configuration
- Output Power at 1% THD+N
  - 170-W Stereo into 4 Ω in BTL Configuration
  - 325-W Mono into 2 Ω in PBTL Configuration
- Closed-loop feedback design
  - <0.02% THD+N at 1 W into 4 Ω
  - 60-dB PSRR (BTL, No input signal)
  - <100-µV output noise (A-weighted)
  - >110-dB SNR (A-weighted)
- Low-Power operating modes
  - Standby modes: mute and shutdown
  - Single-channel BTL operation
- Multiple input options to simplify pre-amp design
  - Differential or single-ended analog inputs
  - Selectable Gains: 20 dB, 23.5 dB, 32 dB, 36 dB
- Integrated Protection: Undervoltage, Overvoltage, Overcurrent, Cycle-by-cycle Current Limit, Short Circuit, Clipping Detection, Overtemperature Warning and Shutdown, and DC Speaker Protection
- Easily synchronize muliples devices
- 90% Efficient Class-D Operation (4 Ω)

2 Applications

- Bluetooth and Wi-Fi™ speakers
- Soundbars
- Subwoofers
- Professional and public address (PA) speakers

3 Description

TPA3223 is a high-power Class-D amplifier that enables efficient operation at full-power, idle and standby. The device features closed-loop feedback which provides low distortion across the audio band and delivers excellent sound quality. The device operates in AD modulation and can drive up to 2 x 200 W into 4-Ω load or 1 x 400 W into 2-Ω load.

The TPA3223 features a single-ended or differential analog-input interface that supports up to 2 V_{RMS} with four selectable gains: 20 dB, 23.5 dB, 32 dB and 36 dB. The TPA3223 also achieves >90% efficiency, low idle power and ultra-low standby power (<0.1 W). This is made possible through the use of 60-mΩ MOSFETs, an optimized gate drive scheme and low-power operating modes. To further simplify the design, the device integrates essential protection features including undervoltage, overvoltage, cycle-by-cycle current limit, short circuit, clipping detection, overtemperature warning and shutdown, and DC speaker protection.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPA3223	HTSSOP (44)	6.10 mm x 14.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic

Table of Contents

4 Revision History

DATE	REVISION	NOTES
November 2022	*	Initial release

5 Device Comparison

Table 5-1. Device Comparison Table

DEVICE NAME	DESCRIPTION	SUPPLY VOLTAGE	THERMAL PAD LOCATION
TPA3220	60-W Stereo, 110-W Peak HD Analog-Input, Pad-Down Class-D Amplifier	32 V	Bottom
TPA3221	100 W Stereo, 200 W Mono HD, Analog-Input, Class-D Amplifier	32 V	Top
TPA3244	60-W Stereo, 110-W peak PurePath™ Ultra-HD Pad Down Class-D Amplifier	31.5 V	Bottom
TPA3245	115-W Stereo, 230-W Mono PurePath™ Ultra-HD Analog-Input Class-D Amplifier	31.5 V	Top
TPA3250	70 W Stereo, 130 W Peak Ultra-HD, Analog-Input, Pad-Down Class-D Amplifier	38 V	Bottom
TPA3251	175 W Stereo, 350 W Mono Ultra-HD, Analog-Input Class-D Amplifier	38 V	Top
TPA3255	315 W Stereo, 600 W Mono Ultra-HD, Analog-Input Class-D Amplifier	53.5 V	Top

6 Pin Configuration and Functions

The TPA3223 is available in a thermally enhanced TSSOP package.

The package type contains a thermal pad that is located on the top side of the device for convenient thermal coupling to the heat sink.



Figure 6-1. DDV Package, HTSSOP 44-Pin, Top View

6.1 Pin Functions

Table 6-1. Pin Functions Table

NAME	NO.	I/O(1)	DESCRIPTION
AVDD	2	P	AVDD voltage supply. Refer to: Section 10.3.1.2
BST1_M	24	P	OUT1_M HS bootstrap supply (BST), 0.033 µF capacitor to OUT1_M required. Refer to: Section 10.2.1.2.3
BST1_P	23	P	OUT1_P HS bootstrap supply (BST), 0.033 µF capacitor to OUT1_P required. Refer to: Section 10.2.1.2.3
BST2_M	44	P	OUT2_M HS bootstrap supply (BST), 0.033 µF capacitor to OUT2_M required. Refer to: Section 10.2.1.2.3
BST2_P	43	P	OUT2_P HS bootstrap supply (BST), 0.033 µF capacitor to OUT2_P required. Refer to: Section 10.2.1.2.3
$\overline{\text{CMUTE}}$	6	P	Mute and Startup Timing Capacitor. Connect a 33 nF capacitor to GND. Refer to: Section 9.4.3
$\overline{\text{FAULT}}$	19	O	Shutdown signal, open drain; active low. Refer to: Section 9.3.6
FREQ_ADJ	9	O	Oscillator frequency programming pin. Refer to: Section 9.3.4
GAIN/CLKSYNC	21	I	Closed loop gain and clock synchronization configuration pin. Refer to: Section 9.3.1
GND	4,5,12,16,25, 26,42,33,34, 41	P	Ground
GVDD	1	P	Gate drive supply. Refer to: Section 10.3.1.2
IN1_M	14	I	Negative audio input for channel 1
IN1_P	15	I	Positive audio input for channel 1
IN2_M	7	I	Negative audio input for channel 2
IN2_P	8	I	Positive audio input for channel 2
NC	3,17,18		Not connected or pulled to ground
OSCM	11	I/O	Oscillator synchronization interface. Refer to: Section 9.3.1
OSCP	10	I/O	Oscillator synchronization interface. Refer to: Section 9.3.1
$\overline{\text{OTW\_CLIP}}$	20	O	Clipping warning and Over-temperature warning; open drain; active low. Refer to: Section 9.3.6
OUT1_M	32	O	Negative output for channel 1
OUT1_P	27,28	O	Positive output for channel 1
OUT2_M	39,40	O	Negative output for channel 2
OUT2_P	35	O	Positive output for channel 2
PVDD	29,30,31,36, 37,38	P	PVDD supply. Refer to: Section 10.2.1.2.2 and Section 10.3.1.3
$\overline{\text{RESET}}$	13	I	Device reset input; active low. Refer to: Section 9.4.5.7, Section 9.4.1, Section 9.4.2
VDD	22	P	Input power supply. Refer to: Section 10.3.1.1
PowerPad™		P	Ground, connect to grounded heatsink. Placed on top side of device.

(1) I=Input, O=Output, I/O= Input/Output, P=Power

Table 6-2. Mode Selection Pins

MODE PINS(2)		INPUT MODE(1)	OUTPUT CONFIGURATION	DESCRIPTION
IN2_M	IN2_P			
X	X	1N/2N + 1	2 × BTL	Stereo, BTL output configuration, AD mode modulation
0	0	1N/2N + 1	1 x PBTL	Mono, Paralleled BTL configuration. Connect OUT1_P to OUT2_P and OUT1_M to OUT2_M, AD mode modulation
1	1	1N/2N + 1	1 x BTL	Mono, BTL configuration. OUT1_M and OUT1_P active, AD mode modulation

(1) 2N refers to differential input signal, 1N refers to single ended input signal. +1 refers to number of logic control ($\overline{\text{RESET}}$) input pins.
(2) X refers to inputs connected through AC coupling capacitor, 0 refers to logic low (GND), 1 refers to logic high (AVDD).

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage	PVDD to GND	–0.3	50	V
	PVDD to GND (Less than 8 ns transient)(2)	–0.3	57	V
	BST_X to GVDD	–0.3	50	V
	VDD to GND	–0.3	50	V
	GVDD to GND(2)	–0.3	5.5	V
	AVDD to GND	–0.3	5.5	V
Output pins	OUT1_M, OUT1_P, OUT2_M, OUT2_P to GND	–0.3	50	V
	OUT1_M, OUT1_P, OUT2_M, OUT2_P to GND (Less than 8 ns transient)(2)	–0.3	57	V
Interface pins	IN1_M, IN1_P, IN2_M, IN2_P to GND	–0.3	5.5	V
	FREQ_ADJ, GAIN/CLKSYNC, $\overline{\text{CMUTE}}$, $\overline{\text{RESET}}$, OSCP, OSCM to GND	–0.3	5.5	V
	$\overline{\text{FAULT}}$, $\overline{\text{OTW\_CLIP}}$ to GND	–0.3	5.5	V
	Continuous sink current, $\overline{\text{FAULT}}$, $\overline{\text{OTW\_CLIP}}$ to GND		9	mA
T_J	Operating junction temperature range	0	150	°C
T_{stg}	Storage temperature range	–40	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

7.2 ESD Ratings

			VALUE	UNIT
V_{ESD}	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±3000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD	Power-stage supply	DC supply voltage	10	42	45	V
VDD(1)	External supply for VDD, GVDD and AVDD	DC supply voltage	4.5	5	5.5	V
AVDD	Supply voltage for analog circuits	DC supply voltage	4.5	5	5.5	V
GVDD	Supply voltage for gate-drive circuitry	DC supply voltage	4.5	5	5.5	V
V_{IN}	Maximum input voltage swing (INx_P, INx_M)				±2.8	V
R_L(BTL)	Load impedance BTL	PVDD = 42 V, Output filter inductance within recommended range	3.5	4		Ω
		PVDD = <42 V, Output filter inductance within recommended range	PVDD/(I_{OC}, BTL)			
R_L(PBTL)	Load impedance PBTL	PVDD = 42 V, Output filter inductance within recommended range	1.6	3		Ω
L_{OUT}(BTL)	Output filter inductance	Minimum output inductance at I_{OC}	5	10		µH
L_{OUT}(PBTL)	Output filter inductance, PBTL after the LC filter	Minimum output inductance at half I_{OC} , each inductor	5	10		µH
F_{PWM}	PWM frame rate selectable for AM interference avoidance; 1% Resistor tolerance	Nominal	460	480	500	kHz
		AM1	510	533	555	
		AM2	575	600	625	
$f_{OSC(IO)}$	CLK input on OSCM/OSCP (Peripheral Mode)		2.3		3.78	MHz
$R_{(FREQ\_ADJ)}$	PWM frame rate programming resistor	Nominal; Primary mode	9.9	10	10.1	kΩ
		AM1; Primary mode	29.7	30	30.3	
		AM2; Primary mode	49.5	50	50.5	
C_{PVDD}	PVDD close decoupling capacitors			1.0		µF
$V_{(FREQ\_ADJ)}$	Voltage on FREQ_ADJ pin for Peripheral mode operation	Peripheral Mode (Connect to AVDD)		5		V
T_J	Junction temperature		0		125	°C

(1) VDD must be connected to a supply of 5V

7.4 Thermal Information

THERMAL METRIC(1)		TPA3223 DDV 44-PINS HTSSOP JEDEC STANDARD 4 LAYER PCB	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.8	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	13.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

PVDD = 42 V, VDD = 5 V, GVDD = 5 V, AVDD = 5 V, T_C (Case temperature) = 75 °C, f_S = 480 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE AND CURRENT CONSUMPTION						
I_{VDD}	VDD supply current	Operating, no audio signal, VDD = 5 V		150		µA
I_{VDD}		Reset mode, VDD = 5 V		5		µA
I_{GVDD}	Gate-supply current. AD-mode modulation	50% duty cycle, VDD = 5 V		23		mA
I_{GVDD}		Reset mode, VDD = 5 V		5		µA
I_{PVDD}	Total PVDD idle current, AD-mode modulation, BTL	50% duty cycle with recommended output filter		45		mA
I_{PVDD}	Total PVDD idle current, AD-mode modulation, BTL	50% duty cycle with recommended output filter, T_C = 25 ºC		35		mA
I_{PVDD}	Total PVDD idle current, AD-mode modulation, BTL	Reset mode, No switching		1		mA
ANALOG INPUTS						
G	Inverting voltage Gain, V_{OUT}/V_{IN}(Primary Clock synchronized device configuration)	R_1 = 5.6 kΩ, R_2 = OPEN		20		dB
		R_1 = 20 kΩ, R_2 = 100 kΩ		23.5		
		R_1 = 39 kΩ, R_2 = 100 kΩ		32		
		R_1 = 47 kΩ, R_2 = 75 kΩ		36		
	Inverting voltage Gain, V_{OUT}/V_{IN}(Peripheral clock synchronized device configuration	R_1 = 51 kΩ, R_2 = 51 kΩ		20		
		R_1 = 75 kΩ, R_2 = 47 kΩ		23.5		
		R_1 = 100 kΩ, R_2 = 39 kΩ		32		
		R_1 = 100 kΩ, R_2 = 16 kΩ		36		
R_{IN}	Input resistance	G = 20 dB		48		kΩ
		G = 23.5 dB		24		
		G = 32 dB		12		
		G = 36 dB		7.3		
OSCILLATOR						
$f_{OSC(IO)}$ (1)	Nominal, Primary Mode	F_{PWM} × 6	2.76	2.88	3	MHz
	AM1, Primary Mode		3.06	3.198	3.33	
	AM2, Primary Mode		3.45	3.6	3.75	
V_{IH}	High level input voltage		2.7			V
V_{IL}	Low level input voltage				0.7	V
EXTERNAL OSCILLATOR (Peripheral Mode)						
OUTPUT-STAGE MOSFETs						
$R_{DS(on)}$	Drain-to-source resistance, low side (LS)	T_J = 25 °C, Excludes metallization resistance, GVDD = 5 V		60		mΩ
	Drain-to-source resistance, high side (HS)			60		mΩ
I/O PROTECTION						
$V_{uvp,AVDD}$	Undervoltage protection limit, AVDD			4		V
$V_{uvp,AVDD,hyst}$	Undervoltage protection hysteresis, AVDD			0.2		V
$V_{uvp,PVDD}$	Undervoltage protection limit, PVDD_x			9.1		V
$V_{uvp,PVDD,hyst}$	Undervoltage protection hysteresis, PVDD_x			0.6		V
$V_{ovp,PVDD}$	Overvoltage protection limit, PVDD_x			46		V
$V_{ovp,PVDD,hyst}$	Overvoltage protection hysteresis, PVDD_x			0.85		V
OTW	Overtemperature warning, $\overline{\text{OTW\_CLIP}}$			125		°C
OTW_{hyst}	Temperature drop needed below OTW temperature for $\overline{\text{OTW\_CLIP}}$ to be inactive after OTW event.			20		°C
OTE	Overtemperature error			155		°C
OTE_{hyst}	A reset needs to occur for $\overline{\text{FAULT}}$ to be released following an OTE event			20		°C
$OTE\text{-}OTW_{(differential)}$	OTE-OTW differential			25		°C

7.5 Electrical Characteristics (continued)

PVDD = 42 V, VDD = 5 V, GVDD = 5 V, AVDD = 5 V, T_C (Case temperature) = 75 °C, f_S = 480 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OLPC	Overload protection counter	f_{PWM} = 480 kHz (1024 PWM cycles)		2.2		ms
$I_{OC, BTL}$	Overcurrent limit protection, speaker load current	Nominal peak current in 1 Ω load		10		A
$I_{OC, PBTL}$	Overcurrent limit protection, speaker output current	Nominal peak current in 1 Ω load		20		A
I_{OCT}	Overcurrent response time	Time from switching transition to flip-state induced by overcurrent.		150		ns
STATIC DIGITAL SPECIFICATIONS						
V_{IH}	High level input voltage	$\overline{RESET}$	2.3			V
V_{IL}	Low level input voltage	$\overline{RESET}$			0.7	V
I_{lkg}	Input leakage current	OSCM, OSCP, $\overline{RESET}$			100	µA
OTW/SHUTDOWN (FAULT)						
R_{INT_PU}	Internal pullup resistance, $\overline{OTW\_CLIP}$ to AVDD, $\overline{FAULT}$ to AVDD			26		kΩ
V_{OH}	High level output voltage	Internal pullup resistor	4.5	5	5.5	V
V_{OL}	Low level output voltage	I_O = 4 mA		200	500	mV

(1) Nominal, AM1 and AM2 use same internal oscillator with fixed ratio 4 : 4.5 : 5

7.6 Audio Characteristics (BTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 4 Ω, f_S = 480 kHz, T_C = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µF, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Power output per channel	R_L = 4 Ω, 10% THD+N		200		W
P_O	Power output per channel	R_L = 4 Ω, 1% THD+N		170		W
THD+N	Total harmonic distortion + noise	1 W		0.02		%
V_n	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded, Gain = 20 dB		100		µV
$\|V_{OS}\|$	Output offset voltage	Inputs AC coupled to GND		5	20	mV
SNR	Signal-to-noise ratio(1)	A-weighted, Gain = 20 dB		108		dB
DNR	Dynamic range	A-weighted, Gain = 20 dB		109		dB
P_{idle}	Power dissipation due to idle losses (I_{PVDD_X})	P_O = 0, all outputs switching, AD-modulation, T_C = 25°C(2)		1.5		W

(1) SNR is calculated relative to 1% THD+N output level.
(2) Actual system idle losses also are affected by core losses of output inductors.

7.7 Audio Characteristics (PBTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD_X = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 3 Ω, f_S = 480 kHz, T_C = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µF, Post-Filter PBTL, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_O	Power output per channel	R_L = 2 Ω, 10% THD+N		425		W
		R_L = 3 Ω, 10% THD+N		300		W
		R_L = 4 Ω, 10% THD+N		250		
		R_L = 2 Ω, 1% THD+N		325		
		R_L = 3 Ω, 1% THD+N		245		
		R_L = 4 Ω, 1% THD+N		195		
THD+N	Total harmonic distortion + noise	1 W		0.017		%
V_n	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded, Gain = 20 dB		100		µV
$\|V_{OS}\|$	Output offset voltage	Inputs AC coupled to GND		10		mV
SNR	Signal to noise ratio(1)	A-weighted, Gain = 20 dB		109		dB
DNR	Dynamic range	A-weighted, Gain = 20 dB		110		dB
P_{idle}	Power dissipation due to idle losses (IPVDD_X)	P_O = 0, all outputs switching, AD-modulation, T_C = 25°C(2)		1.5		W

(1) SNR is calculated relative to 1% THD+N output level.
(2) Actual system idle losses are affected by core losses of output inductors.

7.8 Typical Characteristics, BTL Configuration, AD-mode

All Measurements taken at audio frequency = 1 kHz, PVDD = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 4 Ω, f_S = 480 kHz, T_C = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µFAES17 + AUX-0025 measurement filters, unless otherwise noted.



Figure 7-1. Total Harmonic Distortion + Noise vs Output Power



Figure 7-2. Total Harmonic Distortion+Noise vs Frequency



Figure 7-3. Total Harmonic Distortion+Noise vs Frequency



Figure 7-4. Output Power vs Supply Voltage, AD-mode



Figure 7-5. Output Power vs Supply Voltage, AD-mode



Figure 7-6. System Efficiency vs Output Power

7.8 Typical Characteristics, BTL Configuration, AD-mode (continued)

All Measurements taken at audio frequency = 1 kHz, PVDD = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 4 Ω, f_S = 480 kHz, T_C = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µFAES17 + AUX-0025 measurement filters, unless otherwise noted.



Figure 7-7. System Efficiency vs Output Power



Figure 7-8. System Efficiency vs Output Power



Figure 7-9. Power Dissipation vs Output Power



Figure 7-10. Output Power vs Case Temperature



Figure 7-11. Noise Amplitude vs Frequency



18 kHz + 19 kHz Ratio 1 : 1

Figure 7-12. CCIF Intermodulation

7.8 Typical Characteristics, BTL Configuration, AD-mode (continued)

All Measurements taken at audio frequency = 1 kHz, PVDD = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 4 Ω, f_S = 480 kHz, T_C = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µFAES17 + AUX-0025 measurement filters, unless otherwise noted.



Figure 7-13. CCIF Intermodulation



Figure 7-14. Power Supply Rejection Ratio vs Frequency



Figure 7-15. Channel to Channel Crosstalk vs Frequency



Figure 7-16. PVDD Idle Current vs Supply Voltage

7.9 Typical Characteristics, PBTL Configuration, AD-mode

All Measurements taken at audio frequency = 1 kHz, PVDD = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 2 Ω, f_S = 480 kHz, T_A = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µF, Post-Filter PBTL, AES17 + AUX-0025 measurement filters, unless otherwise noted.



Figure 7-17. Total Harmonic Distortion+Noise vs Output



Figure 7-18. Total Harmonic Distortion+Noise vs Frequency



Figure 7-19. Total Harmonic Distortion+Noise vs Frequency



Figure 7-20. Output Power vs Supply Voltage



Figure 7-21. System Efficiency vs Output Power



Figure 7-22. Power Dissipation vs Output Power

7.9 Typical Characteristics, PBTL Configuration, AD-mode (continued)

All Measurements taken at audio frequency = 1 kHz, PVDD = 42 V, VDD = 5 V, GVDD = 5 V, R_L = 2 Ω, f_S = 480 kHz, T_A = 75°C, Output Filter: L_{DEM} = 10 µH, C_{DEM} = 1 µF, Post-Filter PBTL, AES17 + AUX-0025 measurement filters, unless otherwise noted.



Figure 7-23. Output Power vs Case Temperature



Figure 7-24. CCIF Intermodulation vs Frequency



Figure 7-25. CCIF Intermodulation vs Frequency

8 Parameter Measurement Information

All parameters are measured according to the conditions described in the *Section 7.3* .

Most audio analyzers will not give correct readings of Class-D amplifiers' performance due to their sensitivity to out of band noise present at the amplifier output. AES-17 + AUX-0025 pre-analyzer filters are recommended to use for Class-D amplifier measurements. In absence of such filters, a 30-kHz low-pass filter (10 Ω + 47 nF) can be used to reduce the out of band noise remaining on the amplifier outputs.

9 Detailed Description

9.1 Overview

TPA3223 is designed as a feature-enhanced cost efficient high power Class-D audio amplifier. The device has built-in advanced protection circuitry to provide for maximum product robustness as well as a flexible feature set including selectable gain settings, switching frequency, clock synchronization of multiple devices, mute function, temperature and clipping status signals. TPA3223 has a bandwidth up to 100 kHz and low output noise designed for high resolution audio applications and accepts both differential and single ended analog audio inputs at levels from 1 V_{RMS} to 2 V_{RMS}. With the closed loop operation TPA3223 is designed for high audio performance with a system power supply between 10 V and 42 V.

An external 5 V supply is used for the AVDD and VDD supply pins. Although supplied from the same 5 V source, separating AVDD and VDD on the printed-circuit board (PCB) by RC filters (see Section 10.2 for details) is recommended. These RC filters provide the recommended high-frequency isolation. Special attention needs to be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, the physical loop with the power supply pins, decoupling capacitors and GND return path to the device pins must be kept as short as possible and with as little area as possible to minimize induction (see *Section 10.4.2* for additional information).

The floating supplies for the output stage high side gate drives are supplied by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST_X) to the power-stage output pin (OUT_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides an acceptable voltage supply for the high-side gate driver. TI recommends to use 33 nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33 nF capacitors maintain sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention needs to be paid to the power stage power supply; this includes component selection, PCB placement, and routing.

For good electrical performance, EMI compliance, and system reliability, it is important that each PVDD_X node is decoupled with 1 µF ceramic capacitors placed as close as possible to the PVDD supply pins. TI recommends to follow the PCB layout of the TPA3223 reference design. For additional information on recommended power supply and required components, see Section 10.2.

The external power supply for the AVDD and VDD supplies must be from a low-noise, low-output-impedance voltage regulator. Likewise, the 42V power stage supply is assumed to have low output impedance throughout the entire audio band, and low noise. The power supply sequence is not critical as facilitated by the internal power-on-reset circuit, but TI recommends to release $\overline{\text{RESET}}$ after the power supply is settled for minimum turn on audible artifacts. Moreover, the TPA3223 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are noncritical within the specified range (see the *Section 7.3* table of this data sheet).

9.2 Functional Block Diagrams



Figure 9-1. Functional Block Diagram



Figure 9-2. System Block Diagram

9.3 Feature Description

9.3.1 Input Configuration, Gain Setting And Primary / Peripheral Operation

TPA3223 is designed to accept either a differential or a single-ended audio input signal. To accept a wide range of system front ends TPA3223 has selectable input gain that allows full scale output with a wide range of input signal levels.

Best system noise performance is obtained with balanced audio interface. However, in systems with only a single ended audio input signal available, one input terminal can be connected to AC ground to accept single ended audio input signals.



Figure 9-3. Balanced Audio Input Configuration

In systems with single ended audio inputs, set the device gain higher than for systems with balanced audio input signals.



Figure 9-4. Single Ended Audio Input Configuration

9.3.2 Gain Setting And Clock Synchronization

The gain of TPA3223 is set by the voltage divider connected to the GAIN/CLKSYNC control pin. Clock synchronization configuration is also controlled by the same pin. An internal ADC is used to detect the 8 input states. The first four stages sets the GAIN in Primary mode in gains of 20, 23.5, 32 and 36 dB respectively, while the next four stages sets the GAIN in peripheral mode in gains of 20, 23.5, 32 and 36 dB respectively. The gain setting is latched when $\overline{\text{RESET}}$ goes high and cannot be changed while $\overline{\text{RESET}}$ is high. Table 9-1 shows the recommended resistor values, the state and gain:

Table 9-1. Clock Synchronization Configuration

Primary / Peripheral Mode	Gain	R1 (to GND)	R2 (to AVDD)	Differential Input Signal Level (each input pin)	Single Ended Input Signal Level
Primary	20 dB	5.6 kΩ	OPEN	2 VRMS	2 VRMS
Primary	23.5 dB	20 kΩ	100 kΩ	1 VRMS	2 VRMS
Primary	32 dB	39 kΩ	100 kΩ	0.5 VRMS	1 VRMS
Primary	36 dB	47 kΩ	75 kΩ	0.32 VRMS	0.63 VRMS
Peripheral	20 dB	51 kΩ	51 kΩ	2 VRMS	2 VRMS
Peripheral	23.5 dB	75 kΩ	47 kΩ	1 VRMS	2 VRMS
Peripheral	32 dB	100 kΩ	39 kΩ	0.5 VRMS	1 VRMS
Peripheral	36 dB	100 kΩ	16 kΩ	0.32 VRMS	0.63 VRMS



Figure 9-5. Clock Synchronization Setup

For easy multi-channel system design TPA3223 has a Clock Synchronization feature that allows automatic synchronization of multiple peripheral devices operated at the PWM switching frequency of a Primary device. Using clock synchronization benefits system noise performance by eliminating spurious crosstalk sum and difference tones due to unsynchronized channel-to-channel switching frequencies. Furthermore, the Clock Synchronization scheme is designed to interleave switching of the individual channels in a multi-channel system such that the power supply current ripple frequency is moved to a higher frequency, which reduces the RMS ripple current in the power supply bulk capacitors.

The Clock Synchronization scheme and the interleaving of the output stage switching are automatically configured by connecting the OSCx pins between a Primary and multiple peripheral devices. There are two different configurations of peripheral devices (secondary or tertiary) depending on how the OSCx pins are connected. Connect the OSCM of the Primary device to the OSCM of a peripheral device and the OSCP of the Primary device to the OSCP pin of a peripheral device to configure as a secondary. Connect the OSCM of the Primary device to the OSCP of a peripheral device and the OSCP of the Primary device to the OSCM pin of a peripheral device to configure as a tertiary. The Primary, secondary and tertiary PWM switching is 30 degrees out of phase with each other. All switching channels are automatically synchronized by releasing $\overline{\text{RESET}}$ on all devices at the same time.



Figure 9-6. Gain and Primary PCB Implementation

Placement on the PCB and connection of multiple TPA3223 devices in a multi channel system is illustrated in Figure 9-6. Peripheral devices must be placed on either side of the Primary device, with a secondary device on one side of the Primary device, and a tertiary device on the other. In systems with more than 3 TPA3223 devices, the Primary must be in the middle, and every second peripheral device must be a secondary or tertiary as illustrated in Figure 9-6. A 47 kΩ pull up resistor to AVDD must be connected to the Primary device OSCM output and a 47 kΩ pull down resistor to GND must be connected to the Primary OSCP CLK outputs.

9.3.3 PWM Modulation

The TPA3223 uses the AD-Mode PWM modulation scheme which continuous switches the two half bridge outputs in each BTL output channel.



Figure 9-7. AD Mode Output Waveforms, Idle



Figure 9-8. AD Mode Output Waveforms, High Level Output



Figure 9-9. AD Mode Speaker Output Signals, Low or and High Level Output

9.3.4 Oscillator

The oscillator frequency can be trimmed by external control of the FREQ_ADJ pin.

To reduce interference problems while using radio receiver tuned within the AM band, change the switching frequency from nominal to higher values. Choose these values so that the nominal and the higher value switching frequencies together results in the fewest cases of interference throughout the AM band. Select the oscillator frequency by changing the FREQ_ADJ resistor value connected to GND in Primary mode, according to the description in the *Section 7.3*.

For peripheral mode operation, turn off the oscillator by pulling the FREQ_ADJ pin to AVDD. Doing so configures the OSC_I/O pins as inputs to be controlled from an external differential clock. In a multiple device system, inter-channel delay is automatically set up between the switching of the audio channels, which can be illustrated by no idle channels switching at the same time. Doing so will not influence the audio output, but only the switch timing to minimize noise coupling between audio channels through the power supply to optimize audio performance and to get better operating conditions for the power supply. The inter-channel delay will be set up for a peripheral device depending on the polarity of the OSC_I/O connection such that a secondary is selected by connecting the primary device OSC_I/O to the secondary device OSC_I/O with same polarity (+ to + and - to -), and tertiary is selected with the inverse polarity (+ to - and - to +).

9.3.5 Input Impedance

The TPA3223 input stage is a fully differential input stage and the input impedance changes with the gain setting from 7.3 kΩ at 36 dB gain to 48 kΩ at 20 dB gain. Table 9-2 lists the values from min to max gain. The tolerance of the input resistor value is ±20 % so the minimum value is higher than 5.8 kΩ. The inputs need to be AC-coupled to minimize the output DC-offset and ensure correct ramping of the output voltages during power-ON and power-OFF. The input ac-coupling capacitor together with the input impedance forms a high-pass filter with the following cut-off frequency:

If a flat bass response is required down to 20 Hz, then the recommended cut-off frequency is a tenth of that, which is 2 Hz. Table 9-2 lists the recommended ac-couplings capacitors for each gain step. If a -3 dB in frequency response is accepted at 20 Hz, then 10 times lower capacitors can be used – for example, a 1 µF can be used.

Table 9-2. Recommended Input AC-Coupling Capacitors

Gain	Input Impedance	Input AC-Coupling Capacitance	Input High Pass Filter
20 dB	48 kΩ	4.7 µF	0.7 Hz
23.5 dB	24 kΩ	10 µF	0.7 Hz
32 dB	12 kΩ	10 µF	1.3 Hz
36 dB	7.3 kΩ	10 µF	2.2 Hz

Use an input capacitors with low leakage, like quality electrolytic, tantalum, film or ceramic. If a polarized type of input capacitor is used, then place the positive connection such that the capacitor has a positive DC bias.

9.3.6 Error Reporting

The $\overline{\text{FAULT}}$, and $\overline{\text{OTW\_CLIP}}$, pins are active-low, open-drain outputs. The $\overline{\text{FAULT}}$ function is for protection-mode signaling to a system-control device. Any fault resulting in device shutdown is signaled by the $\overline{\text{FAULT}}$ pin going low. Also, $\overline{\text{OTW\_CLIP}}$ goes low when the device junction temperature exceeds 125°C (see Table 9-3).

Table 9-3. Error Reporting

$\overline{\text{FAULT}}$	$\overline{\text{OTW\_CLIP}}$ (1)	DESCRIPTION
0	0	Overtemperature (OTE), overload (OLP), undervoltage (UVP) or overvoltage (OVP). Junction temperature higher than 125°C (overtemperature warning).
0	1	Overload (OLP), undervoltage (UVP), overvoltage (OVP). Junction temperature lower than 125°C
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

(1) Static value. $\overline{\text{OTW\_CLIP}}$ is static low when OTW is asserted, and toggling when output signal is CLIP

Note

Asserting $\overline{\text{RESET}}$ low forces the $\overline{\text{FAULT}}$ signal high, independent of faults being present. TI recommends monitoring the $\overline{\text{OTW\_CLIP}}$ signal using the system microcontroller and responding to an overtemperature warning signal by turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both $\overline{\text{FAULT}}$ and $\overline{\text{OTW\_CLIP}}$ outputs.

9.4 Device Functional Modes

TPA3223 can be configured in either a stereo BTL (Bridge Tied Load) mode, mono BTL mode (only one output BTL channel active), or in a mono PBTL (Parallel Bridge Tied Load) mode. In PBTL mode the two output BTL channels are paralleled with double output current available. The paralleling of the two BTL outputs must be made after the output LC filter.

See Table 6-2 for mode configuration setup.



Figure 9-10. Stereo BTL



Figure 9-11. Mono BTL



Figure 9-12. Mono PBTL, Post LC Filter

9.4.1 Powering Up

The TPA3223 does not require a power-up sequence because of the integrated undervoltage protection (UVP), but TI recommends to hold $\overline{\text{RESET}}$ low until PVDD supply voltage is stable to avoid audio artifacts. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply (GVDD) and AVDD voltages are above their UVP voltage thresholds (see the *Section 7.5* table of this data sheet). Doing so allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pull-down of the half-bridge output as well as initiating a controlled ramp up sequence of the output voltage.



Figure 9-13. Startup Timing

When $\overline{\text{RESET}}$ is released to turn on TPA3223, $\overline{\text{FAULT}}$ signal turns low. $\overline{\text{FAULT}}$ stays low until AVDD reaches the undervoltage protection (UVP) voltage threshold (see the Section 7.5 table of this data sheet). After a pre-charge time to stabilize the DC voltage across the input AC coupling capacitors, the ramp up sequence starts and completes once the $\overline{\text{CMUTE}}$ node is charged to the final value.

9.4.1.1 Startup Ramp Time

During the startup ramp the $\overline{\text{CMUTE}}$ capacitor is charged by an internal current generator. With use of the recommended 33 nF $\overline{\text{CMUTE}}$ capacitor value, the startup ramp time is approximately 20 ms. Higher $\overline{\text{CMUTE}}$ capacitor value will increase the ramp time, and a lower value will decrease the ramp time. The recommended $\overline{\text{CMUTE}}$ capacitor value is selected for minimum audible artifacts during startup and shutdown ramp.

9.4.2 Powering Down

The TPA3223 does not require a power-down sequence. The device remains fully operational as long as the VDD, AVDD and PVDD voltages are above their undervoltage protection (UVP) voltage thresholds (see *Section 7.5*). Although not specifically required, TI recommends to hold $\overline{\text{RESET}}$ low during power down, thus preventing audible artifacts including pops or clicks by initiating a controlled ramp down sequence of the output voltage. The ramp down sequence will complete once the $\overline{\text{CMUTE}}$ node is discharged.

9.4.2.1 Power Down Ramp Time

During the power down ramp the $\overline{\text{CMUTE}}$ capacitor is discharged by internal circuitry. With use of the recommended 33 nF $\overline{\text{CMUTE}}$ capacitor value, the power-down ramp time is approximately 20 ms.

9.4.3 Device Reset

Asserting $\overline{\text{RESET}}$ low initiates the device ramp down. The output FETs go into a Hi-Z state after the ramp down is complete. Output pull downs are active in both BTL mode and PBTL mode with $\overline{\text{RESET}}$ low.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the $\overline{\text{RESET}}$ input low enables weak pull-down of the half-bridge outputs.

Asserting $\overline{\text{RESET}}$ low removes any fault information to be signaled on the $\overline{\text{FAULT}}$ output, that is, $\overline{\text{FAULT}}$ is forced high. A rising-edge transition on $\overline{\text{RESET}}$ allows the device to resume operation after a fault. To make sure of thermal reliability, the rising edge of $\overline{\text{RESET}}$ must occur no sooner than 4 ms after the falling edge of $\overline{\text{FAULT}}$.

The TPA3223 will enter a low power state once the ramp down sequence is complete.

9.4.4 Device Soft Mute

Asserting $\overline{\text{CMUTE}}$ low initiates the device soft mute function. The soft mute function initiates a ramp down sequence of the outputs, and the output FETs go into a Hi-Z state after the ramp down is complete. All internal circuits are powered while in soft mute state. External control of the soft mute function must provide high impedance output when not engaged (open drain output) to allow the $\overline{\text{CMUTE}}$ node to charge/discharge during device ramp up and ramp down when de-asserting and asserting $\overline{\text{RESET}}$.

9.4.5 Device Protection System

The TPA3223 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, overvoltage, and undervoltage. The TPA3223 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the $\overline{\text{FAULT}}$ pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, that is, the supply voltage has increased. The device will handle errors, as shown in Table 9-4.

Table 9-4. Device Protection

BTL MODE		PBTL MODE	
LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF
A	A+B	A	A+B+C+D
B		B	
C	C+D	C	
D		D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective half-bridge (non-latching, does not assert $\overline{\text{FAULT}}$).

9.4.5.1 Overload and Short Circuit Current Protection

TPA3223 has fast reacting current sensors on all high-side and low-side FETs. To prevent output current from increasing beyond the overcurrent threshold, TPA3223 uses current limiting of the output current for each switching cycle (Cycle By Cycle Current Control, CB3C) in case of excess output current. CB3C prevents premature shutdown due to high output current transients caused by high level music transients and a drop of the real load impedance of the speaker, and allows the output current to be limited to a maximum programmed level. If the maximum output current persists, for example the power stage being overloaded with too low load impedance, then the device will shut down the affected output channel and the affected output is put in a high-impedance (Hi-Z) state until a $\overline{\text{RESET}}$ cycle is initiated. CB3C works individually for each full-bridge output. If an over current event is triggered, then the CB3C performs a state flip of the full-bridged output that is cleared upon beginning of next PWM frame.



Figure 9-14. CB3C Timing Example

9.4.5.2 Signal Clipping and Pulse Injector

A built-in activity detector monitors the PWM activity of the OUT_X pins. TPA3223 is designed to drive unclipped output signals all the way to PVDD and GND rails. In case of audio signal clipping when applying excessive input signal voltage, or in case of CB3C current protection being active, the amplifier feedback loop of the audio channel will respond to this condition with a saturated state, and the output PWM signals will stop unless special circuitry is implemented to handle this situation. To prevent the output PWM signals from stopping in a clipping or CB3C situation, narrow pulses are injected to the gate drive to maintain output activity. The injected narrow pulses are injected at every 4th PWM frame, and thus the effective switching frequency during this state is reduced to 1/4 of the normal switching frequency.

Signal clipping is signaled on the $\overline{\text{OTW\_CLIP}}$ pin and is self clearing when signal level reduces and the device reverts to normal operation. The $\overline{\text{OTW\_CLIP}}$ pulses start at the onset to output clipping, typically at a THD level around 0.01%, resulting in narrow $\overline{\text{OTW\_CLIP}}$ pulses starting with a pulse width of approximately 500 ns.



Figure 9-15. Signal Clipping PWM and Speaker Output Signals

9.4.5.3 DC Speaker Protection

The output DC protection scheme protects a speaker from excess DC current in case one terminal of the speaker is connected to the amplifier while the other is accidentally shorted to the chassis ground. Such a short circuit results in a DC voltage of PVDD/2 across the speaker, which potentially can result in destructive current levels. The output DC protection detects any unbalance of the output and input current of a BTL or PBTL output configuration (current into/out of one half-bridge equals current out of/into the other half-bridge), and in the event of the imbalance exceeding a programmed threshold, the overload counter increments until the maximum value and the affected output channel is shut down. DC Speaker Protection is enabled in both BTL and PBTL mode operation.

9.4.5.4 Pin-to-Pin Short Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage in the case that a power output pin (OUT_X) is shorted to GND_X or PVDD_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup after $\overline{\text{RESET}}$ is pulled high. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT_X to GND_X, the second step tests that there are no shorts from OUT_X to PVDD_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is < 15 ms/µF. While the PPSC detection is in progress, $\overline{\text{FAULT}}$ is kept low. If no shorts are present, then the PPSC detection passes, and $\overline{\text{FAULT}}$ is released. A device reset will start a new PPSC detection. PPSC detection is enabled in both BTL and PBTL output configurations. To ensure not to trip the PPSC detection system, TI recommends not to insert a resistive load to GND_X or PVDD_X.

9.4.5.5 Overtemperature Protection OTW and OTE

TPA3223 has a two-level temperature-protection system that asserts an active-low warning signal ($\overline{\text{OTW\_CLIP}}$) when the device junction temperature exceeds 125°C (typical). If the device junction temperature exceeds 155°C (typical), then the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and $\overline{\text{FAULT}}$ being asserted low. OTE is latched in this case. To clear the OTE latch, $\overline{\text{RESET}}$ must be asserted. Thereafter, the device resumes normal operation.

9.4.5.6 Undervoltage Protection (UVP), Overvoltage Protection (OVP), and Power-on Reset (POR)

The UVP, OVP and POR circuits of the TPA3223 fully protect the device in any power-up/down and brownout situation, and also in overvoltage situation with PVDD not exceeding the values stated in Section 7.1. While powering up, the POR circuit ensures that all circuits are fully operational when the AVDD supply voltage reaches the value stated in *Section 7.5*. Although AVDD is independently monitored, a supply voltage drop below the UVP threshold on AVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state. The device automatically resumes operation when all supply voltages have increased above their UVP threshold. In case of an OVP event, all half-bridge outputs are immediately set in the high-impedance (Hi-Z) state and $\overline{\text{FAULT}}$ is asserted low until PVDD is below the OVP threshold.

9.4.5.7 Fault Handling

If a fault situation occurs while in operation, then the device acts accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and causes all PWM activity of the device to be shut down, and asserts $\overline{\text{FAULT}}$ low. A global fault is a latching fault and clearing $\overline{\text{FAULT}}$ and restarting operation requires resetting the device by toggling $\overline{\text{RESET}}$. De-asserting $\overline{\text{RESET}}$ is never allowed with excessive system temperature, so TI recommends to monitor $\overline{\text{RESET}}$ with a system microcontroller and only release $\overline{\text{RESET}}$ ($\overline{\text{RESET}}$ high) if the $\overline{\text{OTW\_CLIP}}$ signal is cleared (high). A channel fault results in shutdown of the PWM activity of the affected channels.

Note

Asserting $\overline{\text{RESET}}$ low forces the $\overline{\text{FAULT}}$ signal high, independent of faults being present.

Table 9-5. Error Reporting

Fault/Event	Fault/Event Description	Global or Channel	Reporting Method	Latched/Self Clearing	Action needed to Clear	Output FETs
PVDD_X UVP	Voltage Fault	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Increase affected supply voltage	HI-Z
PVDD_X OVP					Decrease affected supply voltage	
AVDD UVP					Increase affected supply voltage	
POR (AVDD UVP)	Power On Reset	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Allow AVDD to rise	HI-Z
OTW	Thermal Warning	Global	$\overline{\text{OTW\_CLIP}}$ pin	Self Clearing	Cool below OTW threshold	Normal operation
OTE	Thermal Shutdown	Global	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
OLP (CB3C>2.1 ms)	OC Shutdown	Channel	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
CB3C	OC Limiting	Channel	None	Self Clearing	Reduce signal level or remove short	Flip state, cycle by cycle at fs/3
Stuck at Fault(1)	No OSC_IO activity in Peripheral Mode	Global	None	Self Clearing	Resume OSC_IO activity	HI-Z

(1) Stuck at Fault occurs when input OSC_IO input signal frequency drops below minimum frequency given in the *Electrical Characteristics* table of this data sheet.

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

TPA3223 can be configured either in stereo BTL, mono BTL or mono PBTL mode depending on output power conditions and system design.

10.2 Typical Applications

10.2.1 Stereo BTL Application



Figure 10-1. Typical Differential (2N) AD-Mode BTL Application

10.2.1.1 Design Requirements

For this design example, use the parameters in Table 10-1.

Table 10-1. Design Requirements, BTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	10 - 42 V
Analog Inputs	IN1_M = ±2.8V (peak, max)
	IN1_P = ±2.8V (peak, max)
	IN2_M = ±2.8V (peak, max)
	IN2_P = ±2.8V (peak, max)
Output Filters	Inductor-Capacitor Low Pass Filter (10 µH + 1 µF)
Speaker Impedance	3.5 - 8 Ω

10.2.1.2 Detailed Design Procedures

A rising-edge transition on $\overline{\text{RESET}}$ input allows the device to execute the startup sequence and start switching.

A toggling $\overline{\text{OTW\_CLIP}}$ signal is indicating that the output is approaching clipping. The signal can be used either to decrease audio volume or to control an intelligent power supply nominally operating at a low rail adjusting to a higher supply rail.

The device inverts the audio signal from input to output.

10.2.1.2.1 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, use X7R in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This is particularly true in the selection of the 1 µF capacitor that is placed on the power supply to each full-bridge. The capacitor must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 75 V is required for use with a 42 V power supply.

10.2.1.2.2 PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. Select these capacitors for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, two 1000 µF capacitors, 75 V supports most applications. Use PVDD capacitors with low ESR type because they are used in a circuit associated with high-speed switching.

10.2.1.2.3 BST capacitors

To make sure of a large enough bootstrap energy storage for the high side gate drive to work correctly with all audio source signals, 33 nF / 50 V X7R BST capacitors are recommended.

10.2.1.2.4 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70 µm) copper is recommended for use with the TPA3223. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin due to lower PCB trace inductance.

10.2.2 Application Curves

Relevant performance plots for TPA3223 in BTL configuration are shown in *Section 7.8*



Figure 10-2. Total Harmonic Distortion + Noise vs Output Power



Figure 10-3. Total Harmonic Distortion+Noise vs Frequency



Figure 10-4. Output Power vs Supply Voltage, AD-mode



Figure 10-5. System Efficiency vs Output Power

10.2.3 Typical Application, Differential (2N), AD-Mode PBTL (Outputs Paralleled after LC filter)

TPA3223 can be configured in mono PBTL mode by paralleling the outputs before the LC filter (see) or after the LC filter. Paralleled outputs after the LC filter can be preferred if a single board design must support both PBTL and BTL, or in the case multiple, smaller paralleled inductors are preferred due to size or cost. Paralleling after the LC filter requires four inductors, one for each OUT_x. This section shows an example of paralleled outputs after the LC filter.



Figure 10-6. Typical Differential (2N) AD-Mode PBTL Application

10.2.3.1 Design Requirements

Refer to *Section 10.2.1* for the Design Requirements.

Table 10-2. Design Requirements, PBTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	10 - 42 V
Analog Inputs	IN1_M = ±2.8 V (peak, max)
	IN1_P = ±2.8 V (peak, max)
	IN2_M = Grounded
	IN2_P = Grounded
Output Filters	Inductor-Capacitor Low Pass Filter (10 µH + 1 µF)
Speaker Impedance	2 - 4 Ω

10.3 Power Supply Recommendations

10.3.1 Power Supplies

The TPA3223 device requires an external power supply for PVDD to power the output stage of the speaker amplifier and the associated circuitry.

An external power supply must be connected to GVDD, AVDD and VDD to power the gate-drive and other internal digital and analog circuit blocks in the device.

The allowable voltage range for both the PVDD and GVDD/AVDD/VDD supplies are listed in *Section 7.3*. Ensure both the PVDD and the GVDD/AVDD/VDD supplies can deliver more current than listed in *Section 7.3*.

10.3.1.1 VDD Supply

An external 5 V power supply needs to be connected to VDD, AVDD and GVDD.

Proper connection, routing, and decoupling techniques are highlighted in the TPA3223 EVM User's Guide (as well as *Section 10.1* and *Section 10.4.2*) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3223 device EVM User's Guide, which followed the same techniques as those shown in *Section 10.1*, may result in reduced performance, errant functionality, or even damage to the TPA3223 device.

10.3.1.2 AVDD and GVDD Supplies

AVDD and GVDD can be supplied through an external 5 V power supply to power internal analog and digital circuits and the gate-drivers for the output H-bridges. Proper connection, routing, and decoupling techniques are highlighted in the TPA3223 device EVM User's Guide (as well as *Section 10.1* and *Section 10.4.2*) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3223 device EVM User's Guide, which followed the same techniques as those shown in *Section 10.1* may result in reduced performance, errant functionality, or even damage to the TPA3223 device.

10.3.1.3 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TPA3223 device EVM User's Guide (as well as *Section 10.1* and *Section 10.4.2*) and must be followed as closely as possible for proper operation and performance. Due to the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TPA3223 device EVM User's Guide. The lack of proper decoupling, like that shown in the EVM User's Guide, can result in voltage spikes which can damage the device, or cause poor audio performance and device shutdown faults.

10.3.1.4 BST Supply

TPA3223 has built-in bootstrap supply for each half bridge gate drive to supply the high side MOSFETs, only requiring a single capacitor per half bridge. The capacitors are connected to each half bridge output, and are charged by the GVDD supply via an internal diode while the PWM outputs are in low state. The high side gate drive is supplied by the voltage across the BST capacitor while the output PWM is high. It is recommended to place the BST capacitors close to the TPA3223 device, and to keep PCB routing traces at minimum length.

10.4 Layout

10.4.1 Layout Guidelines

- Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals.
- Maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible, since the ground pins are the best conductors of heat in the package.
- PCB layout, audio performance and EMI are linked closely together.
- Routing the audio input should be kept short and together with the accompanied audio source ground.
- The small bypass capacitors on the PVDD lines should be placed as close to the PVDD pins as possible.
- A solid local ground area underneath the device is important to minimize ground bounce.
- Orient the passive component so that the narrow end of the passive component is facing the TPA3223 device, unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads.
- Avoid placing other heat producing components or structures near the TPA3223 device.
- Avoid cutting off the flow of heat from the TPA3223 device to the surrounding ground areas with traces or via strings, especially on output side of device.

10.4.2 Layout Examples

10.4.2.1 BTL Application Printed Circuit Board Layout Example



A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces must be GND copper pour (transparent on example image)
B. **Note T1**: PVDD decoupling bulk capacitors must be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces must be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces must be blocking the current path.
C. **Note T2**: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
D. **Note T3**: Heat sink needs to have a good connection to PCB ground.

Figure 10-7. BTL Application Printed Circuit Board - Composite

10.4.2.2 PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board Layout Example



A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces must be GND copper pour (transparent on example image)
B. **Note T1**: PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces must be blocking the current path.
C. **Note T2**: Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
D. **Note T3**: Heat sink needs to have a good connection to PCB ground.

Figure 10-8. PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board - Composite

11 Device and Documentation Support

11.1 Documentation Support

- TPA3223 Evaluation Module User's Guide
- Multi-Device Configuration for TPA32xx Amplifiers

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document

11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

Wi-Fi™ is a trademark of Wi-Fi Alliance.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3223DDVR	ACTIVE	HTSSOP	DDV	44	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	3223	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3223DDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3223DDVR	HTSSOP	DDV	44	2000	350.0	350.0	43.0

DDV 44 PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



PACKAGE OUTLINE

DDV0044D

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. The exposed thermal pad is designed to be attached to an external heatsink.
6. Features may differ or may not be present.



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4218830/A 08/2016

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE :6X

4218830/A 08/2016

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265