

TPA6132A2 25-mW DirectPath™ Stereo Headphone Amplifier With Pop Suppression

1 Features

- Patented DirectPath™ Technology Eliminates Need for DC-Blocking Capacitors
 - Outputs Biased at 0 V
 - Excellent Low Frequency Fidelity
- Active Click and Pop Suppression
- 2.1 mA Typical Supply Current
- Fully Differential or Single-Ended Inputs
 - Built-In Resistors Reduces Component Count
 - Improves System Noise Performance
- Constant Maximum Output Power from 2.3 V to 5.5 V Supply
 - Simplifies Design to Prevent Acoustic Shock
- Improved RF Noise Immunity
- Microsoft™ Windows Vista™ Compliant
- High Power Supply Noise Rejection
 - 100 dB PSRR at 217 Hz
 - 90 dB PSRR at 10 kHz
- Wide Power Supply Range: 2.3 V to 5.5 V
- Gain Settings: –6 dB, 0 dB, 3 dB, and 6 dB
- Short-Circuit and Thermal-Overload Protection
- ±8 kV HBM ESD Protected Outputs
- Small Package Available
 - 16-Pin, 3 mm × 3 mm Thin QFN

2 Applications

- Smart Phones / Cellular Phones
- Notebook Computers
- CD / MP3 Players
- Portable Gaming

3 Description

The TPA6132A2 (sometimes referred to as TPA6132) is a DirectPath™ stereo headphone amplifier that eliminates the need for external dc-blocking output capacitors. Differential stereo inputs and built-in resistors set the device gain, further reducing external component count. Gain is selectable at –6 dB, 0 dB, 3 dB or 6 dB. The amplifier drives 25 mW into 16 Ω speakers from a single 2.3 V supply. The TPA6132A2 (TPA6132) provides a constant maximum output power independent of the supply voltage, thus facilitating the design for prevention of acoustic shock.

The TPA6132A2 features fully differential inputs to reduce system noise pickup between the audio source and the headphone amplifier. The high power supply noise rejection performance and differential architecture provides increased RF noise immunity. For single-ended input signals, connect INL+ and INR+ to ground.

The device has built-in pop suppression circuitry to completely eliminate disturbing pop noise during turn-on and turn-off. The amplifier outputs have short-circuit and thermal-overload protection along with ±8 kV HBM ESD protection, simplifying end equipment compliance to the IEC 61000-4-2 ESD standard.

The TPA6132A2 operates from a single 2.3 V to 5.5 V supply with 2.1 mA of typical supply current. Shutdown mode reduces supply current to less than 1 μA.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|-------------------|
| TPA6132A2 | WQFN (16) | 3.00 mm x 3.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic




Table of Contents

| | | | |
|--|-----------|--|-----------|
| 1 Features | 1 | 7.4 Device Functional Modes..... | 13 |
| 2 Applications | 1 | 8 Application and Implementation | 14 |
| 3 Description | 1 | 8.1 Application Information..... | 14 |
| 4 Revision History | 2 | 8.2 Typical Applications | 14 |
| 5 Pin Configuration and Functions | 3 | 9 Power Supply Recommendations | 17 |
| 6 Specifications | 4 | 9.1 Power Supply and HPVDD Decoupling Capacitors | 17 |
| 6.1 Absolute Maximum Ratings | 4 | 10 Layout | 18 |
| 6.2 ESD Ratings | 4 | 10.1 Layout Guidelines | 18 |
| 6.3 Recommended Operating Conditions..... | 4 | 10.2 Layout Example | 18 |
| 6.4 Thermal Information | 4 | 10.3 GND Connections | 18 |
| 6.5 Electrical Characteristics..... | 5 | 11 Device and Documentation Support | 19 |
| 6.6 Operating Characteristics..... | 5 | 11.1 Receiving Notification of Documentation Updates | 19 |
| 6.7 Typical Characteristics | 6 | 11.2 Community Resources..... | 19 |
| 7 Detailed Description | 10 | 11.3 Trademarks | 19 |
| 7.1 Overview | 10 | 11.4 Electrostatic Discharge Caution..... | 19 |
| 7.2 Functional Block Diagram | 10 | 11.5 Glossary | 19 |
| 7.3 Feature Description..... | 11 | 12 Mechanical, Packaging, and Orderable Information | 19 |


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision A (December 2008) to Revision B | Page |
|---|-------------|
| • Corrected the I/O/P column of the <i>Pin Functions</i> table | 3 |
| • Changed the Input voltage for EN, G0, G1 MAX value From: HVDD + 0.3 To: VDD + 0.3 in the <i>Absolute Maximum Ratings</i> | 4 |
| • Changed Handling Ratings to <i>ESD Ratings</i> and moved the Storage temperature range to the <i>Absolute Maximum Ratings</i> | 4 |

| Changes from Original (December 2008) to Revision A | Page |
|--|-------------|
| • Added <i>Handling Rating</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging</i> sections. | 1 |
| • Added Input voltage: EN, G0, G1 to the <i>Absolute Maximum Ratings</i> table..... | 4 |
| • Added Input voltage: INR+, INR-, INL+, INL- to the Recommended Operating Conditions table..... | 4 |
| • Changed Output impedance in shutdown From: TYP = 50 Ω To: TYP = 20 Ω in the Operating Characteristics table..... | 5 |

5 Pin Configuration and Functions



Pin Functions

| PIN | | I/O/P | DESCRIPTION |
|-------------|-----|-------|--|
| NAME | NO. | | |
| INL- | 1 | I | Inverting left input for differential signals; left input for single-ended signals |
| INL+ | 2 | I | Non-inverting left input for differential signals. Connect to ground for single-ended input applications |
| INR+ | 3 | I | Non-inverting right input for differential signals. Connect to ground for single-ended input applications |
| INR- | 4 | I | Inverting right input for differential signals; right input for single-ended signals |
| OUTR | 5 | O | Right headphone amplifier output. Connect to right terminal of headphone jack |
| G0 | 6 | I | Gain select |
| GAIN0 | | I | |
| G1 | 7 | I | Gain select |
| GAIN1 | | I | |
| HPVSS | 8 | P | Charge pump output and negative power supply for output amplifiers; connect 1 μ F capacitor to GND |
| CPN | 9 | P | Charge pump negative flying cap. Connect to negative side of 1 μ F capacitor between CPP and CPN |
| PGND | 10 | P | Ground |
| CPP | 11 | P | Charge pump positive flying cap. Connect to positive side of 1 μ F capacitor between CPP and CPN |
| HPVDD | 12 | P | Positive power supply for headphone amplifiers. Connect to a 2.2 μ F capacitor. Do not connect to VDD |
| EN | 13 | I | Amplifier enable. Connect to logic low to shutdown; connect to logic high to activate |
| VDD | 14 | P | Positive power supply for TPA6132A2 |
| SGND | 15 | P | Amplifier reference voltage. Connect to ground terminal of headphone jack |
| OUTL | 16 | O | Left headphone amplifier output. Connect to left terminal of headphone jack |
| Thermal Pad | – | | Solder the exposed metal pad on the TPA6132A2RTE QFN package to the landing pad on the PCB. Connect the landing pad to ground or leave it electrically unconnected (floating). |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---|---|---|----------------|------------------|
| Supply voltage | VDD | -0.3 | 6 | V |
| Headphone amplifier supply voltage | HPVDD (do not connect to external supply) | -0.3 | 1.9 | V |
| Input voltage, V_I | INR+, INR-, INL+, INL- | HPVSS -0.3 | HPVDD + 0.3 | V |
| | EN, G0, G1 | -0.3 | VDD + 0.3 | V |
| Output continuous total power dissipation | | See Thermal Information | | |
| Operating free-air temperature range, T_A | | -40 | 85 | $^\circ\text{C}$ |
| Operating junction temperature range, T_J | | -40 | 150 | $^\circ\text{C}$ |
| Storage temperature range, T_{stg} | | -65 | 85 | $^\circ\text{C}$ |

6.2 ESD Ratings

| | | | VALUE | UNIT | |
|--------------------|-------------------------|---|--|------------|------------|
| $V_{\text{(ESD)}}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | OUTL, OTR | ± 8000 | V |
| | | | All Other Pins | ± 2000 | |
| | | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | | ± 1500 |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | MIN | MAX | UNIT |
|-----------------|--|------|----------------|------------------|
| | Supply voltage, VDD | 2.3 | 5.5 | V |
| V_{IH} | High-level input voltage; EN, G0, G1 | 1.3 | | V |
| V_{IL} | Low-level input voltage; EN, G0, G1 | | 0.6 | V |
| V_I | Input voltage; INR+, INR-, INL+, INL- | 0 | HPVDD + 0.3 | V |
| | Voltage applied to Output; OTR, OUTL (when EN = 0 V) | -0.3 | 3.6 | V |
| T_A | Operating free-air temperature | -40 | 85 | $^\circ\text{C}$ |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | RTE | UNIT |
|-------------------------------|--|---------|---------------------------|
| | | 16 PINS | |
| $R_{\theta\text{JA}}$ | Junction-to-ambient thermal resistance | 51.1 | $^\circ\text{C}/\text{W}$ |
| $R_{\theta\text{JC(top)}}$ | Junction-to-case (top) thermal resistance | 53.9 | |
| $R_{\theta\text{JB}}$ | Junction-to-board thermal resistance | 24.3 | |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.9 | |
| Ψ_{JB} | Junction-to-board characterization parameter | 24.3 | |
| $R_{\theta\text{JC(bot)}}$ | Junction-to-case (bottom) thermal resistance | 9.0 | |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|------|-----|-----|---------------|
| Output offset voltage | | -0.5 | | 0.5 | mV |
| Power supply rejection ratio | $V_{DD} = 2.3\text{ V to } 5.5\text{ V}$ | | 100 | | dB |
| High-level output current (EN, G0, G1) | | | | 1 | μA |
| Low-level output current (EN, G0, G1) | | | | 1 | μA |
| Supply Current | $V_{DD} = 2.3\text{ V}$, No load, EN = V_{DD} | | 2.1 | 3.1 | mA |
| | $V_{DD} = 3.6\text{ V}$, No load, EN = V_{DD} | | 2.1 | 3.1 | |
| | $V_{DD} = 5.5\text{ V}$, No load, EN = V_{DD} | | 2.2 | 3.2 | |
| | EN = 0 V, $V_{DD} = 2.3\text{ V to } 5.5\text{ V}$ | | 0.7 | 1.2 | μA |

6.6 Operating Characteristics

 $V_{DD} = 3.6\text{ V}$, $T_A = 25^\circ\text{C}$, $R_L = 16\ \Omega$ (unless otherwise noted)







| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|--|-------|-------|---------------------|
| P_O Output power ⁽¹⁾ (Outputs in phase) | THD = 1%, $f = 1\text{ kHz}$ | | 25 | | mW |
| | THD = 1%, $f = 1\text{ kHz}$, $R_L = 32\ \Omega$ | | 22 | | |
| V_O Output voltage ⁽¹⁾ (Outputs in phase) | THD = 1%, $V_{DD} = 3.6\text{ V}$, $f = 1\text{ kHz}$, $R_L = 100\ \Omega$ | | 1.1 | | V_{RMS} |
| A_V Closed-loop voltage gain (OUT / IN-) | G0 = 0 V, G1 = 0 V, (-6 dB) | -0.45 | -0.5 | -0.55 | V/V |
| | $G0 \geq 1.3\text{ V}$, G1 = 0 V, (0 dB) | -0.95 | -1.0 | -1.05 | |
| | G0 = 0 V, $G1 \geq 1.3\text{ V}$, (3 dB) | -1.36 | -1.41 | -1.46 | |
| | $G0 \geq 1.3\text{ V}$, $G1 \geq 1.3\text{ V}$, (6 dB) | -1.95 | -2.0 | -2.05 | |
| ΔA_V Gain matching | Between Left and Right channels | | 1% | | |
| R_{IN} | Input impedance (per input pin) | G0 = 0 V, G1 = 0 V, (-6 dB) | | 26.4 | k Ω |
| | | $G0 \geq 1.3\text{ V}$, G1 = 0 V, (0 dB) | | 19.8 | |
| | | G0 = 0 V, $G1 \geq 1.3\text{ V}$, (3 dB) | | 16.5 | |
| | | $G0 \geq 1.3\text{ V}$, $G1 \geq 1.3\text{ V}$, (6 dB) | | 13.2 | |
| | Input impedance in shutdown (per input pin) | EN = 0 V | | 10 | |
| V_{CM} Input common-mode voltage range | | -0.5 | | 1.5 | V |
| | Output impedance in shutdown | | 20 | | Ω |
| | Input-to-output attenuation in shutdown | EN = 0 V | 80 | | dB |
| k_{SVR} AC-power supply rejection ratio | 200 mV _{pp} ripple, $f = 217\text{ Hz}$ | | -100 | | dB |
| | 200 mV _{pp} ripple, $f = 10\text{ kHz}$ | | -90 | | |
| THD+N Total harmonic distortion plus noise ⁽²⁾ | $P_O = 20\text{ mW}$, $f = 1\text{ kHz}$ | | 0.02% | | |
| | $P_O = 25\text{ mW}$ into $32\ \Omega$, $V_{DD} = 5.5\text{ V}$, $f = 1\text{ kHz}$ | | 0.01% | | |
| SNR Signal-to-noise ratio | $P_O = 20\text{ mW}$; $G0 \geq 1.3\text{ V}$, G1 = 0 V, ($A_V = 0\text{ dB}$) | | 100 | | dB |
| E_n Noise output voltage | A-weighted | | 5.5 | | μV_{RMS} |
| f_{osc} Charge pump switching frequency | | 1200 | 1275 | 1350 | kHz |
| t_{ON} Start-up time from shutdown | | | 5 | | ms |
| Crosstalk | $P_O = 20\text{ mW}$, $f = 1\text{ kHz}$ | | -80 | | dB |
| Thermal shutdown | Threshold | | 150 | | $^\circ\text{C}$ |
| | Hysteresis | | 20 | | $^\circ\text{C}$ |

(1) Per output channel

(2) A-weighted

6.7 Typical Characteristics

$T_A = 25^\circ\text{C}$, $V_{DD} = 3.6\text{ V}$, Gain = 0 dB, EN = 3.6 V, $C_{HPVDD} = C_{HPVSS} = 2.2\ \mu\text{F}$, $C_{INPUT} = C_{FLYING} = 1\ \mu\text{F}$, Outputs in Phase



Typical Characteristics (continued)




Figure 7. Total Harmonic Distortion + Noise vs Frequency




Figure 8. Total Harmonic Distortion + Noise vs Frequency




Figure 9. Output Power vs Supply Voltage




Figure 10. Output Power vs Supply Voltage




Figure 11. Output Power vs Load Resistance




Figure 12. Output Power vs Load Resistance

Typical Characteristics (continued)




Figure 13. Output Voltage vs Supply Voltage




Figure 14. Supply Voltage Rejection Ratio vs Frequency




Figure 15. Supply Voltage Rejection Ratio vs Frequency




Figure 16. Quiescent Supply Current vs Supply Voltage




Figure 17. Supply Current vs Total Output Power




Figure 18. Supply Current vs Total Output Power

Typical Characteristics (continued)




Figure 19. Crosstalk vs Frequency




Figure 20. Output Spectrum vs Frequency




Figure 21. Startup Waveforms vs Time




Figure 22. Shutdown Waveforms vs Time

7 Detailed Description

7.1 Overview


The TPA6132A2 is a DirectPath™ stereo headphone amplifier that requires no output DC blocking capacitors and is capable of delivering 25m-W/Ch into 16-Ω speakers. The device has built-in pop suppression circuitry to completely eliminate pop noise during turn-on and turn-off. The amplifier outputs have short-circuit and thermal-overload protection.

The TPA6132A2 features fully differential inputs to reduce system noise pickup between the audio source and the headphone amplifier. The high power supply noise rejection performance and differential architecture provides increased RF noise immunity.

Differential stereo inputs and built-in resistors set the device gain, reducing external component count. The TPA6132A2 has four gain settings which are controlled with pins G0 and G1. The combination of these pins set the device to -6-dB, 0-dB, 3-dB or 6-dB gain.

The TPA6132A2 operates from a single 2.3-V to 5.5-V supply with 2.1 mA of typical supply current, as it uses a built-in charge pump to generate a negative voltage supply for the headphone amplifiers. Shutdown mode reduces supply current to less than 1 μA.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Headphone Amplifiers

Single-supply headphone amplifiers typically require dc-blocking capacitors to remove dc bias from their output voltage. The top drawing in [Figure 23](#) illustrates this connection. If dc bias is not removed, large dc current will flow through the headphones which wastes power, clip the output signal, and potentially damage the headphones.

These dc-blocking capacitors are often large in value and size. Headphone speakers have a typical resistance between 16 Ω and 32 Ω. This combination creates a high-pass filter with a cutoff frequency as shown in [Equation 1](#), where R_L is the load impedance, C_O is the dc-block capacitor, and f_c is the cutoff frequency.

$$f_c = \frac{1}{2\pi R_L C_O} \quad (1)$$


For a given high-pass cutoff frequency and load impedance, the required dc-blocking capacitor is found as:

$$C_O = \frac{1}{2\pi f_c R_L} \quad (2)$$

Reducing f_c improves low frequency fidelity and requires a larger dc-blocking capacitor. To achieve a 20 Hz cutoff with 16 Ω headphones, C_O must be at least 500 μF. Large capacitor values require large packages, consuming PCB area, increasing height, and increasing cost of assembly. During start-up or shutdown the dc-blocking capacitor has to be charged or discharged. This causes an audible pop on start-up and power-down. Large dc-blocking capacitors also reduce audio output signal fidelity.

Two different headphone amplifier architectures are available to eliminate the need for dc-blocking capacitors. The Capless amplifier architecture is similar provides a reference voltage to the headphone connector shield pin as shown in the middle drawing of [Figure 23](#). The audio output signals are centered around this reference voltage, which is typically half of the supply voltage to allow symmetrical output voltage swing.

When using a Capless amplifier do not connect the headphone jack shield to any ground reference or large currents will result. This makes Capless amplifiers ineffective for plugging non-headphone accessories into the headphone connector. Capless amplifiers are useful only with floating GND headphones.

Feature Description (continued)

Figure 23. Amplifier Applications

The DirectPath™ amplifier architecture operates from a single supply voltage and uses an internal charge pump to generate a negative supply rail for the headphone amplifier. The output voltages are centered around 0 V and are capable of positive and negative voltage swings as shown in the bottom drawing of [Figure 23](#). DirectPath amplifiers require no output dc-blocking capacitors. The headphone connector shield pin connects to ground and will interface with headphones and non-headphone accessories. The TPA6132A2 is a DirectPath amplifier.

7.3.2 Eliminating Turn-on Pop and Power Supply Sequencing

The TPA6132A2 has excellent noise and turn-on / turn-off pop performance. It uses an integrated click-and-pop suppression circuit to allow fast start-up and shutdown without generating any voltage transients at the output pins. Typical start-up time from shutdown is 5 ms.

DirectPath technology keeps the output dc voltage at 0 V even when the amplifier is powered up. The DirectPath technology together with the active pop-and-click suppression circuit eliminates audible transients during start up and shutdown.

Use input coupling capacitors to ensure inaudible turn-on pop. Activate the TPA6132A2 after all audio sources have been activated and their output voltages have settled. On power-down, deactivate the TPA6132A2 before deactivating the audio input source. The EN pin controls device shutdown: Set to 0.6 V or lower to deactivate the TPA6132A2; set to 1.3 V or higher to activate.

Feature Description (continued)

7.3.3 RF and Power Supply Noise Immunity

The TPA6132A2 employs a new differential amplifier architecture to achieve high power supply noise rejection and RF noise rejection. RF and power supply noise are common in modern electronics. Although RF frequencies are much higher than the 20 kHz audio band, signal modulation often falls in-band. This, in turn, modulates the supply voltage, allowing a coupling path into the audio amplifier. A common example is the 217 Hz GSM frame-rate buzz often heard from an active speaker when a cell phone is placed nearby during a phone call.

The TPA6132A2 has excellent rejection of power supply and RF noise, preventing audio signal degradation.

7.3.4 Constant Maximum Output Power and Acoustic Shock Prevention

Typically the output power increases with increasing supply voltage on an unregulated headphone amplifier. The TPA6132A2 maintains a constant output power independent of the supply voltage. Thus the design for prevention of acoustic shock (hearing damage due to exposure to a loud sound) is simplified since the output power will remain constant, independent of the supply voltage. This feature allows maximizing the audio signal at the lowest supply voltage.

7.4 Device Functional Modes

7.4.1 Gain Control

The TPA6132A2 has four gain settings which are controlled with pins G0 and G1. [Table 1](#) gives an overview of the gain function.

| G0 VOLTAGE | G1 VOLTAGE | AMPLIFIER GAIN |
|------------|------------|----------------|
| ≤ 0.5 V | ≤ 0.5 V | –6 dB |
| ≥ 1.3 V | ≤ 0.5 V | 0 dB |
| ≤ 0.5 V | ≥ 1.3 V | 3 dB |
| ≥ 1.3 V | ≥ 1.3 V | 6 dB |

Table 1. Windows Vista™ Premium Mobile Mode Specifications

| Device Type | Requirement | Windows Premium Mobile Vista Specifications | TPA6132A2 Typical Performance |
|--|-----------------------------------|---|-------------------------------|
| Analog Speaker Line Jack ($R_L = 10\text{ k}\Omega$, FS = 0.707 Vrms) | THD+N | ≤ –65 dB FS [20 Hz, 20 kHz] | –75 dB FS [20 Hz, 20 kHz] |
| | Dynamic Range with Signal Present | ≤ –80 dB FS A-Weight | –100 dB FS A-Weight |
| | Line Output Crosstalk | ≤ –60 dB [20 Hz, 20 kHz] | –90 dB [20 Hz, 20 kHz] |
| Analog Headphone Out Jack ($R_L = 32\Omega$, FS = 0.300 Vrms) | THD+N | ≤ –45 dB FS [20 Hz, 20 kHz] | –65 dB FS [20 Hz, 20 kHz] |
| | Dynamic Range with Signal Present | ≤ –80 dB FS A-Weight | –94 dB FS A-Weight |
| | Headphone Output Crosstalk | ≤ –60 dB [20 Hz, 20 kHz] | –90 dB [20 Hz, 20 kHz] |

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPA6132A2 starts its operation by asserting the EN pin to logic 1. The device enters in shutdown mode when pulling low EN pin. The charge pump generates a negative supply voltage. The charge pump flying capacitor connected between CPP and CPN transfers charge to generate the negative supply voltage. The output voltages are capable of positive and negative voltage swings and are centered close to 0 V, eliminating the need for output capacitors. Input coupling capacitors block any dc bias from the audio source and ensure maximum dynamic range. The device has built-in pop suppression circuitry to completely eliminate pop noise during turn-on, turn-off and enter or exit shutdown mode.

8.2 Typical Applications

8.2.1 Configuration with Differential Input Signals

Figure 24 shows a typical application circuit for the TPA6132A2 with a stereo headphone jack output and differential input signals. Also supports charge pump flying capacitor and power supply decoupling capacitors.




Figure 24. Typical Application Configuration with Differential Input Signals

8.2.1.1 Design Requirements

For this design example, use the parameters shown in Table 2.

Table 2. Design Parameters

| PARAMETERS | VALUES |
|---------------------|----------------|
| Input voltage range | 2.2 V to 5.3 V |
| Output voltage | 1.1- V_{RMS} |
| Current | 2 mA to 3.2 mA |

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Input Coupling Capacitors

Input coupling capacitors block any dc bias from the audio source and ensure maximum dynamic range. Input coupling capacitors also minimize TPA6132A2 turn-on pop to an inaudible level.

The input capacitors are in series with TPA6132A2 internal input resistors, creating a high-pass filter. Equation 3 calculates the high-pass filter corner frequency. The input impedance, R_{IN} , is dependent on device gain. Larger input capacitors decrease the corner frequency. See the Operating Characteristics table for input impedance values.

$$f_C = \frac{1}{2\pi R_{IN} C_{IN}} \tag{3}$$

For a given high-pass cutoff frequency, the minimum input coupling capacitor is found as:

$$C_{IN} = \frac{1}{2\pi f_C R_{IN}} \tag{4}$$



Example: Design for a 20 Hz corner frequency with a TPA6132A2 gain of +6 dB. The Operating Characteristics table gives R_{IN} as 13.2 kΩ. Equation 4 shows the input coupling capacitors must be at least 0.6 μF to achieve a 20 Hz high-pass corner frequency. Choose a 0.68 μF standard value capacitor for each TPA6132A2 input (X5R material or better is required for best performance).

Input capacitors can be removed provided the TPA6132A2 inputs are driven differentially with less than ±1 V and the common-mode voltage is within the input common-mode range of the amplifier. Without input capacitors turn-on pop performance may be degraded and should be evaluated in the system.

8.2.1.2.2 Charge Pump Flying Capacitor and HPVSS Capacitor

The TPA6132A2 uses a built-in charge pump to generate a negative voltage supply for the headphone amplifiers. The charge pump flying capacitor connects between CPP and CPN. It transfers charge to generate the negative supply voltage. The HPVSS capacitor must be at least equal in value to the flying capacitor to allow maximum charge transfer. Use low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance) to maximize charge pump efficiency. Typical values are 1 μF to 2.2 μF for the HPVSS and flying capacitors. Although values down to 0.47 μF can be used, total harmonic distortion (THD) will increase.

8.2.1.3 Application Curves



8.2.2 Configuration with Single-Ended Input Signals

Figure 27 shows a typical application circuit for the TPA6132A2 with a stereo headphone jack output and single-ended input signals. Also supports charge pump flying capacitor and power supply decoupling capacitors.




Figure 27. Typical Application Configuration with Single-Ended Input Signals



8.2.2.1 Design Requirements

Refer to the [Configuration with Differential Input Signals](#) design requirements

8.2.2.2 Detailed Design Procedure

Refer to the [Configuration with Differential Input Signals](#) detailed design procedures.

8.2.2.3 Application Curves



9 Power Supply Recommendations

Connect the supply voltage to the VDD pin and decouple it with an X5R or better capacitor. Connect the HPVDD pin only to a 2.2 μF , X5R or better, capacitor. Do not connect HPVDD to an external voltage supply. Place both capacitors within 5 mm of their associated pins on the TPA6132A2. Ensure that the ground connection of each of the capacitors has a minimum length return path to the device. Failure to properly decouple the TPA6132A2 may degrade audio or EMC performance.

9.1 Power Supply and HPVDD Decoupling Capacitors

The TPA6132A2 DirectPath headphone amplifier requires adequate power supply decoupling to ensure that output noise and total harmonic distortion (THD) remain low. Use good low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance). Place a 2.2 μF capacitor within 5 mm of the VDD pin. Reducing the distance between the decoupling capacitor and VDD minimizes parasitic inductance and resistance, improving TPA6132A2 supply rejection performance. Use 0402 or smaller size capacitors if possible.

For additional supply rejection, connect an additional 10 μF or higher value capacitor between VDD and ground. This will help filter lower frequency power supply noise. The high power supply rejection ratio (PSRR) of the TPA6132A2 makes the 10 μF capacitor unnecessary in most applications.

Connect a 2.2 μF capacitor between HPVDD and ground. This ensures the amplifier internal bias supply remains stable and maximizes headphone amplifier performance.

WARNING

DO NOT connect HPVDD directly to VDD or an external supply voltage. The voltage at HPVDD is generated internally. Connecting HPVDD to an external voltage can damage the device.

10 Layout

10.1 Layout Guidelines

- Solder the exposed metal pad on the TPA6132A2RTE QFN package to the landing pad on the PCB.
- Connect the landing pad to ground or leave it electrically unconnected (floating). *Do not connect the landing pad to VDD or to any other power supply voltage.*
- If the pad is grounded, it must be connected to the same ground as the PGND pin (10).
- See the layout and mechanical drawings at the end of the data sheet for proper sizing.
- Soldering the thermal pad is required for mechanical reliability and enhances thermal conductivity of the package.

WARNING

DO NOT connect the TPA6132A2RTE exposed metal pad to VDD or any other power supply voltage.

10.2 Layout Example




Figure 30. Board Layout Concept

10.3 GND Connections

The SGND pin is an input reference and must be connected to the headphone ground connector pin. This ensures no turn-on pop and minimizes output offset voltage. Do not connect more than ± 0.3 V to SGND.

PGND is a power ground. Connect supply decoupling capacitors for VDD, HPVDD, and HPVSS to PGND.

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

DirectPath, E2E are trademarks of Texas Instruments.
Windows Vista is a trademark of Microsoft Corporation.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPA6132A2RTER | ACTIVE | WQFN | RTE | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | AIWI | Samples |
| TPA6132A2RTET | ACTIVE | WQFN | RTE | 16 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | AIWI | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPA6132A2RTER | WQFN | RTE | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPA6132A2RTET | WQFN | RTE | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPA6132A2RTER | WQFN | RTE | 16 | 3000 | 346.0 | 346.0 | 33.0 |
| TPA6132A2RTET | WQFN | RTE | 16 | 250 | 210.0 | 185.0 | 35.0 |

GENERIC PACKAGE VIEW

RTE 16

WQFN - 0.8 mm max height

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225944/A

MECHANICAL DATA

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



4205254/D 01/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 -  D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206446-2/U 08/15

NOTE: A. All linear dimensions are in millimeters



| SIDE WALL METAL THICKNESS DIM A | |
|---------------------------------|----------|
| OPTION 1 | OPTION 2 |
| 0.1 | 0.2 |



4219117/B 04/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219117/B 04/2022

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTE0016C

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219117/B 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated