





**CSD18502KCS** 

SLPS367C - OCTOBER 2011 - REVISED MARCH 2024

## CSD18502KCS 40V N-Channel NexFET<sup>™</sup> Power MOSFET

## **1** Features

Texas

Ultra-low  $Q_g$  and  $Q_{gd}$  Low thermal resistance

**INSTRUMENTS** 


- Avalanche rated
- Logic level
- Pb free terminal plating
- RoHS compliant •
- Halogen free
- TO-220 plastic package


## 2 Applications

- DC-DC conversion •
- Secondary side synchronous rectifier
- Motor control

### **3 Description**

This 40V, 2.4mΩ, TO-220 NexFET<sup>™</sup> power MOSFET is designed to minimize losses in power conversion applications.





R<sub>DS(on)</sub> vs V<sub>GS</sub>

Product Summary									
T <sub>A</sub> = 25°	c	TYPICAL VA	LUE	UNIT					
V <sub>DS</sub>	Drain-to-Source Voltage	40		V					
Qg	Gate Charge Total (10V)	52		nC					
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	8.4	nC						
B	Drain-to-Source On Resistance	V <sub>GS</sub> = 4.5V	3.3	mΩ					
R <sub>DS(on)</sub>	Diam-10-30010e On Resistance	V <sub>GS</sub> = 10V	2.4	mΩ					
V <sub>GS(th)</sub>	Threshold Voltage	1.8	V						

#### Ordering Information<sup>(1)</sup>


Device	Package	Media	Media Qty		
CSD18502KCS	TO-220 Plastic Package	Tube	50	Tube	

For all available packages, see the orderable addendum at (1) the end of the data sheet.

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
V <sub>DS</sub>	Drain-to-Source Voltage	40	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
ID	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	212	А
	Continuous Drain Current (Silicon limited), $T_c = 100^{\circ}C$	150	
I <sub>DM</sub>	Pulsed Drain Current <sup>(1)</sup>	400	А
PD	Power Dissipation	259	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 175	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D$ = 81A, L = 0.1mH, $R_G$ = 25 $\Omega$	330	mJ

<sup>(1)</sup> Max  $R_{\theta JC}$  = 0.6°C/W, pulse duration ≤100µs, duty cycle ≤1%



**Gate Charge** 





## **Table of Contents**

1 Features1	5.1 Receiving Notification of Documentation Updates7
2 Applications1	5.2 Support Resources
3 Description1	5.3 Trademarks7
4 Specifications	5.4 Electrostatic Discharge Caution7
4.1 Electrical Characteristics	5.5 Glossary7
4.2 Thermal Information3	6 Revision History8
4.3 Typical MOSFET Characteristics4	7 Mechanical, Packaging, and Orderable Information9
5 Device and Documentation Support7	



## **4** Specifications

## **4.1 Electrical Characteristics**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS				
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA	40		V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 32V		1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = 20V		100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.5 1.8	2.1	V
R <sub>DS(on)</sub>	Design to Course On Desigtance	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 100A	3.3	4.3	mΩ
RDS(on)	Drain-to-Source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 100A	2.4	2.9	mΩ
g <sub>fs</sub> Transconductance		V <sub>DS</sub> = 20V, I <sub>D</sub> = 100A	138		S
DYNAM	IC CHARACTERISTICS				
C <sub>iss</sub>	Input Capacitance		3900	4680	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS} = 0V, V_{DS} = 20V, f = 1MHz$	900	1080	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		21	26	pF
R <sub>G</sub>	Series Gate Resistance		1.2	2.4	Ω
Qg	Gate Charge Total (4.5 V)		25	30	nC
Qg	Gate Charge Total (10 V)		52	62	nC
Q <sub>gd</sub>	Gate Charge Gate-to-Drain	V <sub>DS</sub> = 20V, I <sub>D</sub> = 100A	8.4		nC
Q <sub>gs</sub>	Gate Charge Gate-to-Source		10.3		nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>		7.5		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V	52		nC
t <sub>d(on)</sub>	Turn On Delay Time		11		ns
t <sub>r</sub>	Rise Time	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 10V,	7.3		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = 100A, R_G = 0\Omega$	33		ns
t <sub>f</sub>	Fall Time		9.3		ns
DIODE 0	CHARACTERISTICS				
$V_{SD}$	Diode Forward Voltage	I <sub>SD</sub> = 100A, V <sub>GS</sub> = 0V	0.8	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DS</sub> = 20V, I <sub>F</sub> = 100A,	105		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300A/µs	48		ns

### 4.2 Thermal Information


(T<sub>A</sub> = 25°C unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			0.6	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	0/11




## 4.3 Typical MOSFET Characteristics


 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 













## **5 Device and Documentation Support**

#### 5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **5.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 5.3 Trademarks

NexFET<sup>™</sup> is a trademark of Texas Instruments. TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 5.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 5.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



## **6 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (July 2014) to Revision C (March 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1

С	hanges from Revision A (October 2012) to Revision B (July 2014) Pa					
•	Increased the T <sub>C</sub> = 25° continuous drain current to 212A	1				
•	Increased the T <sub>C</sub> = 125° continuous drain current to 150A	1				
•	Increased the pulsed drain current to 400A	1				
•	Increased the max power dissipation to 259W	1				
•	Increased the max operating junction and storage temperature to 175°	1				
•	Updated the pulsed current conditions	1				
•	Updated Figure 4-1 from a normalized R <sub>0JA</sub> to an R <sub>0JC</sub> curve	4				
•	Updated Figure 4-6 to extend to 175°C	4				
•	Updated Figure 4-8 to extend to 175°C	4				
•	Updated the SOA in Figure 4-10	4				
•	Updated Figure 4-12 to extend to 175°C	4				

C	hanges from Revision * (August 2012) to Revision A (October 2012) Pa							
•	Changed the Transconductance TYP value From: 149S To: 138S	3						
•	Changed R <sub>0JA</sub> From: 65°C/W To: 62°C/W	3						



## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD18502KCS	ACTIVE	TO-220	KCS	3	50	RoHS-Exempt & Green	SN	N / A for Pkg Type	-55 to 175	CSD18502KCS	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TEXAS INSTRUMENTS

www.ti.com

25-Sep-2024

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CSD18502KCS	KCS	TO-220	3	50	532	34.1	700	9.6
CSD18502KCS	KCS	TO-220	3	50	532	34.1	700	9.6


# KCS0003B



## **PACKAGE OUTLINE**

## TO-220 - 19.65 mm max height

TO-220



NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC registration TO-220.




# KCS0003B

# **EXAMPLE BOARD LAYOUT**

## TO-220 - 19.65 mm max height

TO-220





### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated