TPS22995H-Q1 5.5-V, 3-A, 19-mΩ On-Resistance Automotive Load Switch

1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to 125°C, T_A
- Input operating voltage range (V_{IN}): 0.8 V–5.5 V
- Bias voltage supply (V_{BIAS}): 1.5 V–5.5 V
- Maximum continuous current: 3 A
- ON-resistance (R_{ON}): 19 mΩ (typ.)
- Adjustable slew rate control through external resistor
- Quick Output Discharge (QOD): 100 Ω (typ.)
- Thermal shutdown
- Humidity resistant pins:
  - 100-kΩ short to GND
  - 100-kΩ short to power
- Smart ON pin pulldown ($R_{PD,ON}$):
- – ON ≥ VIH (I_{ON}): 25 nA (max.)
  - ON ≤ VIL ($R_{PD,ON}$): 500 kΩ (typ.)
- Low power consumption:
  - ON state (I_Q): 10 µA (typ.)
  - OFF state (I_{SD}): 0.1 µA (typ.)

2 Applications

- Infotainment
- Cluster
- ADAS

3 Description

The TPS22995H-Q1 is a single-channel load switch that contains a 19-mΩ N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 3 A.

The switch is controlled by an on and off input (ON), which is capable of interfacing directly with low voltage GPIO signals. The TPS22995H-Q1 has a Quick Output Discharge when switch is turned off, pulling the output voltage down to a known 0-V state. Additionally, the device provides an adjustable rise to limit inrush currents with high capacitive loads.

The pins of the TPS22995H-Q1 are resistant to high humidity conditions, meaning that the device is able to function with a 100-kΩ short from any pin to GND or power. When the timing pin (RT) is affected by high humidity, timing is expected to stay within +/–20%.

The TPS22995H-Q1 is available in a 2.8-mm × 2.9-mm, 0.5-mm pitch, 6-pin SOT package. The device is characterized for operation over the free-air temperature range of –40°C to +125°C.

Package Information

PART NUMBER	PACKAGE(1)	BODY SIZE (NOM)
TPS22995H-Q1	SOT-23 (DDC, 6)	2.80 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Block Diagram



Typical Application Diagram

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (June 2022) to Revision A (December 2022)	Page
• Changed device status from *Advance Information* to *Production Data*	1

5 Pin Configuration and Functions



Figure 5-1. TPS22995H-Q1 DDC Package 6-Pin SOT-23 (Top View)

Table 5-1. Pin Functions

PIN		TYPE[1]	DESCRIPTION
NAME	NO.		
VBIAS	1	P	Device bias supply
VIN	2	P	Switch input
ON	3	O	Enable pin to turn on/off the switch
GND	4	G	Device ground
VOUT	5	P	Switch output
RT	6	I	Slew rate control through a resistor to GND

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{IN}	Input Voltage	–0.3	6	V
V_{BIAS}	Bias Voltage	–0.3	6	V
V_{ON}, V_{RT}	Control Pin Voltage	–0.3	6	V
I_{MAX}	Maximum Current		3	A
T_J	Junction temperature		Internally Limited	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002(1) HBM ESD classification level 1C	±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C5	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input Voltage	0.8		5.5	V
V_{BIAS}	Bias Voltage	1.5		5.5	V
V_{IH}	ON Pin High Voltage Range	0.8		5.5	V
V_{IL}	ON Pin Low Voltage Range	0		0.35	V
T_A	Ambient Temperature	–40		125	°C

6.4 Thermal Information

THERMAL METRIC(1)		TPS22995H-Q1	UNIT
		DDC	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.2	°C/W
Y_{JB}	Junction-to-board characterization parameter	3.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics (VBIAS = 5 V)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
Power Consumption							
$I_{SD,VBIAS}$	VBIAS Shutdown Current	ON = 0V	25°C		0.1		uA
			–40°C to 85°C			0.5	uA
			–40°C to 125°C			2	uA
$I_{Q,VBIAS}$	VBIAS Quiescent Current	ON > V_{IH}	25°C		10		uA
			–40°C to 85°C			20	uA
			–40°C to 125°C			20	uA
$I_{SD,VIN}$	VIN Shutdown Current	ON = 0V	25°C		0.1		uA
			–40°C to 85°C			1	uA
			–40°C to 125°C			4	uA
I_{ON}	ON pin leakage	ON = VBIAS	–40°C to 125°C		0.1		uA
Performance							
R_{ON}	On-Resistance	VIN = 5 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			26	mΩ
			–40°C to 125°C			29	mΩ
		VIN = 3.3 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
		VIN = 1.8 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
		VIN = 1.2 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
		VIN = 0.8 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
$R_{PD,ON}$	Smart Pull Down Resistance	ON < V_{IL}	25°C		500		kΩ
			–40°C to 125°C			1000	kΩ
R_{QOD}	QOD Resistance	ON < V_{IL}	25°C		100		Ω
R_{QOD}			–40°C to 125°C			150	Ω
Protection							
TSD	Thermal Shutdown		-	150	170	190	°C
TSD_{HYS}	Thermal Shutdown Hysteresis		-		20		°C

6.6 Electrical Characteristics (VBIAS = 3.3 V)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
Power Consumption							
$I_{SD,VBIAS}$	VBIAS Shutdown Current	ON = 0 V	25°C		0.1		uA
			–40°C to 85°C			0.5	uA
			–40°C to 125°C			2	uA

6.6 Electrical Characteristics (VBIAS = 3.3 V) (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
$I_{Q,VBIAS}$	VBIAS Quiescent Current	ON > V_{IH}	25°C		8.5		uA
			–40°C to 85°C			20	uA
			–40°C to 125°C			20	uA
$I_{SD,VIN}$	VIN Shutdown Current	ON = 0V	25°C		0.1		uA
			–40°C to 85°C			1	uA
			–40°C to 125°C			4	uA
I_{ON}	ON pin leakage	ON = VBIAS	–40°C to 125°C		0.1		uA
Performance							
R_{ON}	On-Resistance	VIN = 3.3 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			26	mΩ
			–40°C to 125°C			29	mΩ
		VIN = 1.8 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
		VIN = 1.2 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
		VIN = 0.8 V, I_{OUT} = -200 mA	25°C		19		mΩ
			–40°C to 85°C			25	mΩ
			–40°C to 125°C			28	mΩ
$R_{PD,ON}$	Smart Pull Down Resistance	ON < V_{IL}	25°C		500		kΩ
			–40°C to 125°C			1000	kΩ
R_{QOD}	QOD Resistance	ON < V_{IL}	25°C		100		Ω
			–40°C to 125°C			150	Ω
Protection							
TSD	Thermal Shutdown		-	150	170	190	°C
TSD_{HYS}	Thermal Shutdown Hysteresis		-		20		°C

6.7 Electrical Characteristics (VBIAS = 1.5 V)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
Power Consumption							
$I_{SD,VBIAS}$	VBIAS Shutdown Current	ON = 0 V	25°C		0.1		uA
			–40°C to 85°C			0.5	uA
			–40°C to 125°C			2	uA
$I_{Q,VBIAS}$	VBIAS Quiescent Current	ON > V_{IH}	25°C		10		uA
			–40°C to 85°C			20	uA
			–40°C to 125°C			20	uA
$I_{SD,VIN}$	VIN Shutdown Current	ON = 0 V	25°C		0.1		uA
			–40°C to 85°C			1	uA
			–40°C to 125°C			4	uA
I_{ON}	ON pin leakage	ON = VBIAS	-40°C to 125°C		0.1		uA
Performance							

6.7 Electrical Characteristics (VBIAS = 1.5 V) (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
R_{ON}	On-Resistance	VIN = 1.5 V, I_{OUT} = -200 mA	25°C		22		mΩ
			–40°C to 85°C			30	mΩ
			–40°C to 125°C			34	mΩ
		VIN = 1.2 V, I_{OUT} = -200 mA	25°C		22		mΩ
			–40°C to 85°C			30	mΩ
			–40°C to 125°C			34	mΩ
		VIN = 0.8 V, I_{OUT} = -200 mA	25°C		21		mΩ
			–40°C to 85°C			28	mΩ
			–40°C to 125°C			31	mΩ
$R_{PD,ON}$	Smart Pull Down Resistance	ON < V_{IL}	25°C		500		kΩ
			–40°C to 125°C			800	kΩ
R_{QOD}	QOD Resistance	ON < V_{IL}	25°C		100		Ω
			–40°C to 125°C			150	Ω
Protection							
TSD	Thermal Shutdown		-	150	170	190	°C
TSD_{HYS}	Thermal Shutdown Hysteresis		-		20		°C

6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN = 5.5 V						
tON	Turn ON time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		264		us
tRISE	Rise time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		129		us
tD	Delay time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		127		us
tFALL	Fall time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		1100		us
tOFF	Turn OFF time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		60.2		us
VIN = 5 V						
tON	Turn ON time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		294		us
tRISE	Rise time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		166		us
tD	Delay time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		127		us
tFALL	Fall time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		1110		us
tOFF	Turn OFF time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		60.3		us
VIN = 3.3 V						
tON	Turn ON time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		259		us
tRISE	Rise time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		129		us
tD	Delay time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		130		us
tFALL	Fall time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		1120		us
tOFF	Turn OFF time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		62		us
VIN = 1.8 V						
tON	Turn ON time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		224		us
tRISE	Rise time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		89.1		us
tD	Delay time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		135		us
tFALL	Fall time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		1120		us
tOFF	Turn OFF time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		65.2		us

6.8 Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN = 1.2 V						
tON	Turn ON time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		208		us
tRISE	Rise time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		68.6		us
tD	Delay time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		140		us
tFALL	Fall time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		1160		us
tOFF	Turn OFF time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		66.7		us
VIN = 0.8 V						
tON	Turn ON time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		197		us
tRISE	Rise time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		53		us
tD	Delay time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		144		us
tFALL	Fall time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		1190		us
tOFF	Turn OFF time	R_L = 100 Ω, C_L = 10 uF, RT = 1 kΩ		69.5		us

6.9 Typical Characteristics



VIN = VBIAS

Figure 6-1. Quiescent Current vs Bias Voltage



VIN = VBIAS

Figure 6-2. Shutdown Current vs Bias Voltage



VIN = VBIAS

Figure 6-3. On-Resistance vs Bias Voltage



VIN = VBIAS

Figure 6-4. QOD Resistance vs Bias Voltage



VIN = VBIAS

Figure 6-5. Delay Time vs Bias Voltage



VIN = VBIAS

Figure 6-6. Rise Time vs Bias Voltage

7 Parameter Measurement Information



Figure 7-1. TPS22995H-Q1 Timing Parameters

8 Detailed Description

8.1 Overview

The TPS22995H-Q1 is a 5.5-V, 3-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high-current rails, the device implements a low-resistance, 19-mΩ N-channel MOSFET, which reduces the drop-out voltage through the device.

The device has a configurable slew rate, which helps reduce or eliminate power supply droop because of large inrush currents. The slew rate can be configured by connecting a resistor to ground to the RT pin. The TPS22995H-Q1 also integrates a Quick Output Discharge circuit that is activated when the switch is turned off, pulling the output voltage down to a known 0-V state.

TPS22995H-Q1 increases circuit robustness by integrating tolerance to high humidity environments. When the timing pin (RT) is affected by high humidity, timing is expected to stay within +/–20%. Additionally, if the device experiences a 100-kΩ short from any pin to GND or power, the device continues to function.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 ON and OFF Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. When power is first applied to VIN, a Smart Pulldown is used to keep the ON pin from floating until the system sequencing is complete. After the ON pin is deliberately driven high (≥ VIH), the Smart Pulldown is disconnected to prevent unnecessary power loss. See the below table when the ON Pin Smart Pulldown is active.

Table 8-1. On Pin Control

ON Pin Voltage	ON Pin Function
≤ V_{IL}	Pulldown active
≥ V_{IH}	No Pulldown

8.3.2 Quick Output Discharge (QOD)

TPS22995H-Q1 integrates Quick Output Discharge. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 100 Ω and prevents the output from floating while the switch is disabled

8.3.3 Adjustable Slew Rate

A resistor to GND on the RT pin sets the slew rate, and the higher the resistor the lower the slew rate. Rise times are shown below.

Table 8-2. Rise Time vs RT vs V_{IN}

RT Resistor	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.2 V	VIN = 0.8 V
GND	102 µs	79 µs	55 µs	42 µs	33 us
1 kΩ	166 µs	129 µs	89 µs	68 µs	53 us
5 kΩ	790 µs	607 µs	415 µs	318 µs	242 us
10 kΩ	1520 µs	1180 µs	800 µs	613 µs	465 us
Open	4860 µs	3750 µs	2560 µs	1960 µs	1490 us

The following equation can be used to estimate the rise time for different VIN and RT resistors:

$tR = (0.0246\ V_{IN} + 0.0308) \times RT + 3.3219\ V_{IN} + 6.7312$

where

- tR = Rise time in µs.
- V_{IN} = Input voltage in V.
- RT = RT Resistor in Ω.

8.3.4 Thermal Shutdown

When the device temperature reaches 170°C (typical), the device shuts itself off to prevent thermal damage. After the device cools off by about 20°C, it turns back on. If the device is kept in a thermally stressful environment, then the device oscillates between these two states until it can keep its temperature below the thermal shutdown point.

8.4 Device Functional Modes

Table 8-3. Device Functional Modes

ON	Fault Condition	VOUT State
L	N/A	Hi-Z
H	None	V_{IN} through R_{ON}
X	Thermal shutdown	Hi-Z

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The input to output voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} condition of the device. See the R_{ON} specification in the *Electrical Characteristics (VBIAS = 5 V)* table of this data sheet. After the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use the below equation to calculate the input to output voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON} \quad (1)$$

where

- ΔV is the voltage drop from VIN to VOUT.
- I_{LOAD} is the load current.
- R_{ON} is the on-resistance of the device for a specific VIN and VBIAS.
- An appropriate I_{LOAD} must be chosen such that the IMAX specification of the device is not violated.

9.2 Typical Application

This typical application demonstrates how the TPS22995H-Q1 device can be used to limit start-up inrush current.



Figure 9-1. TPS22995H-Q1 Application Schematic

9.2.1 Design Requirements

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{BIAS}	5.0 V
V_{IN}	5.0 V
C_L	47 µF
R_L	None
Maximum acceptable inrush current	200 mA

9.2.2 Detailed Design Procedure

When the switch is enabled, the output capacitors must be charged up from 0 V to V_{IN}. This charge arrives in the form of inrush current. Use the equation below to calculate inrush current.

$$I_{INRUSH} = C_L \times dVOUT/dt \quad (2)$$

where

- CL is the output capacitance.
- dVOUT is the change in VOUT during the ramp up of the output voltage when device is enabled.
- dt is the rise time in VOUT during the ramp up of the output voltage when the device is enabled.

The TPS22995H-Q1 offers an adjustable rise time for VOUT, allowing the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation as shown below.

$$200\ mA = 47uF \times 5\ V/dt \quad (3)$$

where

$$dt = 1175\ us \quad (4)$$

The TPS22995H-Q1 has very fast rise times with RT pin grounded. The typical rise time is 147 µs at V_{BIAS} = 5V, V_{IN} = 5 V, R_L = 100 Ω, and C_L = 0.1 µF. This rise time results in an inrush current of 1.59 A. According to the rise time table, using R_T = 10 kΩ results in a rise time of 1520 us, which limits the inrush current to 154 mA. Alternatively, the rise time equation can be used to determine the resistor need.

9.3 Power Supply Recommendations

The TPS22995H-Q1 device is designed to operate with a VIN range of 0.8 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (CIN) of 1 µF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.

9.4 Layout

9.4.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

9.4.2 Layout Example



Figure 9-2. Layout Example (SOT)

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22995HQDDCRQ1	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	Call TI | SN	Level-1-260C-UNLIM	-40 to 125	995H	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OUTLINE

DDC0006A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214841/E 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.



LAND PATTERN EXAMPLE
EXPLOSED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4214841/E 08/2024

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214841/E 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265