documentation

## 1 Features

- Dual H-Bridge Motor Driver
- Single/Dual Brushed DC
- Stepper
- Solenoids
- 4 to 18 V Operating Supply Voltage Range
- Low ON-resistance: HS + LS = 900m $\Omega$ (Typical, $25^{\circ} \mathrm{C}$ )
- High Output Current per H-Bridge
- 2 A Maximum Driver Current at 12 V and $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$
- Parallel Mode Available Capable of 4A

Maximum Driver Current at 12 V and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

- Device versions:
- DRV8421A (4-wire input): Independent Half Bridge Control
- DRV8421B (2-wire input): Sleep Mode, Fault detect
- Similar LV Stepper Drivers:
- DRV8410: 1.65 to 11 V ( $\left.800 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$
- DRV8411: 1.65 to $11 \mathrm{~V}\left(400 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$
- DRV8411A: 1.65 to $11 \mathrm{~V}\left(400 \mathrm{~m} \Omega \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$
- PWM Control Interface
- Low-Current 3 3 A Sleep Mode (2-wire input version only)
- Thermally-Enhanced Surface Mount Package
- Protection Features
- VM Undervoltage Lockout (UVLO)
- Overcurrent Protection (OCP)
- Thermal Shutdown (TSD)
- Fault Condition Indication Pin (nFAULT) (2-wire input version only)


## 2 Applications

- Household Appliances
- Printers/Scanners
- Refrigerators
- Vacuum Cleaners
- Clothes Dryer
- General Brushed and Stepper Motors


## 3 Description

The DRV8421 provides a dual H -bridge motor driver for home appliances and other mechatronic applications. The device can be used to drive one or two DC motors, a bipolar stepper motor, or other loads. A simple PWM interface allows easy interfacing to controller circuits.

The output block of each H -bridge driver consists of N -channel power MOSFETs configured as full H bridges to drive the motor windings. The DRV8421 is capable of driving a maximum current of 2 A from each output or 4 A in parallel mode (with proper heat sinking, at 12 V and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ).
The device contains two versions having a 4-wire input (DRV8421A) or a 2-wire input (DRV8421B). The 2-wire input version (DRV8421B) contains features like enable and fault detection, while the 4-wire input version (DRV8421A) can drive four half bridges based on signals to four input terminals. A low-power sleep mode is also provided for the 2 -wire input version. It shuts down internal circuitry to achieve very-low quiescent current draw. This sleep mode can be set by pulling the enable pin low.
Internal protection functions are provided for UVLO, OCP, short-circuit protection, and overtemperature. Fault conditions are indicated by a nFAULT pin in the DRV8421B, the 2-wire input device.

Device Information ${ }^{(1)}$

| PART NUMBER | PACKAGE | PACKAGE SIZE ${ }^{(2)}$ |
| :--- | :--- | :--- |
| DRV8421ADGQ | HVSSOP (10) | $3.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ |
| DRV8214BDGQ | HVSSOP (10) | $3.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ |
| DRV8421ADFU | SSOP (10) | $3.90 \mathrm{~mm} \times 4.90 \mathrm{~mm}$ |
| DRV8421BDFU | SSOP (10) | $3.90 \mathrm{~mm} \times 4.90 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.
(2) The package size (length $\times$ width) is a nominal value and includes pins, where applicable


Simplified Schematic

## Table of Contents

1 Features. .....
2 Applications ..... 1
3 Description ..... 1
4 Device Comparison ..... 3
5 Pin Configuration and Functions ..... 4
6 Specifications ..... 6
6.1 Absolute Maximum Ratings ..... 6
6.2 ESD Ratings Comm .....  6
6.3 Recommended Operating Conditions. ..... 6
6.4 Thermal Information ..... 6
6.5 Electrical Characteristics ..... 7
6.6 Timing Requirements ..... 8
6.7 Typical Characteristics ..... 8
7 Detailed Description ..... 9
7.2 Functional Block Diagrams. ..... 10
7.3 Feature Description. ..... 12
7.4 Device Functional Modes ..... 17
8 Application and Implementation. ..... 18
8.1 Application Information ..... 18
8.2 Typical Application ..... 18
8.3 Power Supply Recommendations. ..... 20
8.4 Layout ..... 21
9 Device and Documentation Support ..... 23
9.1 Community Resources. ..... 23
9.2 Trademarks. ..... 23
10 Revision History ..... 23
11 Mechanical, Packaging, and Orderable Information ..... 23
7.1 Overview ..... 9

## 4 Device Comparison

Table 4-1. Device Comparison Table

| Part Number | Package | Supply VM <br> (V) | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ( $\mathrm{m} \Omega$ ) | Overcurrent Protection (OCP) Limit <br> (A) | Current <br> Regulation | Current Sense | Package Size |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRV8421 | HVSSOP (10) | 4 to 18 | 900 | 2 | No | No | $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ |
|  | SSOP (10) | 4 to 18 | 900 | 2 | No | No | $3.9 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ |
| DRV8848 | HTSSOP (16) | 4 to 18 | 900 | 2 | Yes | External Shunt Resistor | $5.0 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ |
| DRV8410 | HTSSOP (16) | 1.65 to 11 | 800 | 2.5 | Yes | External Shunt Resistor | $5.0 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ |
|  | WQFN (16) | 1.65 to 11 | 800 | 2.5 | Yes | External Shunt Resistor | $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ |
|  | Thin-SOT (16) | 1.65 to 11 | 800 | 2.5 | Yes | External Shunt Resistor | $4.2 \mathrm{~mm} \times 2.0 \mathrm{~mm}$ |
| DRV8411 | HTSSOP (16) | 1.65 to 11 | 400 | 4 | Yes | External Shunt Resistor | $5.0 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ |
|  | WQFN (16) | 1.65 to 11 | 400 | 4 | Yes | External Shunt Resistor | $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ |
|  | Thin-SOT (16) | 1.65 to 11 | 400 | 4 | Yes | External Shunt Resistor | $4.2 \mathrm{~mm} \times 2.0 \mathrm{~mm}$ |
| DRV8411A | HTSSOP (16) | 1.65 to 11 | 400 | 4 | Yes | Current Mirror (IPROPI) | $5.0 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ |
|  | WQFN (16) | 1.65 to 11 | 400 | 4 | Yes | Current Mirror (IPROPI) | $3.0 \mathrm{~mm} \times 3.0 \mathrm{~mm}$ |
|  | Thin-SOT (16) | 1.65 to 11 | 400 | 4 | Yes | Current Mirror (IPROPI) | $4.2 \mathrm{~mm} \times 2.0 \mathrm{~mm}$ |

## 5 Pin Configuration and Functions



Figure 5-1. DRV8421A PWP Package 10-Pin HVSSOP Top View

Figure 5-2. DRV8421A 10-Pin SSOP Top View


Figure 5-4. DRV8421B 10-Pin SSOP Top View

Table 5-1. Pin Functions

| PIN |  |  | TYPE ${ }^{(1)}$ | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | NO. |  |  |  |  |
| NAME | $\begin{gathered} \text { 4-wire } \\ \text { input } \\ (8421 A) \end{gathered}$ | $\begin{gathered} \text { 2-wire } \\ \text { input } \\ \text { (8421B) } \end{gathered}$ |  |  |  |
| IN1 | 2 | 3 | I | Input 1 | Controls OUT1 |
| IN2 | 3 | 4 | 1 | Input 2 | Controls OUT2 |
| IN3 | 4 | - | 1 | Input 3 | Controls OUT3 |
| IN4 | 5 | - | 1 | Input 4 | Controls OUT4 |
| EN | - | 2 | 1 | Enable Pin | Enable or sleep mode input. Device enables with pin pulled high; sleep mode activated with pin pulled low for time more than tsleep |
| nFAULT | - | 5 | OD | Fault Indication Pin | Pulled logic low with fault condition; open-drain output requires external pullup |

Table 5-1. Pin Functions (continued)

| PIN |  |  | TYPE ${ }^{(1)}$ | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |  |  |
|  | $\begin{aligned} & \text { 4-wire } \\ & \text { input } \\ & \text { (8421A) } \end{aligned}$ | $\begin{gathered} \text { 2-wire } \\ \text { input } \\ \text { (8421B) } \end{gathered}$ |  |  |  |
| OUT1 | 10 | 10 | 0 | Output 1 | Controls OUT1; internal pulldown |
| OUT2 | 9 | 9 | 0 | Output 2 | Controls OUT2; internal pulldown |
| OUT3 | 8 | 8 | 0 | Output 3 | Controls OUT3; internal pulldown |
| OUT4 | 7 | 7 | 0 | Output 4 | Controls OUT4; internal pulldown |
| GND | 6 | 6 | PWR | Device ground | GND pin to be connected to ground |
| VM | 1 | 1 | PWR | Power supply | Connect to motor power supply; bypass to GND with a 0.1 and $10 \mu \mathrm{~F}$ (minimum) ceramic capacitor rated for VM |

(1) I = Input, O = Output, PWR = Power

Table 5-2. External Components

| COMPONENT | PIN 1 | PIN 2 | RECOMMENDED |
| :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{VM}}$ | VM | GND | $10 \mu \mathrm{~F}$ (minimum) ceramic capacitor rated for VM |
| $\mathrm{C}_{\mathrm{VM}}$ | VM | GND | $0.1 \mu \mathrm{~F}$ ceramic capacitor rated for VM |
| $\mathrm{R}_{\text {nFAULT }}$ | $\mathrm{VCC}^{(1)}$ | nFAULT | $>1 \mathrm{k} \Omega$ |

(1) VCC is not a pin on the DRV8421, but a VCC supply voltage pullup is required for open-drain output nFAULT

DRV8421

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range referenced with respect to GND (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
|  | UNIT |  |  |
|  | Power supply voltage (VM) | -0.3 | 20 |
|  | Power supply voltage ramp rate (VM) | 0 | 2 |
|  | Control pin voltage (IN1, IN2, IN3, IN4, EN, nFAULT) | -0.3 | 7 |
|  | Continuous phase node pin voltage (OUT1, OUT2, OUT3, OUT4) | -0.3 | $\mathrm{~V}_{\mathrm{VM}}+0.6$ |
|  | Peak drive current (OUT1, OUT2, OUT3, OUT4) | V |  |
|  | Internally limited | A |  |
| $\mathrm{T}_{\mathrm{J}}$ | Operating junction temperature | -40 | 150 |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature | -65 | 150 |
| ${ }^{\circ} \mathrm{C}$ |  |  |  |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings Comm

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ${ }^{(1)}$ | $\pm 4000$ |  |
| $V_{\text {(ESD) }}$ | discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ${ }^{(2)}$ | $\pm 1500$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

|  |  | MIN | TYP |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{VM}}$ | Power supply voltage range ${ }^{(1)}$ | 4 | MAX |
| $\mathrm{f}_{\text {PWM }}$ | Applied INPUT Signal | 0 | 18 |
| Irms | Motor rms current per H-bridge ${ }^{(2)}$ | $\mathbf{V}$ |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature | 0 | kHz |

(1) Note that $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ increases and maximum output current is reduced at VM supply voltages below 5 V .
(2) Power dissipation and thermal limits must be observed.

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | DRV8421 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { DFU (SSOP) } \\ \hline 10 \text { PINS } \end{gathered}$ | $\begin{gathered} \hline \text { DGQ (HVSSOP) } \\ \hline 10 \text { PINS } \end{gathered}$ |  |
|  |  |  |  |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 105.6 | 62.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 53.5 | 80.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 53.7 | 28.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 9.2 | 6.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board characterization parameter | 53.0 | 28.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) thermal resistance | N/A | 7.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, over recommended operating conditions unless otherwise noted

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES (VM) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{VM}}$ | VM operating voltage |  | 4 |  | 18 | V |
| $\mathrm{I}_{\mathrm{VM}}$ | VM operating supply current | $\mathrm{V}_{\mathrm{VM}}=12 \mathrm{~V}$, excluding winding current | 1.2 | 1.35 | 1.5 | mA |
| $\mathrm{I}_{\mathrm{VMQ}}$ | VM sleep mode supply current (2-wire input only) | $\mathrm{V}_{\mathrm{VM}}=12 \mathrm{~V}, \mathrm{EN}=0$ (2-wire input only) | 0.5 | 1.2 | 3 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {SLEEP }}$ | Sleep time (2-wire input only) | EN = 1 to sleep mode (2-wire input only) |  |  | 1 | ms |
| $t_{\text {WAKE }}$ | Wake time (2-wire input only) | EN $=0$ to output transition (2-wire input only) |  |  | 1 | ms |
| $\mathrm{t}_{\mathrm{ON}}$ | Power-on time | $\mathrm{V}_{\mathrm{VM}}>\mathrm{V}_{\text {UVLO }}$ rising to output transition |  |  | 1 | ms |
| LOGIC-LEVEL INPUTS (IN1, IN2, IN3, IN4, EN) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input logic low voltage |  | 0 |  | 0.7 | V |
| $\mathrm{V}_{\text {IH }}$ | Input logic high voltage |  | 1.6 |  | 5.5 | V |
| $\mathrm{V}_{\text {HYS }}$ | Input logic hysteresis |  | 100 |  |  | mV |
| $\mathrm{I}_{\text {IL }}$ | Input logic low current | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| IIH | Input logic high current | $\mathrm{V}_{1}=5 \mathrm{~V}$ | 1 |  | 30 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PD}}$ | Pulldown resistance (2-wire input version) | IN1 |  | 200 |  | $k \Omega$ |
|  |  | IN2 |  | 170 |  | k $\Omega$ |
| $\mathrm{R}_{\text {PD }}$ | Pulldown resistance (4-wire input version) | IN1/IN2 |  | 200 |  | $k \Omega$ |
|  |  | IN3/IN4 |  | 170 |  | $k \Omega$ |
| $\mathrm{R}_{\mathrm{PD}}$ | Pulldown resistance | EN (2-wire input only) |  | 500 |  | $k \Omega$ |
| $t_{\text {DEG }}$ | Input deglitch time | INx |  | 200 |  | ns |
| $\mathrm{t}_{\text {PROP }}$ | Propagation delay | INx edge to output change |  | 400 |  | ns |

CONTROL OUTPUTS (NFAULT)

| $\mathrm{V}_{\mathrm{OL}}$ | Output logic low voltage | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}$ | 0.5 | V |
| :--- | :--- | :--- | ---: | :---: |
| $\mathrm{I}_{\mathrm{OH}}$ | Output logic high leakage | $\mathrm{V}_{\mathrm{O}}=3.3 \mathrm{~V}$ | -1 | 1 |

MOTOR DRIVER OUTPUTS (OUT1, OUT2, OUT3, OUT4)

| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\mathrm{VM}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 550 |  | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\mathrm{VM}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=85^{\circ} \mathrm{C}^{(1)}$ | 660 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Low-side FET on resistance | $\mathrm{V}_{\mathrm{VM}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 350 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Low-side FET on resistance | $\mathrm{V}_{\mathrm{VM}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{~T}_{J}=85^{\circ} \mathrm{C}{ }^{(1)}$ | 420 |  | $\mathrm{m} \Omega$ |
| loff | Off-state leakage current | $\mathrm{V}_{\mathrm{VM}}=5 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ (2-wire input only) | -1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {RISE }}$ | Output rise time |  | 60 |  | ns |
| $\mathrm{t}_{\text {FALL }}$ | Output fall time |  | 60 |  | ns |
| $\mathrm{t}_{\text {DEAD }}$ | Output dead time | Internal dead time | 200 |  | ns |
| PROTECTION CIRCUITS |  |  |  |  |  |
| V UVLo | VM undervoltage lockout | $\mathrm{V}_{\mathrm{VM}}$ falling; UVLO report |  | 2.9 | V |
|  |  | $\mathrm{V}_{\mathrm{VM}}$ rising; UVLO recovery |  | 3 | V |
| IOCP | Overcurrent protection trip level |  | 2 |  | A |
| $\mathrm{t}_{\text {DEG }}$ | Overcurrent deglitch time |  | 2.8 |  | $\mu \mathrm{s}$ |
| tocP | Overcurrent protection period |  | 1.6 |  | ms |
| $\mathrm{T}_{\text {TSD }}{ }^{(1)}$ | Thermal shutdown temperature | Die temperature $\mathrm{T}_{J}$ | 150160 | 180 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{HYS}}{ }^{(1)}$ | Thermal shutdown hysteresis | Die temperature $\mathrm{T}_{\mathrm{J}}$ | 35 |  | ${ }^{\circ} \mathrm{C}$ |

(1) Not tested in production; limits are based on characterization data

### 6.6 Timing Requirements

| NO. |  |  | MIN | MAX |
| :--- | :--- | :--- | ---: | :---: |
| UNIT |  |  |  |  |
| 1 | $\mathrm{t}_{1}$ | Delay time, xIN1 to xOUT1 | 100 | 600 |
| 2 | $\mathrm{t}_{2}$ | Delay time, xIN2 to xOUT1 | 100 | 600 |
| 3 | $\mathrm{t}_{3}$ | Delay time, xIN1 to xOUT2 | ns |  |
| 4 | $\mathrm{t}_{4}$ | Delay time, $x$ xIN2 to xOUT2 | 100 | 600 |
| 5 | $\mathrm{t}_{\mathrm{R}}$ | Output rise time | ns |  |
| 6 | $\mathrm{t}_{\mathrm{F}}$ | Output fall time | 100 | 600 |

### 6.7 Typical Characteristics



Figure 6-1. $\mathrm{IVM}_{\mathrm{V}}$ vs $\mathbf{V}_{\mathbf{V M}}$


Figure 6-3. $\mathrm{R}_{\mathrm{DSON}}$ vs $\mathrm{V}_{\mathrm{VM}}$


Figure 6-2. $\mathrm{I}_{\mathrm{VMQ}}$ vs $\mathrm{V}_{\mathrm{Vm}}$


Figure 6-4. $\mathbf{R}_{\text {Dson }}$ vs Temperature

## 7 Detailed Description

### 7.1 Overview

The DRV8421 is an integrated stepper motor driver solution for two DC motors or a bipolar stepper motor. The device integrates two H -bridges that use NMOS drivers. It can be powered with a supply range between 4 to 18 V and is capable of driving a maximum of 2 A driver current ( 4 A in parallel mode operation).
A simple PWM interface allows easy interfacing to the controller circuit.
Two versions exist in the device, namely, DRV8421A, a 4 -wire input device, and DRV8421B, a 2 -wire input device. The DRV8421A allows control of four half bridges using four inputs while the DRV8421B has two inputs to control four half bridges. The DRV8421B consists of additional features like the low-power sleep mode to save power when not driving the motor and fault detection using the nFAULT pin.

### 7.2 Functional Block Diagrams



Figure 7-1. DRV8421A: 4-wire input


Figure 7-2. DRV8421B: 2-wire input

### 7.3 Feature Description

### 7.3.1 PWM Motor Drivers

DRV8421 contains two identical H-bridge motor drivers with current-control PWM circuitry. Figure 7-3 shows a block diagram of the circuitry for DRV8421.


Figure 7-3. PWM Motor Driver Circuitry

### 7.3.2 Truth Tables

DRV8421A: 4-wire input version shows the logic for the inputs IN1, IN2, IN3, and IN4. DRV8421B: 2-wire input version shows the logic for the inputs IN1 and IN2.

Table 7-1. DRV8421A: 4-wire input version

| Inputs |  |  |  | Outputs |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN1 | IN2 | IN3 | IN4 | OUT1 | OUT2 | OUT3 | OUT4 |  |  |
| 0 | 0 | 0 | 0 | Off | Off | Off | Off | Standby | Hi-Z) |
| 0 | 0 | - |  | Off | Off | - |  | Channel 1 | $\begin{aligned} & \text { Standby } \\ & (\mathrm{Hi}-\mathrm{Z}) \end{aligned}$ |
| 1 | 0 |  |  | 1 | 0 |  |  | Forward |
| 0 | 1 |  |  | 0 | 1 |  |  | Reverse |
| 1 | 1 |  |  | 0 | 0 |  |  | Brake |
| - |  | 0 | 0 | - |  | Off | Off |  | Channel 2 | Standby $(\mathrm{Hi}-\mathrm{Z})$ |
|  |  | 1 | 0 |  |  | 1 | 0 |  |  | Forward |
|  |  | 0 | 1 |  |  | 0 | 1 |  |  | Reverse |
|  |  | 1 | 1 |  |  | 0 | 0 | Brake |  |



Figure 7-4. Full-Step Mode


Figure 7-5. Half-Step Mode
Table 7-2. DRV8421B: 2-wire input version

| Inputs |  |  | Outputs |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN | IN1 | IN2 | OUT1 | OUT2 | OUT3 | OUT4 |  |  |
| L | X | X | Off | Off | Off | Off | Standby/Low Power Sleep Mode |  |
| H | L | - | H | L | - |  | Channel 1 | Forward |
|  | H |  | L | H |  |  | Reverse |
|  | - | L | - |  | H | L |  | Channel 2 | Forward |
|  |  | H |  |  | L | H | Reverse |  |



Figure 7-6. Full-Step Mode

### 7.3.3 Parallel Operation

The two drivers can be used in parallel to deliver twice the current to a single motor. To enter parallel mode in DRV8421A, the 4-wire input version, the following actions must be taken (refer to Figure 7-7):

1. IN1 and IN3 must be tied together
2. IN2 and IN4 must be tied together
3. OUT1 and OUT3 must be tied together
4. OUT2 and OUT4 must be tied together

To exit parallel mode, all inputs must be made independent and the device must be powered-up.
Table 7-3. Parallel Mode Operation: DRV8421A (4-wire input)

| Inputs |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function |  |  |  |  |  |  |  |  |
|  | IN2 | IN3 | IN4 | OUT1 | OUT2 | OUT3 | OUT4 |  |
| 0 | 0 | 0 | 0 | Off | Off | Off | Off | Standby (Hi-Z) |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Forward |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | Reverse |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Brake |



Figure 7-7. Parallel Mode Operation: DRV8421A

For the DRV8421B, the 2-wire input version, parallel mode operation can be achieved by taking the following steps (refer to Figure 7-8):

1. IN1 and IN2 must be tied together
2. OUT1 and OUT3 must be tied together
3. OUT2 and OUT4 must be tied together

To exit parallel mode, all inputs must be made independent and the device must be powered-up.
Table 7-4. Parallel Mode Operation: DRV8421B (2-wire input)

| Inputs |  |  | Outputs |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | IN1 | IN2 | OUT1 | OUT2 | OUT3 | OUT4 |  |  |
|  | X | X | Off | Off | Off | Off | Standby/Low <br> Power Sleep <br> Mode |  |

## Note

Providing $50 \%$ duty cycle to IN1/IN2 tied together will stop the motor in DRV8421B Parallel Mode. To move forward, provide a duty cycle lower than $50 \%$. To move reverse, provide a duty cycle higher than 50\%.


Figure 7-8. Parallel Mode Operation: DRV8421B

### 7.3.4 Protection Circuits

The DRV8421 is fully protected against undervoltage, overcurrent, and overtemperature events.

### 7.3.4.1 OCP

An analog current limit circuit on each FET limits the current through the FET by limiting the gate drive. If this analog current limit persists for longer than the OCP deglitch time $t_{\text {OCP }}$, all FETs in the H-bridge are disabled. In addition, in DRV8421B, the nFAULT pin is driven low. The device remains disabled until the retry time $t_{\text {RETRY }}$ occurs. The OCP is independent for each H-bridge.

Overcurrent conditions are detected independently on both high-side and low-side devices; that is, a short to ground, supply, or across the motor winding all result in an OCP event.

### 7.3.4.2 TSD

If the die temperature exceeds safe limits $T_{\text {TSD }}$, all FETs in the H-bridge are disabled. In addition, in DRV8421B, the nFAULT pin is driven low. After the die temperature has fallen to a safe level, operation automatically resumes. The nFAULT pin in DRV8421B is released after operation has resumed.

### 7.3.4.3 UVLO

If at any time the voltage on the VM pin falls below the UVLO falling threshold voltage, $\mathrm{V}_{\text {UVLO }}$, all circuitry in the device is disabled, and all internal logic is reset. Operation resumes when $\mathrm{V}_{\mathrm{VM}}$ rises above the UVLO rising threshold. In DRV8421B, the nFAULT pin is driven low during an undervoltage condition and is released after operation has resumed.

Table 7-5. Fault Handling

| FAULT | ERROR REPORT | H-BRIDGE | INTERNAL CIRCUITS | RECOVERY |
| :---: | :---: | :---: | :---: | :---: |
| VM undervoltage (UVLO) | nFAULT unlatched <br> (DRV8421B only) | Disabled | Shut down | System and fault clears on recovery |
| Overcurrent (OCP) | nFAULT unlatched <br> (DRV8421B only) | Disabled | Operating | System and fault clears on recovery and <br> motor is driven after time, t |
| ThetRY |  |  |  |  |

### 7.4 Device Functional Modes

The DRV8421A is active until power is switched off. The DRV8421B is active until power is switched off or unless the EN pin is brought logic low which forces the device into sleep mode. In sleep mode, the H-bridge FETs are disabled Hi-Z. Note that $\mathrm{t}_{\text {SLEEP }}$ must elapse EN pin before the device goes to sleep mode. The DRV8421B is brought out of sleep mode automatically if EN pin is brought logic high. Note that twake must elapse before the output change state after wake-up.

When $\mathrm{V}_{\mathrm{VM}}$ falls below the VM UVLO threshold ( $\mathrm{V}_{\text {UVLO }}$ ), the output driver and internal logic are reset.
Table 7-6. Functional Modes

| MODE | CONDITION | H-BRIDGE | VINT |
| :---: | :---: | :---: | :---: |
| Operating | $4 \mathrm{~V}<\mathrm{V}_{\mathrm{VM}}<18 \mathrm{~V}$ <br> nSLEEP pin $=1$ | Operating | Operating |
| Sleep | $4 \mathrm{~V}<\mathrm{V}_{\mathrm{VM}}<18 \mathrm{~V}$ <br> EN pin $=0$ | Disabled | Disabled |
| Fault | Any fault condition met | Disabled | Depends on fault |

## 8 Application and Implementation

## Note

Information in the following applications sections is not part of the TI component specification, and Tl does not warrant its accuracy or completeness. Tl's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV8421 is used in stepper or brushed DC motor control.

### 8.2 Typical Application

The user can configure the DRV8421 with the following design procedure.


Figure 8-1. Typical Application Schematic: 4-wire input version


Figure 8-2. Typical Application Schematic: 2-wire input version

### 8.2.1 Design Requirements

Table 8-1 gives design input parameters for system design.
Table 8-1. Design Parameters

| DESIGN PARAMETER | REFERENCE | EXAMPLE VALUE |
| :--- | :---: | :---: |
| Nominal supply voltage | $\mathrm{V}_{\mathrm{VM}}$ | 12 V |
| Supply voltage range |  | 4 to 18 V |
| Motor winding resistance | $\mathrm{R}_{\mathrm{L}}$ | $3 \Omega /$ phase |
| Motor winding inductance | $\mathrm{L}_{\mathrm{L}}$ | $330 \mu \mathrm{H} /$ phase |

SLVSHA4 - JUNE 2024

### 8.2.2 Application Curves



Figure 8-3. Stepper Mode Operation

### 8.3 Power Supply Recommendations

The DRV8421 is designed to operate from an input voltage supply ( $\mathrm{V}_{\mathrm{Vm}}$ ) range between 4 and 18 V . Place a $0.1 \mu \mathrm{~F}$ ceramic capacitor rated for VM as close to the DRV8421 as possible. In addition, the user must include a bulk capacitor of at least $10 \mu \mathrm{~F}$ on VM.

### 8.3.1 Bulk Capacitance Sizing

Bulk capacitance sizing is an important factor in motor drive system design. It depends on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor startup current
- Motor braking method

The inductance between the power supply and motor drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. Size the bulk capacitance to meet acceptable voltage ripple levels.
The data sheet provides a recommended minimum value, but system-level testing is required to determine the appropriate-sized bulk capacitor.


Figure 8-4. Setup of Motor Drive System With External Power Supply

### 8.4 Layout

### 8.4.1 Layout Guidelines

Bypass the VM terminal to GND using a low-ESR ceramic bypass capacitor with a recommended value of 10 $\mu \mathrm{F}$ rated for VM . Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

### 8.4.2 Layout Example



Figure 8-5. Layout Recommendation: DRV8421A


Figure 8-6. Layout Recommendation: DRV8421B

## 9 Device and Documentation Support

### 9.1 Community Resources

### 9.2 Trademarks

All trademarks are the property of their respective owners.

## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE | REVISION | NOTES |
| :---: | :---: | :---: |
| June 2024 | $*$ | Initial Release |

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRV8421BDGQR | ACTIVE | HVSSOP | DGQ | 10 | 2500 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | 8421B | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

