







ESD652-Q1 SLVSHQ4 - FEBRUARY 2024

ESD652-Q1 Automotive 18V Bi-Directional ESD Protection in SOT-23 for In-Vehicle Networks

1 Features

- IEC 61000-4-5 surge protection:
 - 5.5A (8/20µs)
- IEC 61000-4-2 ESD protection:
 - ±30kV contact discharge
 - ±30kV air gap discharge
- 18V working voltage
- I/O Capacitance:
 - 4pF (typical)
- · Bidirectional polarity to support positive and negative voltage swings
- 2 channel device provides complete ESD protection with single component
- Temperature range: -55°C to +150°C
- Small, leaded SOT-23 allows low cost automatic optical inspection (AOI)
- AEC-Q101 qualified

2 Applications

- Automotive in-vehicle networks:
 - Automotive hybrid and electric powertrain systems
 - Energy storage systems
 - Automotive battery management systems

3 Description

The ESD652-Q1 is a bidirectional ESD protection diode for battery management systems and other automotive applications. The ESD652-Q1 is rated to dissipate ESD strikes beyond the maximum level specified in the IEC 61000-4-2 international standard (±30kV Contact, ±30kV Air-gap). The device can clamp 8/20µs surges with peak pulse currents up to 5.5A in accordance with the IEC 61000-4-5 standard.


This device features a 4pF (typical) IO capacitance enabling high-speed interface protection. The low dynamic resistance and low clamping voltage help protect systems against transient events. This protection is key as automotive systems require a high level of robustness and reliability when they control safety devices.

The ESD652-Q1 is available in a small leaded SOT-23 (DBZ) package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
ESD652-Q1	DBZ (SOT-23, 3)	2.92mm × 2.37mm

- For more information, see Section 9.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Schematic

Table of Contents

1 Features1	5.8 Typical Characteristics5
2 Applications1	6 Application and Implementation7
3 Description	6.1 Application Information
4 Pin Configuration and Functions2	7 Device and Documentation Support8
5 Specifications3	7.1 Documentation Support8
5.1 Absolute Maximum Ratings3	7.2 Receiving Notification of Documentation Updates8
5.2 ESD Ratings - AEC Specifications3	7.3 Support Resources8
5.3 ESD Ratings - IEC Specifications3	
5.4 ESD Ratings - ISO Specifications3	
5.5 Recommended Operating Conditions3	7.6 Glossary8
5.6 Thermal Information4	8 Revision History8
5.7 Electrical Characteristics4	9 Mechanical, Packaging, and Orderable Information8

4 Pin Configuration and Functions




Figure 4-1. ESD652-Q1 DBZ Package, 3-Pin SOT-23 (Top View)

Table 4-1. Pin Functions for ESD652-Q1

PIN		TYPE (1)	DESCRIPTION			
NAME	NO.	ITPE	DESCRIPTION			
Ю	1, 2	I/O	Surge and ESD protected IO			
GND	ND 3 GND		Ground. Connect to ground			

(1) I = Input, O = Output, I/O = Input or Output, GND = ground



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	Parameter	MIN	MAX	UNIT
P _{PPM}	IEC 61000-4-5 Surge (t_p = 8/20 μ s) Peak Pulse Power at 25 °C $^{(2)}$		176	W
I _{PPM}	IEC 61000-4-5 Surge (t_p = 8/20 μ s) Peak Pulse Current at 25 °C $^{(2)}$		5.5	Α
T _A	Operating free-air temperature	-55	150	°C
T _{stg}	Storage temperature	-65	155	°C

⁽¹⁾ Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Voltages are with respect to GND unless otherwise noted.

5.2 ESD Ratings - AEC Specifications

	Parameter	Test Conditions	VALUE	UNIT
		Human body model (HBM), per AEC Q101-001 ⁽¹⁾	±2500	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per AEC Q101-005 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 ESD Ratings - IEC Specifications

	Parameter	Test Conditions	VALUE	UNIT
V _(ESD)		IEC 61000-4-2 Contact Discharge, all pins	±30000	\/
	Electrostatic discharge	IEC 61000-4-2 Air Discharge, all pins	±30000	V

5.4 ESD Ratings - ISO Specifications

	Parameter		VALUE	UNIT		
		C = 150pF; R =	Contact Discharge, all pins	±30000		
	ISO 10605 Floatroatatia Disabarga	330Ω	Air-gap Discharge, all pins	±30000		
V _(ESD)	ISO 10605 Electrostatic Discharge	C = 330pF; R =	Contact Discharge, all pins	±30000	1 v	
		330Ω	Air-gap Discharge, all pins	±30000	1	

5.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage between any 2 pins	-18	18	V
T _A	Operating Free Air Temperature	– 55	150	°C



5.6 Thermal Information

		ESD652(Q1)	
	THERMAL METRIC ⁽¹⁾	DBZ (SOT-23)	UNIT
		3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	249.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	129.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	83.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	24.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	82.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	NA	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.7 Electrical Characteristics


At TA = 25°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} < 50nA	-18		18	V
I _{LEAK}	Leakage current at V _{RWM}	VIO = ±18V, I/O to GND		1	50	nA
V _{BR}	Breakdown voltage, I/O to GND (1)	I _{IO} = ±10mA	19		25	V
\/	Surge clamping voltage, t _p = 8/20 μs	I _{PP} = ±1A, I/O to GND		22	25	V
V_{CLAMP}	(2)	I _{PP} = ±5.5A, I/O to GND		25	32	V
V _{CLAMP}	TLP clamping voltage, $t_p = 100 \text{ ns}$ (3)	I _{PP} = ±16A TLP, I/O to GND		28		V
D	Dynamia rasistanas (4)	I/O to GND		0.32		Ω
R_{DYN}	Dynamic resistance ⁽⁴⁾	GND to I/O	0.32		12	
C _{LINE}	Line capacitance, IO to GND	V _{IO} = 0V, f = 1MHz		4		pF

- (1) V_{BR} is defined as the voltage obtained at 10mA when sweeping the voltage up, before the device latches into the snapback state
- (2) Device stressed with 8/20µs exponential decay waveform according to IEC 61000-4-5
- (3) Non-repetitive square wave current pulse, Transmission Line Pulse (TLP); ANSI / ESD STM5.5.1-2008
- (4) Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10A and I = 20A




5.8 Typical Characteristics





5.8 Typical Characteristics (continued)






Figure 5-8. Leakage Current vs. Temperature

6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The ESD652-Q1 is a diode type TVS that provides a path to ground for dissipating transient voltage spikes, such as ESD or surge, on signal lines and power lines. Connect the device in parallel to the down stream circuitry for protection. As the current from the transient passes through the device, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage (V_{CLAMP}) to a safe level for the protected IC. For more information on how to properly use this device, refer to the *ESD Packaging and Layout Guide* for details.

7 Device and Documentation Support

7.1 Documentation Support

7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ESD Packaging and Layout Guide
- Texas Instruments, TI's IEC 61000-4-x Testing application note
- Texas Instruments, ESD Layout Guide user's guide
- Texas Instruments, ESD Protection Diodes EVM user's guide
- Texas Instruments, Generic ESD Evaluation Module user's guide
- Texas Instruments, Reading and Understanding an ESD Protection Data Sheet user's guide

7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

8 Revision History

DATE	REVISION	NOTES
February 2024	*	Initial Release

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 21-Mar-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ESD652DBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	37M8	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ESD652-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 21-Mar-2024

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı	ESD652DBZRQ1	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ESD652DBZRQ1	SOT-23	DBZ	3	3000	210.0	185.0	35.0	



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated