

HIGH VOLTAGE SEMINAR YICHI ZHANG GALLIUM NITRIDE

GaN FETS DEMYSTIFIED - YOUR FAQS





Agenda

- Why is an integrated driver necessary for high-frequency design?
- What's GaN direct-drive structure?
 - Direct drive vs. Cascode
- Does GaN have a body diode?
 - Third quadrant conduction
- How to minimize GaN's 3rd quadrant conduction losses?
- How can integrated smart features and protection in GaN simplify design and enhance robustness?
- What are GaN FET package variants and cooling strategies?
 - Bottom vs. top side cooled device
- How can GaN can reduce overall system cost?

Why is an integrated driver necessary for high-frequency design?

Introduction to parasitic inductances







 Parasitic inductances cause switching loss, ringing and reliability issues, especially at higher frequencies

Why is an integrated driver necessary for high-frequency design?

- Common Source inductance reduces the di/dt during turn-on and turn-off.
 - Increases power dissipated during the di/dt ramp
- 5nH common source inductance increases turn-on loss by 60%







High-side turn on versus common-source inductance: red = 0 nH, green = 1 nH, blue = 5 nH

Why is an integrated driver necessary for high-frequency design?

 Gate loop inductance increases the impedance between the gate and the driver.

- Limits the ability to hold off the GaN device during the Vds ramp
- Shoot through increases the power dissipated in the high-side device and can cause it to fail due to SOA.
- Gate loop inductance increases ringing
 - Higher stress on gate
 - Ringing can cause the device to turn-on/off
 - Loop resistance is required to dampen ringing






Low-side hold-off versus gate-loop inductance red = 2 nH, green = 4 nH, blue = 10 nH




Integrated driver: lowest parasitic

GaN FET/Driver Integrated Package



Equivalent Electrical Circuit




 Integrating the driver eliminates common-source inductance and significantly reduces the inductance the driver output and GaN FET


Application Note: Optimizing GaN performance with an integrated driver




What's GaN direct-drive structure?

Cascode: Gate of GaN connected to Source of MOSFET; MOSFET Gate driven by gate driver





Direct Drive: Gate of GaN driven directly by gate driver; MOSFET is always On when VDD > UVLO



- Advantages of direct-drive structure:
- Zero reverse recovery (Qrr = 0 nC)
- Low gate charge of GaN
- No LV MOSFET switching loss
- Integrated gate driver can be engineered with programmable dv/dt (EMI vs efficiency)
- MOSFET is a current sensor, can be used for overcurrent protection


Application Note: <u>Direct-drive configuration for GaN devices</u> (Rev. A)


Does GaN have a body diode?

Understanding the third quadrant operation of GaN

- GaN FETs have **no body diode** yet capable of reverse conduction
- The symmetry of the device helps conduct in the third quadrant with diode-like behavior in OFF state
 - Unlike cascode, the silicon FET is always ON
 - No reverse recovery time and reverse recovery loss Qrr
- Reverse voltage drop starts ~5V with TI GaN

$$V_{sd} \approx (V_{th} - V_{gs}) + I_{sd}R_{on reverse}$$






Simplified behavior of GaN in the first and third quadrants

Application Note: <u>Does GaN Have a Body Diode? – Understanding the Third Quadrant Operation of GaN</u>

Does GaN have a body diode?

Understanding the third quadrant operation of GaN


- It is recommended not to add an antiparallel diode with the GaN FET to conduct the reverse current
 - Adding an antiparallel diode adds output capacitance to the switch node and increases switching losses
- The third quadrant losses can be minimized by optimizing the dead time
 - Adaptive dead time by controller
 - Ideal Diode Mode with TI GaN




Totem-pole PFC with GaN for high-frequency FETs

How to minimize GaN's 3rd quadrant conduction losses?

- **Ideal diode mode** is triggered by the detection of negative V_{DS} (±150mV) and when IN signal is low
- Once triggered the GaN FET is turned on within ~35ns
- A built-in blanking period is provided to prevent shoot-through
- Saves designer's effort to fine tune the dead time
- Application Note: <u>Maximizing the</u>
 <u>Performance of GaN with Ideal Diode</u>





How to minimize GaN's 3rd quadrant conduction losses?



- Adjustable turn-on slew rate
 - Helps to balance between the switching losses and ringing
 - Can be fine tuned for EMI

Buck converter switch node waveform:





150 V/ns 20 V/ns


- <100 ns overcurrent protection with zero external components
- Cycle-by-cycle feature allows system to ride through transients
- Abnormal short circuit conditions are latched off for system intervention

dl/dt used to differentiate between CBC & SCP modes

	50 mΩ	30 mΩ	Action
Overcurrent Protection*	50A	70A	Cycle-by-cycle
Short-circuit Protection*	75A	95A	Latched-off


^{*} Typical Values

[schedule, specs, features & pinouts subject to change without prior notice.]



Overcurrent detection vs. Short-circuit detection

- Cycle-by-cycle overcurrent protection (OCP)
- Boost converter configuration, and the current builds up when the low-side device in on
- When current builds up to ~75 A, a cycle-by-cycle OCP is triggered. The fault is reset in each switching cycle.




1


- Latched short-current protection (SCP)
- The high-side device is shorted to the high voltage bus. A short circuit is induced when the low-side device is turned on, and the current increases quickly

A short circuit event is detected at "cursor A", and Soft turn-off action is taken within 78 ns





- The latched fault can be reset by keeping the IN pin low for >350 μs.
- This multi-use of IN pin helps to save isolation channels, and two-channel (one input for IN and one output for Fault) isolators like ISO7721 can be used for cost reduction.



 Digital TEMP feature eliminates the need for external temperature sensors and provides ±3°C accuracy



Digital fault outputs provide a simple interface to the host controller

	Normal operation	UVLO or Over-temperature	Overcurrent	Short-circuit
FAULTpin	High	Low	High	Low
OC pin	High	High	Low	Low

[schedule, specs, features & pinouts subject to change without prior notice.]

What are GaN FET package variants and cooling strategies?

Gen-I (LMLG341x) 50mΩ 2.1kW $70m\Omega$ 1kW LMG341xR070 $150 \text{m}\Omega < 1 \text{kW}$ LMG341xR150 8x8 mm 6 devices in mass production







 $50m\Omega$ - 3kW LMG32xR050



Gen-II **Automotive** (LMG352x, 650V)

 $30m\Omega - 6kw$ LMG352xR030-Q1

Samples: Available Now

https://www.ti.com/product/LMG3522R030-Q1




https://www.ti.com/product/LMG3422R030






Top vs. bottom-side cooled package




Package type	QFN	
Package size (X/Y/Z)	12mm/12mm/0.9mm	
Exposed thermal Pad	Bottom side (Connected to Source)	
Exposed pad size (mm²)	79	
Minimum creepage (mm)	2.75	




Package Type	QFN w ith w ettable flanks	
Package Size (X/Y/Z)	12mm/12mm/0.9mm	
Exposed Pad Direction	Top side (Connected to Source)	
Exposed Pad Size (mm²)	63	
Minimum Creepage (mm)	2.75mm (bottom)	

Bottom-side cooled device




Bottom-side cooled device with heatsink



- Thermal pad on the bottom of the device
- Heat dissipated through thermal vias on PCB
- Thermal interface material (TIM) example: GR80A
- Example calculation:
 - 55°C ambient
 - 125°C max junction temperature
 - 4°C/W junction to ambient thermal impedance (1.8°C/W for heatsink)
 - Allowed loss: $P = \frac{125-55}{4} = 17.5W$
- Application Note: <u>Thermal Performance of QFN12x12</u> <u>Package for 600V, GaN Power Stage</u>


Thermal Vias for heat dissipation through PCB

Top-side cooled device



Top-side cooled device with heatsink

- Thermal pad on top side of the device
- For thermal design with heatsink
 - One heatsink cover multiple devices with TIM
 - Individual heatsink with solder





Top-side cooled device with coldplate

- For thermal design with coldplate
 - Gap filler gel
 - Gap filler pad
 - Ceramic substrate with thermal grease




Top-side cooled device





- 55°C ambient
- 125°C max junction temperature
- 3.2°C/W junction to heatsink thermal impedance
- Allowed loss: $P = \frac{125-55}{3.2} = 21.9W$



- Top-side cooling device with coldplate:
 - 55°C ambient
 - 125°C max junction temperature
 - 2°C/W junction to coldplate thermal impedance

- Allowed loss:
$$P = \frac{125 - 55}{2} = 35W$$


Examples of thermal interface materials (TIM)
Thermal pad TIM example: GR80A Link
Gel TIM example: TIA282GF Link

Thermal interface material for coldplate

	Advantage	Disadvantage
Gap filler gel	 Minimal normal stress applied on the package and solder joints Excellent conformability and good tolerance in component height variance and surface planarity 	 Need customized coldplate Relative high thermal impedance
Gap filler pad	Lower thermal impedance compared to gel	 Pressure applied on package/solder joints
Ceramic substrate with thermal grease	 The best thermal performance Best isolation property 	Pressure applied on package/solder jointsHigher cost


How can GaN reduce overall system cost?

GaN is a new topology enabler – totem-pole PFC



How can GaN reduce overall system cost?

- GaN reduces system-level cost by going to higher switching frequency
- Reduced size and cost of magnetics





138915mm³

43952mm³



©2021 Texas Instruments Incorporated. All rights reserved.

The material is provided strictly "as-is" for informational purposes only and without any warranty.

Use of this material is subject to TI's **Terms of Use**, viewable at TI.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated