

LP8866S-Q1 Automotive Display LED-backlight Driver with Six 150mA Channels

1 Features

- AEC-Q100 qualified for automotive applications:
 - Device temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Input voltage operating range 3V to 48V
- Six high-precision current sinks
 - Up to 150mA DC current for each current sink
 - Current matching 1% (typical)
 - Dimming ratio 32 000:1 using 152Hz LED output PWM frequency
 - Up to 16-bit LED dimming resolution with I2C, or PWM input
 - 8 Configurable LED strings configuration
- Auto-phase shift PWM dimming
- 12-bit analog dimming
- Up to 48V V_{OUT} boost or SEPIC DC/DC controller
 - Switching frequency 100kHz to 2.2MHz
 - Boost spread spectrum for reduced EMI
 - Boost sync input to set boost switching frequency from an external clock
 - Output voltage automatically discharged when boost is disabled
- Extensive fault diagnostics

2 Applications

- Backlight for:
 - Automotive infotainment
 - Automotive instrument clusters
 - Smart mirrors
 - Heads-up displays (HUD)

3 Description

The LP8866S-Q1 is an automotive high-efficiency LED driver with boost controller. The Six high-precision current sinks support phase shifting that is automatically adjusted based on the number of channels in use. LED brightness can be controlled globally through the I²C interface or PWM input.


The boost controller has adaptive output voltage control based on the headroom voltages of the LED current sinks. This feature minimizes the power consumption by adjusting the boost voltage to the lowest sufficient level in all conditions. A wide-range adjustable frequency allows the LP8866S-Q1 to avoid disturbance for AM radio band.

The LP8866S-Q1 supports built-in hybrid PWM dimming and analog current dimming, which reduces EMI, extends the LED lifetime, and increases the total optical efficiency.


Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
LP8866S-Q1	HTSSOP (38)	9.70mm × 4.40mm
	QFN (32)	5mm × 5mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



System Efficiency



Table of Contents

1 Features	1	6.4 Device Functional Modes.....	43
2 Applications	1	6.5 Programming.....	44
3 Description	1	7 Application and Implementation	47
4 Pin Configuration and Functions	3	7.1 Application Information.....	47
5 Specifications	7	7.2 Typical Applications.....	47
5.1 Absolute Maximum Ratings.....	7	7.3 Power Supply Recommendations.....	63
5.2 ESD Ratings.....	7	7.4 Layout.....	63
5.3 Recommended Operating Conditions.....	7	8 Device and Documentation Support	66
5.4 Thermal Information.....	8	8.1 Device Support.....	66
5.5 Electrical Characteristics.....	8	8.2 Receiving Notification of Documentation Updates...	66
5.6 Logic Interface Characteristics.....	11	8.3 Support Resources.....	66
5.7 Timing Requirements for I2C Interface.....	11	8.4 Trademarks.....	66
5.8 Typical Characteristics.....	12	8.5 Electrostatic Discharge Caution.....	66
6 Detailed Description	13	8.6 Glossary.....	66
6.1 Overview.....	13	9 Revision History	66
6.2 Functional Block Diagram.....	14	10 Mechanical, Packaging, and Orderable Information	67
6.3 Feature Description.....	15		

4 Pin Configuration and Functions





Figure 4-1. DCP Package 38-Pin HTSSOP Top View



Product preview

Figure 4-2. RHB Package 32-PIN QFN Top View

Table 4-1. HTTSOP Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VDD	Power	Power supply input for internal analog and digital circuit. Connect a 10 μ F capacitor between the VDD pin to GND.
2	EN	Analog	Enable input.
3	C1N	Analog	Negative input for charge pump flying capacitor. If feature not used leave this pin floating.
4	C1P	Analog	Positive input for charge pump flying capacitor. If feature not used leave this pin floating.
5	CPUMP	Power	Charge pump output pin. Connect to VDD if charge pump is not used. A 4.7 μ F decoupling capacitor is recommended on CPUMP pin.
6	CPUMP	Power	Charge pump output pin. Always connects with pin 5.
7	GD	Analog	Gate driver output for external N-FET.
8	PGND	GND	Power ground.
9	PGND	GND	Power ground.
10	ISNS	Analog	Boost current sense pin.
11	ISNSGND	GND	Current sense resistor GND.
12	ISET	Analog	LED full-scale current setup through external resistor.
13	FB	Analog	Boost feedback input.
14	NC	N/A	No connect - Leave floating.
15	DISCHARGE	Analog	Boost output voltage discharge pin. Connect to Boost output.
16	NC	N/A	No connect - Leave floating.
17	OUT6	Analog	LED current sink output. If unused tie to ground..
18	OUT5	Analog	LED current sink output. If unused tie to ground..
19	OUT4	Analog	LED current sink output. If unused tie to ground.
20	OUT3	Analog	LED current sink output. If unused tie to ground.
21	OUT2	Analog	LED current sink output. If unused tie to ground.
22	OUT1	Analog	LED current sink output. If unused tie to ground.
23	NC	N/A	No connect - Leave floating.
24	INT	Analog	Device fault interrupt output, open drain. A 10k Ω pullup resistor is recommended.
25	SDA	Analog	SDA for I2C interface. A 10k Ω pullup resistor is recommended.
26	SCL	Analog	SCL for I2C interface. A 10k Ω pullup resistor is recommended.
27	BST_SYNC	Analog	Input for synchronizing boost. When synchronization is not used, connect this pin to ground to disable spread spectrum or to VDD to enable spread spectrum.
28	PWM	Analog	PWM input for brightness control. Tie to GND if unused.
29	SGND	GND	Signal ground.
30	LED_SET	Analog	LED string configuration through external resistor. Do not leave floating.
31	PWM_FSET	Analog	LED dimming frequency setup through external resistor. Do not leave floating.
32	BST_FSET	Analog	Boost switching frequency setup through external resistor. Do not leave floating.
33	MODE	Analog	Dimming mode setup through external resistor. Do not leave floating.
34	DGND	GND	Digital ground.
35	UVLO	Analog	Input voltage sense for programming input UVLO threshold through external resistor to VIN.
36	VSENSE_P	Analog	Pin for input voltage detection for OVP protection and positive input for input current sense.
37	VSENSE_N	Analog	Negative input for input current sense. If input current sense is not used, please tie to VSENSE_P pin.
38	SD	Analog	Power line FET control. Open Drain output. If unused, leave this pin floating.
DAP	LED_GND	GND	LED ground connection.

Table 4-2. QFN Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	OUT6	Analog	LED current sink output. If unused tie to ground..
2	OUT5	Analog	LED current sink output. If unused tie to ground..
3	OUT4	Analog	LED current sink output. If unused tie to ground.
4	LED_GND	GND	LED ground connection.
5	OUT3	Analog	LED current sink output. If unused tie to ground.
6	OUT2	Analog	LED current sink output. If unused tie to ground.
7	OUT1	Analog	LED current sink output. If unused tie to ground.
8	INT	Analog	Device fault interrupt output, open drain. A 10kΩ pullup resistor is recommended.
9	SDA	Analog	SDA for I2C interface. A 10kΩ pullup resistor is recommended.
10	SCL	Analog	SCL for I2C interface. A 10kΩ pullup resistor is recommended.
11	BST_SYNC	Analog	Input for synchronizing boost. When synchronization is not used, connect this pin to ground to disable spread spectrum or to VDD to enable spread spectrum.
12	PWM	Analog	PWM input for brightness control. Tie to GND if unused.
13	SGND	GND	Signal ground.
14	LED_SET	Analog	LED string configuration through external resistor. Do not leave floating.
15	PWM_FSET	Analog	LED dimming frequency setup through external resistor. Do not leave floating.
16	BST_FSET	Analog	Boost switching frequency setup through external resistor. Do not leave floating.
17	MODE	Analog	Dimming mode setup through external resistor. Do not leave floating.
18	UVLO	Analog	Input voltage sense for programming input UVLO threshold through external resistor to VIN.
19	VSENSE_P	Analog	Pin for input voltage detection for OVP protection and positive input for input current sense.
20	VSENSE_N	Analog	Negative input for input current sense. If input current sense is not used, please tie to VSENSE_P pin.
21	SD	Analog	Power line FET control. Open Drain output. If unused, leave this pin floating.
22	VDD	Power	Power supply input for internal analog and digital circuit. Connect a 10μF capacitor between the VDD pin to GND
23	EN	Analog	Enable input.
24	C1N	Analog	Negative input for charge pump flying capacitor. If feature not used leave this pin floating.
25	C1P	Analog	Positive input for charge pump flying capacitor. If feature not used leave this pin floating.
26	CPUMP	Power	Charge pump output pin. Connect to VDD if charge pump is not used. A 4.7μF decoupling capacitor is recommended on CPUMP pin.
27	GD	Analog	Gate driver output for external N-FET.
28	PGND	GND	Power ground.
29	ISNS	Analog	Boost current sense pin.
30	ISNSGND	GND	Current sense resistor GND.
31	ISET	Analog	LED full-scale current setup through external resistor.
32	FB	Analog	Boost feedback input.
DAP	LED_GND	GND	LED ground connection.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
Voltage on pins	VSENSE_N, SD, UVLO	-0.3	VSENSE_P + 0.3	V
Voltage on pins	VSENSE_P, FB, DISCHARGE, OUT1 to OUT6	-0.3	52	V
	C1N, C1P, VDD, EN, ISNS, ISNS_GND, INT, MODE, PWM_FSET, BST_FSET, LED_SET, ISET, GD and CPUMP	-0.3	6	V
Voltage on pins	PWM, BST_SYNC, SDA, SCL	-0.3	VDD + 0.3	V
	Continuous power dissipation ⁽⁴⁾		Internally Limited	W
Thermal	Ambient temperature, T _A ⁽³⁾	-40	125	
	Junction temperature, T _J ⁽³⁾	-40	150	°C
	Lead temperature (soldering)		260	°C
	Storage temperature, T _{stg}	-65	150	°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltages are with respect to the potential at the GND pins.
- In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX} = 150°C), the power dissipation of the device in the application (P), the junction-to-board thermal resistance and the temperature difference between the system board and the ambient (Δt_{BA}), which is given by the following equation: T_{A-MAX} = T_{J-MAX} - (Θ_{JB} × P) - Δt_{BA}
- Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 165°C (typical) and disengages at T_J = 150°C (typical).

5.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
		Charged device model (CDM), per AEC Q100-011	Corner pins (1, 19, 20 and 38)		±750
			Other pins		±500

- AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
Voltage on pins	VSENSE_P, VSENSE_N, SD, UVLO	3	12	48	V
	FB, DISCHARGE, OUT1 to OUT6	0		48	
	ISNS, ISNSGND	0		5.5	
	EN, PWM, INT, SDA, SCL, BST_SYNC	0	3.3	5.5	
	VDD	3	3.3/5	5.5	
	C1N, C1P, CPUMP, GD	0	5	5.5	
Thermal	Ambient temperature, T _A	-40		125	°C

- All voltages are with respect to the potential at the GND pins.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		Device		UNIT
		HTTSOP	QFN	
		38-PIN	32-PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽²⁾	32.4	32.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	19.5	19.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.8	6.8	
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	
Ψ_{JB}	Junction-to-board characterization parameter	8.9	6.8	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.7	1.8	

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

5.5 Electrical Characteristics

Limits apply over the full operation temperature range $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, unless otherwise specified. $V_{IN} = 12\text{V}$, $V_{DD} = 3.3\text{V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
General Electrical Characteristics						
I_Q	Shutdown mode current, VDD pin	EN = L		1	5	μA
I_Q	Active mode current, VDD pin ⁽¹⁾	FSW = 303 kHz, PWM = H, BOOST-FET IPD25N06S4L-30, Charge Pump Disabled		15	65	mA
I_Q	Active mode current, VDD pin ⁽¹⁾	FSW = 2200 kHz, PWM = H, BOOST-FET IPD25N06S4L-30, Charge Pump Disabled		40	75	mA
I_Q	Active mode current, VDD pin ⁽¹⁾	FSW = 303 kHz, PWM = H, BOOST-FET IPD25N06S4L-30, Charge Pump Enabled		20	91	mA
I_Q	Active mode current, VDD pin ⁽¹⁾	FSW = 2200 kHz, PWM = H, BOOST-FET IPD25N06S4L-30, Charge Pump Enabled		65	104	mA
CPUMP and LDO Electrical Characteristics						
V_{CPUMP}	Voltage accuracy	$V_{DD} = 3.0$ to 3.6V ; $I_{LOAD} = 1$ to 50mA	4.8	5	5.2	V
f_{CP}	CP switching frequency		387	417	447	kHz
V_{CPUMP_UVLO}	VCPUMP UVLO threshold	V_{CPUMP} falling edge	3.95	4.2	4.4	V
V_{CPUMP_UVLO}	VCPUMP UVLO threshold	V_{CPUMP} rising edge	4.15	4.4	4.6	V
V_{CPUMP_HYS}	VCPUMP UVLO hysteresis		0.1	0.2		V
T_{START_UP}	Charge pump startup time	$C_{CPUMP} = 10\mu\text{F}$		1000	2000	μs
Protection Electrical Characteristics						
$V_{DD_UVLO_F}$	V_{DD} UVLO threshold	V_{DD} falling	2.68	2.8	2.92	V
$V_{DD_UVLO_R}$	V_{DD} UVLO threshold	V_{DD} rising			3.0	V
$V_{DD_UVLO_H}$	V_{DD} UVLO hysteresis			0.1		V
$V_{IN_UVLO_TH}$	UVLO pin threshold	V_{UVLO} falling	0.753	0.777	0.801	V

5.5 Electrical Characteristics (continued)

Limits apply over the full operation temperature range $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, unless otherwise specified. $V_{IN} = 12\text{V}$, $V_{DD} = 3.3\text{V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{UVLO}	UVLO pin bias current	$V_{UVLO} = V_{UVLO_TH} + 50\text{mV}$		-5		μA
$V_{IN_OVP_TH}$	OVP threshold	V_{SENSE_P} rising	40.8	43	45.2	V
$V_{IN_OVP_HYS}$	OVP hysteresis			1.7		V
$V_{IN_OCP_TH}$	Input OCP threshold	$R_{ISENSE} = 20\text{m}\Omega$	187	220	253	mV
T_{SD}	Thermal shutdown threshold ⁽¹⁾	Temperature rising	150	165	180	$^{\circ}\text{C}$
T_{SD}	Thermal shutdown hysteresis ⁽¹⁾			20		$^{\circ}\text{C}$
$I_{SD_LEAKAGE}$	SD leakage current	$V_{SD} = 48\text{V}$		1		μA
I_{SD}	SD pull down current	$R_{SD} = 20\text{k}\Omega$	250	325	400	μA
V_{FB_OVPL}	FB pin - Boost OVP low threshold			1.423		V
V_{FB_OVPH}	FB pin - Boost OVP high threshold			1.76		V
V_{FB_UVP}	FB pin - Boost OCP threshold			0.886		V
V_{BST_OVPH}	Discharge pin - Boost OVP high threshold		48.5	50	51.8	V
Input PWM Electrical Characteristics						
$I_{PWM_LEAKAGE}$	PWM leakage current	$V_{PWM} = 5\text{V}$		1		μA
f_{PWM_IN}	PWM input frequency		100		20000	Hz
$t_{PWM_MIN_ON}$	PWM input minimum on-time	Direct PWM mode			200	ns
$t_{PWM_MIN_ON}$	PWM input minimum on-time	Phase Shift PWM mode, Hybrid mode, Current Dimming mode		200	220	ns
PWM_IN_RES	PWM input resolution	$f_{PWM_IN} = 100\text{Hz}$		16		bit
PWM_IN_RES	PWM input resolution	$f_{PWM_IN} = 20\text{kHz}$		10		bit
LED Current Sink and LED PWM Electrical Characteristics						
$I_{LEAKAGE}$	Leakage current on OUTx	$OUTx = V_{OUT} = 45\text{V}$, EN= L		0.1	2.5	μA
V_{ISET}	ISET voltage		1.17	1.21	1.25	V
I_{MAX}	Maximum LED sink current	OUTx		200		mA
V_{ISET_UVLO}	ISET pin undervoltage		0.97	1	1.03	V
R_{ISET}	ISET Resistor range	$I_{OUT} = 30\text{mA}$ to 200mA	15.6		104	$\text{k}\Omega$
I_{LED_LIMIT}	LED current limit when ISET pin short to GND			280		mA
I_{ACC}	LED sink current accuracy	$R_{ISET} = 15.6\text{k}\Omega$, $I_{OUT} = 150\text{mA}$, PWM = 100%	-4		4	%
I_{MATCH}	LED sink current matching	$R_{ISET} = 15.6\text{k}\Omega$, $I_{OUT} = 150\text{mA}$, PWM = 100%		1	3.5	%

5.5 Electrical Characteristics (continued)

Limits apply over the full operation temperature range $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, unless otherwise specified. $V_{IN} = 12\text{V}$, $V_{DD} = 3.3\text{V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{DIM}	LED dimming frequency	PWM_FSET = 3.92k Ω	141	152	163	Hz
f_{DIM}	LED dimming frequency	PWM_FSET = 4.75k Ω	283	305	327	
f_{DIM}	LED dimming frequency	PWM_FSET = 5.76k Ω	567	610	653	
f_{DIM}	LED dimming frequency	PWM_FSET = 7.87k Ω	1135	1221	1307	
f_{DIM}	LED dimming frequency	PWM_FSET = 11k Ω	2270	2441	2612	
f_{DIM}	LED dimming frequency	PWM_FSET = 17.8k Ω	4541	4883	5225	
f_{DIM}	LED dimming frequency	PWM_FSET = 42.4k Ω	9082	9766	10450	
f_{DIM}	LED dimming frequency	PWM_FSET = 124k Ω	18163	19531	20899	
DIM	Dimming ratio	$f_{PWM_OUT} = 152\text{Hz}$	32000:1			
DIM	Dimming ratio	$f_{PWM_OUT} = 4.88\text{kHz}$	1000:1			
$V_{HEADROOM}$	LED sink headroom		0.7			V
$V_{HEADROOM_HYS}$	LED sink headroom hysteresis		0.8			V
$V_{LEDSHORT}$	LED internal short threshold		5.4			V
$V_{SHORTGND}$	LED short to ground threshold		0.24			V
t_{PWM_OUT}	LED output minimum pulse		200			ns
Boost Converter Electrical Characteristics						
f_{SW}	Switching Frequency	BST_FSET = 7.87k Ω	93	100	107	kHz
f_{SW}	Switching Frequency	BST_FSET = 4.75k Ω	186	200	214	kHz
f_{SW}	Switching Frequency	BST_FSET = 5.76k Ω	281	303	325	kHz
f_{SW}	Switching Frequency	BST_FSET = 3.92k Ω	372	400	428	kHz
f_{SW}	Switching Frequency	BST_FSET = 11k Ω	465	500	535	kHz
f_{SW}	Switching Frequency	BST_FSET = 17.8k Ω	1690	1818	1946	kHz
f_{SW}	Switching Frequency	BST_FSET = 42.4k Ω	1860	2000	2140	kHz
f_{SW}	Switching Frequency	BST_FSET = 124k Ω	2066	2222	2378	kHz
V_{ISNS}	External FET current limit	V_{ISNS} threshold, $R_{SENSE} = 15$ to $50\text{m}\Omega$	180	200	220	mV
I_{SEL_MAX}	IDAC maximum current	$V_{DD} = 3.3\text{V}$	36.4	38.7	40.2	μA
R_{DS_ONH}	R_{DS_ON} of high-side FET to gate driver	$V_{GD}/(R_{DS_ON} + \text{total resistance to gate input of SW FET})$ must not be higher than 2.5A	1.4			Ω
R_{DS_ONL}	R_{DS_ON} of low-side FET to gate driver	$V_{GD}/(R_{DS_ON} + \text{total resistance to gate input of SW FET})$ must not be higher than 2.5A	0.75			Ω
$t_{STARTUP}$	Start-up time	Delay from beginning of boost Soft-start to when LED drivers can begin	50			ms
T_{ON}	Minimum switch on-time		150			ns
T_{OFF}	Minimum switch off time		150			ns

(1) This specification is not ensured by ATE

5.6 Logic Interface Characteristics

Limits apply over the full operation temperature range $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, unless otherwise specified. $V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $V_{EN} = 3.3\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC INPUT EN						
$V_{EN_{IL}}$	EN logic low threshold				0.4	V
$V_{EN_{IH}}$	EN logic high threshold		1.2			V
R_{ENPD}	EN pin internal pull down resistance			1		MΩ
LOGIC INPUT SDA, SCL, BST_SYNC and PWM						
V_{IL}	Logic low threshold	$V_{DD} = 3.3\text{V}$ and 5V			0.4	V
V_{IH}	Logic high threshold	$V_{DD} = 3.3\text{V}$ and 5V	1.2			V
LOGIC OUTPUT SDA, INT						
V_{OL}	Output level low	$I = 3\text{mA}$		0.2	0.4	V
$I_{LEAKAGE}$	Output leakage current	$V = 3.3\text{V}$			1	μA

5.7 Timing Requirements for I2C Interface

Limits apply over the full operation temperature range $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, unless otherwise specified. $V_{IN} = 12\text{V}$, $V_{DD} = 5\text{V}$, $V_{EN} = 3.3\text{V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{SCLK}	Clock frequency				400	kHz
1	Hold time (repeated) START condition		0.6			μs
2	Clock low time		1.3			μs
3	Clock high time		600			ns
4	Set-up time for a repeated START condition		600			ns
5	Data hold time		50			ns
6	Data setup time		100			ns
7	Rise time of SDA and SCL				300	ns
8	Fall time of SDA and SCL				300	ns
9	Set-up time for STOP condition		600			ns
10	Bus free time between a STOP and a START condition		1.3			μs




Figure 5-1. I2C Timing Diagram

5.8 Typical Characteristics

Unless otherwise specified: $C_{IN} = C_{OUT} = 2 \times 10\mu\text{F}$ ceramic and $2 \times 33\mu\text{F}$ electrolytic, $V_{DD} = 3.3\text{V}$, charge pump enabled, $T_A = 25^\circ\text{C}$




Figure 5-2. Boost Efficiency




Figure 5-3. Boost Efficiency




Figure 5-4. SEPIC Efficiency




Figure 5-5. SEPIC Efficiency




Figure 5-6. Current Linearity




Figure 5-7. Current Matching

6 Detailed Description

6.1 Overview

The LP8866S-Q1 device is a high-voltage LED driver for automotive infotainment, clusters, HUD and other automotive display LED backlight applications. PWM input is used for brightness control by default. Alternatively, the brightness can also be controlled by I2C Interface.

The boost frequency, LED PWM frequency, and LED string current are configured with external resistors through the BST_FSET, PWM_FSET, and ISET pins. The INT pin is used to report faults to the system. Fault interrupt status can be cleared with the I2C interface, or is cleared on the falling edge of the EN pin.


The LP8866S-Q1 supports pure PWM dimming. The six LED current drivers provide up to 150mA per output and can be tied together to support higher current LEDs. The maximum output current of the LED drivers is set with the ISET resistor and can be optionally scaled by the LEDx_CURRENT[11:0] register bits with I2C interface. The LED output PWM frequency is set with a PWM_FSET resistor. The number of connected LED strings is configured by the LED_SET resistor, and the device automatically selects the corresponding phase shift mode. For example, if the device is set to 4-strings mode, each LED output is phase shifted by 90 degrees with each other (= 360 / 4). Unused outputs, which must be connected to GND, will be disabled and excluded from adaptive voltage and won't generate any LED faults.

A resistor divider connected from V_{OUT} to the FB pin sets the maximum voltage of the boost. For best efficiency, the boost voltage is adapted automatically to the minimum necessary level needed to drive the LED strings by monitoring all the LED output voltages continuously. The switching frequency of the boost regulator can be set between 100kHz and 2.2MHz by the BST_FSET resistor. The boost has a start-up feature that reduces the peak current from the power-line during start-up. The LP8866S-Q1 can also control a power-line FET to reduce battery leakage when disabled and provide isolation and protection in the event of a fault.

Fault detection features of LP8866S-Q1 include:

- Open-string and shorted LED detection
 - LED fault detection prevents system overheating in case of open or short in some of the LED strings
- LED short-to-ground detection
- ISET/BST_FSET/PWM_FSET/LED_SET/MODE resistor out-of-range detection
- Boost overcurrent
- Boost overvoltage
- Device undervoltage protection (VDD UVLO)
 - Threshold sensing from VDD pin
- V_{IN} input overvoltage protection (V_{IN} OVP)
 - Threshold sensing from VSENSE_P pin
- V_{IN} input undervoltage protection (V_{IN} UVLO)
 - Threshold sensing from UVLO pin
- V_{IN} input overcurrent protection (V_{IN} OCP)
 - Threshold sensing across voltage between VSENSE_P pin and VSENSE_N pin
- Thermal shutdown in case of die overtemperature

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Control Interface

Device control interface includes:

- EN is the enable input for the LP8866S-Q1 device.
- PWM is the default input to control the brightness of all current sinks by duty cycle.
- INT is an open-drain fault output indicating fault condition detection.
- SDA and SCL are data and clock line for I2C interface to control the brightness of all current sinks and read back the fault conditions for diagnosis.
- BST_SYNC is used to input an external clock for the boost switching frequency and control the internal boost clock mode.
 - The external clock is auto detected at start-up and, if missing, the internal clock is used.
 - Optionally, the BST_SYNC can be tied to VDD to enable the boost spread spectrum function or tied to GND to disable it.
- ISET pin to set the maximum LED current level per string.

6.3.2 Function Setting

Device parameter setting includes:

- BST_FSET pin is used to set the boost switching frequency through a resistor to signal ground.
- PWM_FSET pin is used to set the LED output PWM dimming frequency through a resistor to signal ground.
- MODE pin is used to set the dimming mode via an external resistor to signal ground.
- LED_SET pin is used to set the LED configuration through a resistor to signal ground.
- ISET pin is used to set the maximum LED current level per OUTx pin.

6.3.3 Device Supply (VDD)

All internal analog and digital blocks of LP8866S-Q1 are biased from external supply from VDD pin. Either a typical 5V or 3.3V supply rail is able to supply VDD from previous linear regulator or DC/DC converter with at least 150mA current capability.

6.3.4 Enable (EN)

The LP8866S-Q1 only turns on when the input voltage of EN pin is above the voltage threshold ($V_{EN_{IH}}$) and turns off when the voltage of EN pin is below the threshold ($V_{EN_{IL}}$). All analog and digital blocks start operating once the LP8866S-Q1 is enabled by asserting EN pin. The SD pin is floating, I2C interface and Fault detection are not active if the EN pin is de-asserted.

6.3.5 Charge Pump

An integrated regulated charge pump can be used to supply the gate drive for the external FET of the boost controller. The charge pump is enabled or disabled by automatically detecting whether VDD and CPUMP pin are connected together. If VDD is < 4.5V then use the charge pump to generate a 5V gate voltage to drive the external boost switching FET. To use the charge pump, a 2.2µF capacitor is placed between C1N and C1P. If the charge pump is not required, C1N and C1P could be left unconnected and CPUMP pins tied to VDD. A 4.7µF CPUMP capacitor is used to store energy for the gate driver. The CPUMP capacitor is required to be used in both charge pump enabled and disabled conditions and must be placed as close as possible to the CPUMP pins. Figure 6-1 and Figure 6-2 show required connections for both use cases.




Figure 6-1. Charge Pump Enabled Circuit




Figure 6-2. Charge Pump Disabled Circuit

If the charge pump is enabled, the CPCAP_STATUS bit shows whether a fly capacitor was detected and the CP_STATUS bit shows status of any charge pump faults and generates an INT signal. The CP_INT_EN bit can be used to prevent the charge-pump fault from causing an interrupt on the INT pin.

6.3.6 Boost Controller

The LP8866S-Q1 current-mode-controlled boost DC/DC controller generates the anode voltage for the LEDs. The boost is a current-mode-controlled topology with a cycle by cycle current limit. The boost converter senses the switch current and across the external sense resistor connected between ISNS and ISNSGND. A 20mΩ sense resistor results in a 10A cycle by cycle current limit. The sense resistor value could vary from 15mΩ to 50mΩ depending on the application. Maximum boost voltage is configured with external FB-pin resistor divider connected between V_{OUT} and FB. The FB-divider equation is described in [Section 6.3.6.3](#).




Figure 6-3. Boost Controller Block Diagram

The boost switching frequency is adjustable from 100kHz to 2.2MHz via an external resistor at BST_FSET (see [Table 6-1](#)). Resistor with 1% accuracy is needed to ensure proper operation.

Table 6-1. Boost Frequency Selection

R_BST_FSET (kΩ)	BOOST FREQUENCY (kHz)
3.92	400
4.75	200
5.76	303
7.87	100
11	500
17.8	1818
42.2	2000
124	2222

6.3.6.1 Boost Cycle-by-Cycle Current Limit

The voltage between ISNS and ISNSGND is used for both boost DC/DC controller's current sensing and cycle-by-cycle current limit settings. When the cycle-by-cycle current limit is reached, the controller will turn off the switching MOSFET immediately and turn on it again in next switching cycle. This cycle-by-cycle current limit could be used as a common protection for all related DC/DC components (inductor, schottky diode and switching MOSFET) to avoid current running over their max limit. Cycle-by-cycle current limit won't trigger any faults of the device.

$$I_{\text{CYCLE_LIMIT}} = \frac{V_{\text{ISNS}}}{R_{\text{SENSE}}} \quad (1)$$

where

- $V_{\text{ISNS}} = 200\text{mV}$

6.3.6.2 Controller Min On/Off Time

The device boost DC/DC controller has minimum on/off time as below table. Minimum off time should be specially taken care in system design. The SW node rising time plus falling time should be higher than minimum off time to avoid controller not turning off the MOSFET.

Table 6-2. Controller Minimum On/Off Time

Frequency (kHz)	Minimum Switch OFF Time (ns)	Minimum Switch ON Time (ns)
100 to 500	150	150
1818 to 2222	40	110

6.3.6.3 Boost Adaptive Voltage Control

The LP8866S-Q1 boost DC/DC converter generates the anode voltage for the LEDs. During normal operation, boost output voltage is adjusted automatically based on the LED current sink headroom voltages. This is called adaptive boost control. The number of used LED outputs is set by LED_SET pin and only the active LED outputs are monitored to control the adaptive boost voltage. Any LED strings with open or short faults are also removed from the adaptive voltage control loop. The LED driver pin voltages are periodically monitored by the control loop and the boost voltage is raised if any of the LED outputs falls below the V_{HEADROOM} threshold. The boost voltage is lowered until any of the LED outputs touch the V_{HEADROOM} threshold. See Figure 6-4 for how the boost voltage automatically scales based on the OUTx-pin voltage, V_{HEADROOM} and $V_{\text{HEADROOM_HYS}}$.




Figure 6-4. Adaptive Boost Voltage Control Loop Function

The resistive divider (R_1 , R_2) defines both the minimum and maximum adaptive boost voltage levels. The feedback circuit operates the same in boost and SEPIC topologies. Choose maximum boost voltage is based on the maximum LED string voltage specification, and needs at least 1V higher than maximum LED string voltage to make current sink work normally. Before the LED drivers are active, the boost starts up to the initial boost level. The initial boost voltage is approximately in the 88% point of minimum to maximum boost voltage. Once the LED driver channels are active, the boost output voltage is adjusted automatically based on OUTx pin voltages. The FB pin resistor divider also scales the boost OVP, OCP levels and the LED short level in HUD application.

6.3.6.3.1 FB Divider Using Two-Resistor Method

A typical FB-pin circuit uses a two-resistor divider circuit between the boost output voltage and ground.




Figure 6-5. Two-Resistor FB Divider Circuit

Maximum boost voltage can be calculated with Equation 2. The maximum boost voltage can be reached during OPEN string detection or if all LED strings are left disconnected.

$$V_{\text{BOOST_MAX}} = I_{\text{SEL_MAX}} \times R_1 + \left(\frac{R_1}{R_2} + 1 \right) \times V_{\text{REF}} \quad (2)$$

where

- $V_{\text{REF}} = 1.21\text{V}$
- $I_{\text{SEL_MAX}} = 38.7\mu\text{A}$
- R_1 / R_2 normal recommended range is 7~15

The minimum boost voltage must be less than the minimum LED string voltage. Minimum boost voltage is calculated with Equation 3:

$$V_{\text{BOOST_MIN}} = \left(\frac{R_1}{R_2} + 1 \right) \times V_{\text{REF}} \quad (3)$$

where

- $V_{\text{REF}} = 1.21\text{V}$

When the boost OVP_LOW level is reached, the boost controller stops switching the boost FET and the BSTOVPL_STATUS bit is set. The LED drivers are still active during this condition, and the boost resumes normal switching operation once the boost output level falls. The boost OVP low voltage threshold changes dynamically with current boost voltage. It is calculated in Equation 4:

$$V_{\text{BOOST_OVPL}} = V_{\text{BOOST}} + \left(\frac{R_1}{R_2} + 1 \right) \times (V_{\text{FB_OVPL}} - V_{\text{REF}}) \quad (4)$$

where

- $V_{\text{FB_OVPL}} = 1.423\text{V}$
- $V_{\text{REF}} = 1.21\text{V}$

When the boost OVP_HIGH level is reached the boost controller enters fault recovery mode, and the BSTOVPH_STATUS bit is set. The boost OVP high-voltage threshold also changes dynamically with current boost voltage and is calculated in [Equation 5](#):

$$V_{\text{BOOST_OVPH}} = V_{\text{BOOST}} + \left(\frac{R_1}{R_2} + 1 \right) \times (V_{\text{FB_OVPH}} - V_{\text{REF}}) \quad (5)$$

where

- $V_{\text{FB_OVPH}} = 1.76\text{V}$
- $V_{\text{REF}} = 1.21\text{V}$

When the boost UVP level is reached the boost controller starts a 110ms OCP counter. The LP8866S-Q1 device enters the fault recovery mode and sets the BSTOCP_STATUS bit if the boost voltage does not rise above the UVP threshold before the timer expires. The boost UVP voltage threshold also changes dynamically with current boost voltage and is calculated in [Equation 6](#):

$$V_{\text{BOOST_UVP}} = V_{\text{BOOST}} - \left(\frac{R_1}{R_2} + 1 \right) \times (V_{\text{REF}} - V_{\text{UVP}}) \quad (6)$$

where

- $V_{\text{UVP}} = 0.886\text{V}$
- $V_{\text{REF}} = 1.21\text{V}$

6.3.6.3.2 FB Divider Using Three-Resistor Method

A FB-pin circuit using a three-resistor divider circuit can be used for applications where less than 200kΩ resistors are required.




Figure 6-6. Three-Resistor FB Divider Circuit

Maximum boost voltage can be calculated with Equation 7. The maximum boost voltage can be reached during OPEN string detection or if all LED strings are left disconnected.

$$V_{\text{BOOST_MAX}} = \left(\frac{R_1 \times R_3}{R_2} + R_1 + R_3 \right) \times I_{\text{SEL_MAX}} + \left(\frac{R_1}{R_2} + 1 \right) \times V_{\text{REF}} \quad (7)$$

where

- $V_{\text{REF}} = 1.21\text{V}$
- $I_{\text{SEL_MAX}} = 38.7\mu\text{A}$
- R_1 / R_2 normal recommended range is 7 to 15

The minimum boost voltage must be less than the minimum LED string voltage. Minimum boost voltage is calculated in Equation 8:

$$V_{\text{BOOST_MIN}} = \left(\frac{R_1}{R_2} + 1 \right) \times V_{\text{REF}} \quad (8)$$

When the boost OVP_LOW level is reached the boost controller stops switching the boost FET, and the BSTOVPL_STATUS bit is set. The LED drivers are still active during this condition, and the boost resumes normal switching operation once the boost output level falls. The boost OVP low voltage threshold changes dynamically with current boost voltage. It is calculated in Equation 9:

$$V_{\text{BOOST_OVPL}} = V_{\text{BOOST}} + \left(\frac{R_1}{R_2} + 1 \right) \times (V_{\text{FB_OVPL}} - V_{\text{REF}}) \quad (9)$$

where

- $V_{\text{FB_OVPL}} = 1.423\text{V}$
- $V_{\text{REF}} = 1.21\text{V}$

When the boost OVP_LOW level is reached the boost controller enters fault recovery mode, and the BSTOVPH_STATUS bit is set. The boost OVP high-voltage threshold also changes dynamically with current boost voltage and is calculated in [Equation 10](#):

$$V_{\text{BOOST_OVPH}} = V_{\text{BOOST}} + \left(\frac{R_1}{R_2} + 1 \right) \times (V_{\text{FB_OVPH}} - V_{\text{REF}}) \quad (10)$$

where

- $V_{\text{FB_OVPH}} = 1.76\text{V}$
- $V_{\text{REF}} = 1.21\text{V}$

When the boost UVP level is reached the boost controller starts a 110ms OCP counter. The LP8866S-Q1 device enters the fault recovery mode and sets the BSTOCP_STATUS bit if the boost voltage does not rise above the UVP threshold before the timer expires. The boost UVP voltage threshold also changes dynamically with current boost voltage and is calculated in [Equation 11](#):

$$V_{\text{BOOST_UVP}} = V_{\text{BOOST}} - \left(\frac{R_1}{R_2} + 1 \right) \times (V_{\text{REF}} - V_{\text{UVP}}) \quad (11)$$

where

- $V_{\text{UVP}} = 0.886\text{V}$
- $V_{\text{REF}} = 1.21\text{V}$

6.3.6.3.3 FB Divider Using External Compensation

The device has internal compensation network to keep the DC-DC control loop in good stability in most cases. However, an additional external compensation network could also be added on FB-pin to offer more flexibility in loop design or solving some extreme use-cases.




Figure 6-7. External Compensation Network

This network will create one additional pole and one additional zero in the loop.

$$f_{\text{POLE_COMP}} = \frac{1}{2\pi[(R_1 \parallel R_2) + R_4]C_{\text{COMP}}} \tag{12}$$

$$f_{\text{ZERO_COMP}} = \frac{1}{2\pi R_4 C_{\text{COMP}}} \tag{13}$$

It could be noted that R₃ doesn't take part in the compensation. So this external compensation network could be both used in two-divider network and T-divider network with no equation change.

In real application, for example, when DC-DC loop has stability concern, putting the additional pole in 1kHz and the additional zero in 2kHz will suppress the loop gain by approximately 6dB after 2kHz. This will benefit gain margin and phase margin a lot.

6.3.6.4 Boost Sync and Spread Spectrum

Spread spectrum function could be enabled when BST_SYNC pin is high and disabled when BST_SYNC pin is low.

If an external CLK signal is on the BST_SYNC pin, the boost controller can be clocked by this signal. If the clock disappears later, the boost continues operation at the frequency defined by RBST_FSET resistor, and the spread spectrum function will be enabled or disabled depending on the final pin level of BST_SYNC.

Table 6-3. Boost Synchronization Mode

BST_SYNC PIN LEVEL	BOOST CLOCK MODE
Low (GND)	Spread spectrum disabled
High (VDDIO)	Spread spectrum enabled
100kHz to 2222kHz clock frequency	Spread spectrum disabled, external synchronization mode

If using the external BST_SYNC input, the R_{BST_SET} resistor should be chosen the closest boost frequency options with the external frequency.

The spread spectrum function helps to reduce EMI noise around the switching frequency and its harmonic frequencies. The internal spread spectrum function modulates the boost frequency $\pm 3.3\%$ to 7.2% from the central frequency with a 200Hz to 1.2kHz modulation frequency. The switching frequency variation is programmable by SPREAD_RANGE register, and the modulation frequency is programmable by SPREAD_MOD_FREQ register. The spread-spectrum function cannot be used when an external synchronization clock is used.

Table 6-4. Spread Spectrum Frequency Range

SPREAD_RANGE (Binary)	SWITCHING FREQUENCY VARIATION
00	$\pm 3.3\%$
01	$\pm 4.3\%$
10 (Default)	$\pm 5.3\%$
11	$\pm 7.2\%$

Table 6-5. Spread Spectrum Modulation Frequency

SPREAD_MOD_FREQ (Binary)	MODULATION FREQUENCY
00 (Default)	200Hz
01	500Hz
10	800Hz
11	1200Hz

6.3.6.5 Boost Output Discharge

When the EN pin is pulled low, the device stops the boost controller and LED current sinks, turns off the power-line FET, and starts to discharge the boost output. The discharge pin typically sinks 30mA current. The discharge duration is 400ms. After 400ms, the device shuts down. The DISCHARGE pin must be connected with boost output for normal operation.

There is one internal comparator to monitor the voltage of DISCHARGE pin. As soon as the voltage of DISCHARGE pin is higher than V_{BST_OVPH} (typically 50V), the device enters into fault recovery mode, and BST_OVPH fault is reported. This provides further protection if boost voltage is out of control because of system failure.

Discharge function is only available in HTSSOP package. It's not available in QFN package.

6.3.6.6 Light Load Mode

The DC-DC controller will enter into light load mode in below condition:

- V_{IN} voltage is very close to V_{OUT}
- Loading current is very low
- PWM pulse width is very short

When DC-DC converter enters into light load mode, it stops switching occasionally to make sure output voltage won't rise up too much. It could also be called as PFM mode, since the DC-DC converter switching frequency will change in this mode.

6.3.7 LED Current Sinks

6.3.7.1 LED Output Current Setting

The maximum output LED current is set by an external resistor value. For the application only using external resistor R_{ISET} to set the maximum LED current for each string, the Equation 14 is used to calculate the current setting of all strings:

$$I_{LED} = \frac{1.21V}{R_{ISET}} \times 2580 \quad (14)$$

The LEDx_CURRENT[11:0] registers can also be used to adjust strings current down from this maximum. The default value for LEDx_CURRENT[11:0] registers is the maximum 0xFFFF(4095). Equation 15 is used to calculate the current setting of an individual string:

$$I_{LED} = \left(\frac{1.21V}{R_{ISET}} \times 2580 \right) \times \left(\frac{LED_CURRENT[11:0]}{4095} \right) \quad (15)$$

For high accuracy of LED current, the ILED current is recommended to set in range from 30mA to 200mA. So the R_{ISET} value is in the range from 15.6kΩ to 104kΩ.




Figure 6-8. LED Driver Current Setting Circuit

6.3.7.2 LED Output String Configuration

The Six LED driver channels of the LP8866S-Q1 device is configured by the LED_SET resistor, which supports applications using one to Six LED strings. Resistor with 1% accuracy is needed to ensure proper operation. The driver channels can also be tied together in groups of one, two or three. This allows the LP8866S-Q1 device to drive three 300mA LED strings, two 450mA LED strings, or one 900mA LED string. The LED strings are always appropriately phase shifted for their string configuration. This reduces the ripple seen at the boost output, which allows smaller output capacitors and reduces audible ringing in the capacitors. Phase shift increases the load frequency, which can move potential capacitor noise above the audible band while still keeping PWM frequency low to support a higher dimming ratio.

When the LP8866S-Q1 device is firstly powered on, the string configuration is configured by the LED_SET resistor and the phases of each channel are automatically configured. The LED string configuration must not be changed unless the LP8866S-Q1 is powered off in shutdown state. The unused LEDx pins should be tied to ground.

Table 6-6. LED Output String Configuration

R_LED_SET (kΩ)	CONFIGURATION	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	AUTOMATIC PHASE SHIFT
3.92	6 Channels	150mA	150mA	150mA	150mA	150mA	150mA	60°
4.75	5 Channels	150mA	150mA	150mA	150mA	150mA	(Tied to GND)	72°
5.76	4 Channels	150mA	150mA	150mA	150mA	(Tied to GND)	(Tied to GND)	90°
7.87	3 Channels	150mA	150mA	150mA	(Tied to GND)	(Tied to GND)	(Tied to GND)	120°
11	2 Channels	150mA	150mA	(Tied to GND)	(Tied to GND)	(Tied to GND)	(Tied to GND)	180°
17.8	3 Channels	300mA		300mA		300mA		120°
42.2	2 Channels	450mA			450mA			180°
124	1 Channels	900mA						None

6.3.7.3 LED Output PWM Clock Generation

The LED PWM frequency is asynchronous from the input PWM frequency. The LED PWM frequency is generated from the internal 20MHz oscillator and can be set to eight discrete frequencies from 152Hz to 19.531kHz. The PWM dimming resolution is highest when the lowest PWM frequency is used. The PWM_FSET resistor determines the LED PWM frequency based on [Table 6-8](#). PWM resolution in [Table 7-8](#) is with PWM dither disabled.

6.3.8 Brightness Control

The LP8866S-Q1 supports global brightness control for all LED strings through either duty cycle input on PWM pin or register by I2C bus. An internal 20MHz clock is used for generating PWM outputs.

6.3.8.1 Brightness Control Signal Path

The BRT_MODE register selects whether the input to the display brightness path is the PWM input pin or DISP_BRT register. PWM input control will be the default setup after power on. The brightness control signal path diagram is shown in Figure 6-9

The display brightness path has sloper function that can be enabled. By default the sloper function is enabled. The sloper and dither function also can be programmable by I2C control. The sloper function is described in Section 6.3.8.7, and the dither function is described in Section 6.3.8.9.




Figure 6-9. LP8866S-Q1 Brightness Path Diagram

6.3.8.2 Dimming Mode

Dimming mode can be adjusted via an external resistor to MODE pin (see Table 6-7). Resistor with 1% accuracy is needed to ensure proper operation.

Table 6-7. Dimming Mode Configuration

R_MODE (kΩ)	MODE	I2C Address
3.92	Phase-shift PWM Mode	0x2B
4.75	Hybrid Mode	0x2B
5.76	Current Dimming Mode	0x2B
7.87	Direct PWM Mode	0x2B
11	Phase-shift PWM Mode	0x2A
17.8	Hybrid Mode	0x2A
42.2	Current Dimming Mode	0x2A
124	Direct PWM Mode	0x2A

6.3.8.3 LED Dimming Frequency

The LED dimming frequency is asynchronous from the input PWM frequency for phase-shift PWM mode and hybrid dimming mode. The LED dimming frequency is generated from the internal 20MHz oscillator and can be set to eight discrete frequencies from 152Hz to 19.531kHz. The PWM dimming resolution is highest when the lowest PWM frequency is used. The PWM_FSET resistor determines the LED Dimming frequency based on [Table 6-8](#). Resistor with 1% accuracy is needed to ensure proper operation. PWM resolution in [Table 6-8](#) is with PWM dither disabled.

Table 6-8. LED PWM Frequency Selection

R_PWM_FSET (kΩ)	LED PWM FREQUENCY (Hz)	PWM DIMMING RESOLUTION (bits)
3.92	152	16
4.75	305	16
5.76	610	15
7.87	1221	14
11	2441	13
17.8	4883	12
42.2	9766	11
124	19531	10

6.3.8.4 Phase-Shift PWM Mode

In Phase-Shift PWM mode, all current active channels are turned on and off at LED dimming frequency with a constant delay. However, the number of used channels or channel groups determine the phase delay time between two neighboring channels as shown in [Figure 6-10](#).




Figure 6-10. Phase-Shift Dimming Diagram

6.3.8.5 Hybrid Mode

In addition to phase-shift PWM dimming, LP8866S-Q1 supports a hybrid-dimming mode. Hybrid dimming combines PWM and current modes for brightness control for the display brightness path. By using hybrid dimming, dimming ratio could be increased by another 8 times. In hybrid mode, PWM dimming is used for low brightness range of brightness, and current dimming is used for high brightness levels as shown in Figure 6-11. Current dimming control enables improved optical efficiency due to increased LED efficiency at lower currents. PWM dimming control at low brightness levels ensures linear and accurate control. Hybrid mode can be selected through resistor value at MODE pin as Table 6-7. The PWM and current modes transition threshold can be set at 12.5% or at 0% brightness. The latter selection allows for pure current dimming control mode.




Figure 6-11. Hybrid Dimming Diagram

6.3.8.6 Direct PWM Mode

In direct PWM mode, all active channels are turned on and off and are synchronized with the input PWM signal.




Figure 6-12. Direct PWM Dimming Diagram

6.3.8.7 Sloper

An optional sloper function makes the transition from one brightness value to another optically smooth. By default the advanced sloper is enabled with a 200ms linear sloper duration. Transition time between two brightness values is programmed with the SLOPE_SELECT[2:0] bits (when 000, sloper is disabled). With advanced sloper enabled the brightness changes are further smoothed to be more pleasing to the human eye. Advanced slope is enabled with ADV_SLOPE_ENABLE register bit.




Figure 6-13. Brightness Sloper

6.3.8.8 PWM Detector Hysteresis

PWM detector has an internal hysteresis function. It means when PWM input is used (except direct PWM mode), PWM output duty cycle will change only when PWM input duty cycle changes by more than 0.19%. This is to avoid the PWM duty cycle sampling error due to the onboard PWM signal's rising/falling time.

6.3.8.9 Dither

The number of brightness steps when using LED output PWM dimming is equal to the 20MHz oscillator frequency divided by the LED PWM frequency (set by PWM_FSET resistor). The PWM duty cycle dither is a function the LP8866S-Q1 uses to increase the number of brightness dimming steps beyond this oscillator clock limitation. The dither function modulates the LED driver output duty cycle over time to create more possible average brightness levels. The DITHER_SELECT[3:0] register bits control the level of dither, disabled, 1, 2, 3 or 4 bits using the I2C interface. By default the dither is disabled.

When the 1-bit dither is selected, to support higher brightness resolution, the width of every second PWM pulse could be increased by one LSB (one 20MHz clock period). When the 3-bit dither is selected, within a sequence of 8 PWM periods the number of pulses with increased length varies depending on the dither value: dither value 000 - all 8 pulses at default length; 001 - one of the 8 pulses is longer; 010 - two of the 8 pulses are longer, and so forth, until at 111 - seven of the 8 pulses have increased length. Figure 6-14 shows one example of PWM output dither.




Figure 6-14. PWM Dither Example

The dither block also helps in low brightness scenario when dimming ratio is limited by LED PWM output frequency and the LED output pulse is less than the minimum pulse width (200ns). In such scenario, the dither block will skip some of the PWM pulses to reduce the brightness further, enabling high dimming ratio. The end result is that the LED PWM frequency is reduced as more and more minimum pulses are skipped or dithered out. At the same time, dither block will also guarantee that the minimum LED PWM frequency is not less than 152Hz to ensure no brightness flickering. Figure 6-15 shows how the dither works in low brightness scenario.




Figure 6-15. Minimum Brightness Dither Example

6.3.9 Protection and Fault Detections

The LP8866S-Q1 device includes fault detections for LED open, short and short-to-GND conditions, boost input undervoltage, overvoltage and overcurrent, boost output overvoltage and overcurrent, VDD undervoltage, die overtemperature and external components. The host can monitor the status of the faults in registers SUPPLY_FAULT_STATUS, BOOST_FAULT_STATUS and LED_STATUS.

6.3.9.1 Supply Faults

6.3.9.1.1 V_{IN} Undervoltage Faults (V_{INUVLO})

The LP8866S-Q1 device supports V_{IN} undervoltage and overvoltage protection. The undervoltage threshold is programmable through external resistor divider on UVLO pin. If during operation of the LP8866S-Q1 device, the UVLO pin voltage falls below the UVLO falling level (0.787V typical), the boost, LED outputs, and power-line FET will be turned off, and the device will enter STANDBY mode. The V_{INUVLO_STATUS} bit is also set in the SUPPLY_FAULT_STATUS register, and the INT pin is triggered. When the UVLO voltage rises above the rising threshold level the LP8866S-Q1 exits STANDBY and begins the start-up sequence.




Figure 6-16. V_{IN} UVLO Setting Circuit

The following equation is used to calculate the UVLO threshold for V_{IN} rising edge:

$$V_{IN_{UVLO_RISING}} = \left(\frac{R_4}{R_5} + 1 \right) \times V_{IN_{UVLO_TH}} \quad (16)$$

where

- $V_{IN_{UVLO_TH}} = 0.787V$

The hysteresis of UVLO threshold can be designed and calculated with the following equation.

$$V_{IN_{HYST}} = R_4 \times I_{UVLO} \quad (17)$$

where

- $I_{UVLO} = 5\mu A$

So the following equation can be used for UVLO threshold for V_{IN} falling edge:

$$V_{IN_{UVLO_FALLING}} = V_{IN_{UVLO_RISING}} - V_{IN_{HYST}} \quad (18)$$

The bottom resistors, R_5 of voltage divider is able to be disconnected to the GND through an additional external N-type of FET as Figure 6-17. This design is to minimize the current leakage from V_{IN} in shutdown mode to extend the battery life.




Figure 6-17. V_{IN} UVLO Setting Circuit Without Current Leakage Path

6.3.9.1.2 V_{IN} Overvoltage Faults (V_{INOVP})

The overvoltage threshold for V_{IN} rising edge is internal fixed at typical 43 V. If during LP8866S-Q1 operation, VSENSE_P pin voltage rises above the OVP rising threshold, boost, LED outputs, and power-line FET will be turned off, and the device will enter STANDBY mode. The VINOVP_STATUS bit will also be set in the SUPPLY_FAULT_STATUS register, and the INT pin will be triggered. When the VSENSE_P pin voltage falls below the falling threshold level, the LP8866S-Q1 exits STANDBY and begins the start-up sequence.

6.3.9.1.3 V_{DD} Undervoltage Faults (V_{DDUVLO})

If during LP8866S-Q1 device operation VDD falls below VDDUVLO falling level, boost, power-line FET, and LED outputs are turned off, and the device enters STANDBY mode. The VDDUVLO_STATUS fault bit will be set in the SUPPLY_FAULT_STATUS register, and the INT pin will be triggered. The LP8866S-Q1 restarts automatically to ACTIVE mode when VDD rises above VDDUVLO rising threshold.

6.3.9.1.4 V_{IN} OCP Faults (V_{INOCP})

If during LP8866S-Q1 device operation voltage drop on RISENSE resistor rises above 220mV, boost, power-line FET, and LED outputs are turned off, and the device enters Fault Recovery mode and then attempt to restart 100ms after fault occurs. The VINOCP_STATUS fault bit are set in the SUPPLY_FAULT_STATUS register, and the INT pin is triggered.

$$I_{VIN_OCP} = \frac{V_{IN_OCP_TH}}{R_{ISENSE}} \quad (19)$$

where

- $V_{IN_OCP_TH} = 220\text{mV}$

6.3.9.1.4.1 V_{IN} OCP Current Limit vs. Boost Cycle-by-Cycle Current Limit

V_{IN} OCP current limit is totally different from boost cycle-by-cycle current limit.

Boost cycle-by-cycle current limit is to protect the DC/DC components (inductor, schottky diode and switching MOSFET) in normal scenario, avoiding current running over their max limit. The normal scenario means when loading has sharp change or input voltage has sharp change. It won't trigger any device fault.

V_{IN} OCP current limit is to protect system from critical system hazard (e.g, inductor short, switching MOSFET short). It will trigger the device to shutdown all the LED channels and enter into fault recovery state.

V_{IN} OCP current limit should be always greater than boost cycle-by-cycle current limit. This means R_{ISENSE} should be always no smaller than R_{SENSE} .

6.3.9.1.5 Charge Pump Faults (CPCAP, CP)

If during LP8866S-Q1 device operation voltage of CPUMP pin falls below typical 4.2V, boost, power-line FET, and LED outputs are turned off, and the device enters Fault Recovery mode and then attempt to restart 100ms after fault occurs. The CP_STATUS fault bit will be set in the SUPPLY_FAULT_STATUS register, and the INT pin are triggered.

If during LP8866S-Q1 device initialization, the charge pump fly capacitor is disconnected or shorted, charge pump are turned off. In result, boost, power-line FET, and LED outputs are turned off, and the device enters Fault Recovery mode and then attempt to restart 100 ms after fault occurs. Both CPCAP_STATUS and CP_STATUS fault bits are set in the SUPPLY_FAULT_STATUS register, and the INT pin are triggered.

6.3.9.1.6 CRC Error Faults (CRCERR)

If during LP8866S-Q1 device initialization, the factory default configuration for registers, options and trim bits are not corrected loaded from memory, LP8866S-Q1 keeps operating normally, unless other fault criteria is triggered. The CRCERR_STATUS fault bit are set in the SUPPLY_FAULT_STATUS register and the INT pin are triggered.

6.3.9.2 Boost Faults

6.3.9.2.1 Boost Overvoltage Faults (BSTOVPL, BSTOVPH)

Boost overvoltage is detected if the FB pin voltage exceeds the V_{FB_OVPL} threshold. When boost overvoltage is detected, BSTOVPL_STATUS bit will be set in the BOOST_FAULT_STATUS register. The boost FET stops switching, and the output voltage will be automatically limited. If the BSTOVPL_STATUS bit is continually set (that is, reappears after clearing), it may indicate an loop issue in the application. Boost overvoltage low is monitored during device Boost Softstart and Normal mode.

A second boost overvoltage high fault is detected if the FB pin voltage exceeds the V_{FB_OVPH} threshold or the DISCHARGE pin voltage exceeds the V_{BST_OVPH} . The LP8866S-Q1 device enters the fault recovery state to protect system damage from a high boost voltage. When boost overvoltage is detected, BSTOVPH_STATUS bit is set in the BOOST_FAULT_STATUS register. A fault interrupt is also generated. The device enters Fault Recovery mode and then attempt to restart after 100ms. Boost overvoltage high is monitored during Boost Softstart and Normal mode.

6.3.9.2.2 Boost Overcurrent Faults (BSTOCP)

Boost overcurrent is detected if the FB pin voltage drops below the V_{UVP} threshold for 110ms. If the boost overcurrent timer expires before the output voltage recovers, the BSTOCP_STATUS bit is set in the BOOST_FAULT_STATUS register. The fault recovery state is entered, and a fault interrupt is generated. The device will enter Fault Recovery mode and then attempt to restart after 100ms. If the BSTOCP_STATUS bit is permanently set, it may indicate an issue in the application. Boost overcurrent is monitored from the boost start, and fault may trigger during boost start-up.

6.3.9.2.3 LEDSET Resistor Missing Faults (LEDSET)

The LEDSET resistor missing or invalid is detected if the resistor is not assembled or not valid value as requested during the initialization. The LP8866S-Q1 device defaults to 6-channel/150mA configuration if the LEDSET resistor is missing or invalid. The LEDSET_STATUS fault bit is set in the BOOST_FAULT_STATUS register. The LEDSET resistor missing or invalid fault will not be monitored after initialization, so that the LP8866S-Q1 is operating in the configuration determined during initialization even though the LEDSET resistor is missing or invalid after initialization.

6.3.9.2.4 MODE Resistor Missing Faults (MODESEL)

The MODE resistor missing or invalid is detected if the resistor is not assembled or not valid value as requested during the initialization. LP8866S-Q1 defaults to phase-shift PWM mode with I2C address 0x2A if the MODE resistor is missing or invalid. The MODESEL_STATUS fault bit will be set in the BOOST_FAULT_STATUS register. The MODE resistor missing or invalid fault is not monitored after initialization, so that the LP8866S-Q1 operates in the mode determined during initialization even though the MODE resistor is missing or invalid after initialization.

6.3.9.2.5 FSET Resistor Missing Faults (FSET)

The FSET resistor missing or invalid for both BOOST_FSET and PWM_FSET is detected if any one of them is not assembled or not a valid value as requested during the initialization. LP8866S-Q1 defaults the switching frequency of boost to 400kHz if BOOST_FSET resistor is missing or invalid, or PWM dimming frequency to 305Hz if PWM_FSET resistor is missing or invalid. The FSET_STATUS fault bit is set in the BOOST_FAULT_STATUS register. The FSET resistor missing or invalid fault is not monitored after initialization, so that the LP8866S-Q1 device operates at the boost switching frequency and the PWM dimming frequency determined during initialization even though the FSET resistor is missing or invalid after initialization.

6.3.9.2.6 ISET Resistor Out of Range Faults (ISET)

If the ISET pin resistor is shorted to GND during normal operation, the maximum current for each LED channel can be calculated in [Equation 20](#):

$$I_{LED_ISET_FAULT} = I_{LED_LIMIT} \times \left(\frac{LED_CURRENT[11:0]}{4095} \right) \quad (20)$$

where

- $I_{LED_LIMIT} = 280\text{mA}$

LED_CURRENT[11:0] register will be automatically modified to 1/4 of latest programmed data. if it is not programmed after device enabling, the default value of LED_CURRENT[11:0] register is 0xFFF and automatically modified to 0x3FF after the fault occurs. If ISET pin voltage returns back to above 1.1V, the LED_CURRENT[11:0] register data automatically returns to latest programmed data. The ISET_STATUS fault bit will be set in the BOOST_FAULT_STATUS register and the INT pin is triggered.

6.3.9.2.7 Thermal Shutdown Faults (TSD)

If the die temperature of LP8866S-Q1 reaches the thermal shutdown threshold T_{SD} , the boost, power-line FET, and LED outputs on LP8866S-Q1 shuts down to protect the device from damage. Fault status bit TSD_STATUS bit will be set, and the INT pin will be triggered. The device restarts the power-line FET, the boost, and LED outputs when temperature drops by TSD_HYS amount.

6.3.9.3 LED Faults

6.3.9.3.1 Open LED Faults (OPEN_LED)

During normal boost operation, boost voltage is raised if any of the used LED outputs falls below the LED_DRV_HEADROOM threshold level. Open LED fault is detected if boost output voltage has reached the maximum and at least one LED output is still below the threshold. The open string is then disconnected from the boost adaptive control loop and its output is disabled. Any LED fault sets the status bit LED_STATUS and an interrupt is generated unless LED interrupt is disabled. The detail of open LED faults can be read from bits OPEN_LED and LEDx_FAULT (x = 1...6). These bits maintain their value until device power-down. But the LED_STATUS bit could be cleared by the interrupt clearing procedure. If a new LED fault is detected, LED_STATUS is set and an interrupt generated again.




Figure 6-18. LED Open and Short Detection Logic

6.3.9.3.2 Short LED Faults (SHORT_LED)

Short LED fault is detected if one or more LED outputs are above the $V_{LED\text{SHORT}}$ typical 5.4V and at least one LED output is inside the normal operation window (see [Figure 6-18](#)). Shorted string is disconnected from the boost adaptive control loop and the LED PWM output is disabled. LED_STATUS status bit is set and an interrupt generated similarly as in open LED case. Detailed shorted LED fault can be read from bits SHORT_LED and LEDx_FAULT ($x = 1\dots6$), indicating the faulty LED) in LED_FAULT_STATUS register.

In HUD application, when output channels are connected as groups and only one or two groups are active, one more special condition will trigger the short LED fault. This is when boost adaptive voltage comes to minimum and one of the LED channels voltage is still higher than $V_{HEADROOM} + V_{HEADROOM_HYS}$.

6.3.9.3.3 LED Short to GND Faults (GND_LED)

During boost soft start and normal boost operation, if LED output is lower than $V_{SHORTGND}$ for 20ms, device turns off the corresponding LED output channel and output a typical 6mA current for 300 μ s period again. After this operation, if output voltage is still lower than $V_{HEADROOM}$, LED short to GND fault will be reported.

If LED short to GND is reported, boost, LED outputs and power-line FET is turned off, the device will enter Fault Recovery mode. LED_STATUS bit is set and an interrupt generated similarly as in open LED case. LED short to GND fault reason can be read from bits LED_GND and LEDx_FAULT ($x = 1\dots6$) in LED_FAULT_STATUS register. These bits maintain their value until device powers are down while the LED_STATUS bit is cleared by the interrupt clearing procedure.

6.3.9.3.4 Invalid LED String Faults (INVSTRING)

During device initialization, any of un-used LED outputs pins are checked whether connected to GND or not. If they are not connected to GND as expected, the LP8866S-Q1 reports invalid string fault and tries to function normally if possible. The INVSTRING_STATUS fault bit is set in the LED_FAULT_STATUS register, and the INT pin is triggered. The LEDSET resistor missing or invalid fault is not detected after initialization, so that the LP8866S-Q1 operates in the configuration determined during initialization even though the LEDSET resistor is missing or invalid after initialization.

6.3.9.3.5 I2C Timeout Faults

If chip receives I2C command without STOP signal for 500ms, I2C communication block auto resets and waits for the next command. I2C_ERROR_STATUS fault bit is set in the LED_FAULT_STATUS register, and the INT pin is triggered.

6.3.9.4 Overview of the Fault and Protection Schemes

Table 6-9. Fault and Protection Schemes

FAULT NAME	STATUS BIT	CONDITION	TRIGGER FAULT INTERRUPT	ENTER FAULT RECOVERY	ACTION
V _{IN} undervoltage	VINUVLO_STATUS	UVLO voltage falls below 0.787V.	Yes	Yes	Device goes to standby and then attempts to restart once the input voltage rises above threshold.
V _{IN} overvoltage	VINOVP_STATUS	V _{IN} voltage rises above 43V.	Yes	Yes	Device goes to standby and waits until input voltage falls below threshold before restarting.
V _{DD} undervoltage	VDDUVLO_STATUS	V _{DD} level falls below VDDUVLO threshold.	Yes	No	Device restarts once VDD level rises above VDDUVLO threshold.
V _{IN} overcurrent	VINOCP_STATUS	Voltage across R _{ISENSE} exceeds 220mV.	Yes	Yes	Device goes to Fault Recovery and then attempts to restart 100ms after fault occurs.
Charge pump fault	CP_STATUS	Charge pump voltage level is abnormal.	Yes	Yes	Device goes to Fault Recovery and then attempts to restart 100ms after fault occurs.
Charge pump components missing	CPCAP_STATUS	Charge pump is missing components.	Yes	No	Charge pump is disabled. Charge pump fault will be reported. Device tries to keep normal operation.
Boost sync clock invalid fault	BSTSYNC_STATUS	Device is enabled while a valid external SYNC clock is running. Then SYNC stops or changes to frequency < 75kHz.	Yes	No	Defaults to internal clock frequency selected by BST_FSET resistor. If BST_SYNC input is held high then spread spectrum is enabled. If BST_SYNC input is held low then spread spectrum is disabled.
CRC error	CRCERR_STATUS	Factory default configuration for registers, options and trim bits are not correctly loaded from memory.	Yes	No	Device functions normally, if possible.
Boost OVP low	BSTOVFLOW_STATUS	FB pin voltage rises above V _{FB_OVPL} level.	No	No	Boost stops switching until boost voltage level falls. The device remains in normal mode with LED drivers operational.
Boost OVP high	BSTOVPH_STATUS	FB pin voltage rises above V _{FB_OVPH} level or DISCHARGE pin voltage rises above V _{BST_OVPH} .	Yes	Yes	Device goes to Fault Recovery and waits until output voltage falls below threshold before restarting.
Boost overcurrent	BSTOCP_STATUS	FB pin voltages falls below V _{UVP} level for 110ms.	Yes	Yes	Device goes to Fault Recovery and then attempts to start 100ms after fault occurs.
LEDSET detection fault	LEDSET_STATUS	LEDSET resistor missing or invalid.	No	No	Defaults to 6-channel / 150mA configuration.
MODE detection fault	MODESEL_STATUS	MODE resistor missing or invalid.	No	No	Defaults to phase-shift PWM mode, I2C address is 0x2A.
FSET detection fault	FSET_STATUS	BST_FSET or PWM_FSET resistor are missing or an invalid value.	No	No	Device keeps operating at 400-kHz switching frequency for boost converter and 305Hz for PWM dimming frequency.

Table 6-9. Fault and Protection Schemes (continued)

FAULT NAME	STATUS BIT	CONDITION	TRIGGER FAULT INTERRUPT	ENTER FAULT RECOVERY	ACTION
ISET resistor fault	ISET_STATUS	ISET pin voltage is pulled down to below 1V due to ISET pin resistor shorted to GND	Yes	No	LED_CURRENT[11:0] is written to 0x3FF. Total LED current limited to 70mA.
Thermal shutdown	TSD_STATUS	Junction temperature rises above T_{SD} threshold.	Yes	Yes	Device goes to standby and then attempts to restart once die temperature falls below threshold.
Open LED string	LED_STATUS_OPEN_LED	Headroom voltage on one or more channels is below minimum level and boost has adapted to maximum level.	Yes	No	Faulted LED string is disabled and removed from adaptive boost control loop. String is re-enabled next power cycle.
LED internal short	LED_STATUS_SHORT_LED	Headroom voltage on one or more channels is above the SHORTED_LED_THRESHOLD for > 5ms while the headroom of at least one channel is still below this threshold.	Yes	No	Faulted LED string is disabled and removed from adaptive boost control loop. String is re-enabled next power cycle.
LED short to GND	LED_STATUS_GND_LED	During PL FET SOFT START, voltage of one or more used LED output is below $V_{HEADROOM}$ when small test current is injected. In BOOST_SU and Normal Stage, voltage of one or more used LED output is below $V_{SHORTGND}$ and keeps still when the corresponding channel is off and small test current is injected.	Yes	Yes	Device goes to Fault Recovery and then attempts to restart 100 ms after fault occurs.
Invalid LED string detected	INVSTRING_STATUS	Configured unused LED output is detected not short to GND.	Yes	No	Device functions normally, if possible.
I2C timeout	I2C_ERROR_STATUS	Device receives I2C command without STOP signal for 500ms.	Yes	No	Device functions normally and waits for the next I2C command.

6.4 Device Functional Modes

6.4.1 State Diagram




Figure 6-19. State Machine Diagram

6.4.2 Shutdown

When EN is pulled low, boost, power-line FET, and LED outputs are turned off, and the device tries to discharge the boost output for 400ms. After this, the device is totally turned off.

6.4.3 Device Initialization

After POR is released device initialization begins. During this state the LDO is started up, EEPROM default and trim configurations are loaded, LEDSET, MODE, BOOST_FSET and PWM_FSET resistors are detected.

6.4.4 Standby Mode

Starting from Standby mode, the device can be accessed with I2C to change any configuration registers.

Standby Mode is immediately switched to Power-line FET Soft Start mode if there's no fault.

6.4.5 Power-line FET Soft Start

Power-line FET is gradually enabled during this 25ms long state. Boost input and output capacitors are charged to V_{IN} level. V_{IN} faults for OCP, OVP, and UVP and fault for LED short to GND are enabled.

6.4.6 Boost Start-Up

Boost voltage is ramped to initial boost voltage level with reduced current limit for 50ms. All boost faults are now enabled.

6.4.7 Normal Mode

LED drivers are enabled when brightness is greater than zero. All LED faults are active.

6.4.8 Fault Recovery

Some critical faults can trigger fault recover state. LED drivers, boost converter, and power-line FET are disabled for 100ms, and the device attempts to restart from standby mode if EN is still high and brightness is greater than zero.

6.4.9 Latch Fault

If all LED strings are disabled due to faults then the LP8866S-Q1 enters the latch fault mode. This state can be exited only by pulling the EN pin low.

6.4.10 Start-Up Sequence




Figure 6-20. Start-Up Sequence Diagram


6.5 Programming

6.5.1 I2C-Compatible Interface

The LP8866S-Q1 device supports I2C interface to access and change the configuration. The 7-bit base slave address is 0x2A or 0x2B. The address could be configured through the resistor settings of MODE pin.

Write I2C transactions are made up of 4 bytes. The first byte includes the 7-bit slave address and Write bit. The 7-bit slave address selects the LP8866S-Q1 slave device. The second byte is eight bits register address. The last two bytes are the 16-bit register value.


Read I2C transactions are made up of 5 bytes. The first byte includes the 7-bit slave address and Write bit. The 7-bit slave address selects the LP8866S-Q1 slave device. The second byte is eight bits register address. The third byte includes the 7-bit slave address and Read bit. The last two bytes are the 16-bit register value returned from the slave.



where

- W bit = 0

Figure 6-21. I2C Write



where

- R bit = 1
- W bit = 0

Figure 6-22. I2C Read

6.5.2 Programming Examples

6.5.2.1 General Configuration Registers

The LP8866S-Q1 does not require any serial interface configuration. It can be simply controlled with the EN pin and PWM pin. Most of the device configuration is accomplished using external resistor values. If I2C interface is available then extended configuration is possible. The configuration registers can be written from standby state to normal state as shown in [Table 6-10](#).

Table 6-10. Configuration Registers

REGISTER NAME	FUNCTION
ADV_SLOPE_ENABLE	Enables advance sloper S-shape smoothing function.
DITHER_SELECT	Selects up to 3 bits of PWM dither for added dimming resolution.
SLOPE_SELECT	Selects duration for linear brightness sloper.
BRT_MODE	Selects PWM pin or DISPLAY_BRT register for brightness control.
SPREAD_RANGE	Selects up to 2 bits boost switching frequency spread spectrum range.
SPREAD_MOD_FREQ	Selects up to 2 bits boost switching frequency spread spectrum modulation frequency.
SPREAD_PSEUDO_EN	Enables pseudo random modulation for boost switching spread spectrum frequency.

6.5.2.2 Clearing Fault Interrupts

The LP8866S-Q1 has an INT pin to alert the host when a fault occurs. If I2C interface is available, the Interrupt Fault Status registers can be read back to learn which fault(s) have been detected. These status bits are located in the SUPPLY_STATUS, BOOST_STATUS and LED_STATUS registers. Each interrupt status has a STATUS bit and a CLEAR bit. To clear a fault interrupt status a 1 must be written to both the STATUS bit and CLEAR bit at the same time.

6.5.2.3 Disabling Fault Interrupts

By default, most of the LP8866S-Q1 faults trigger the INT pin. Each fault has two INT_EN bits. These bits are located in the SUPPLY_INT_EN, BOOST_INT_EN, and LED_INT_EN registers. If the INT_EN bit is read and returns 2b'10, the INT pin is triggered when that fault occurs. The fault interrupt can be disabled by writing 2b'01 to its INT_EN bits, or it can be enabled by writing 2b'11 to its INT_EN bits. There is also a GLOBAL fault interrupt that can be disabled to prevent any faults from triggering the INT pin.

6.5.2.4 Diagnostic Registers

The LP8866S-Q1 contains several diagnostic registers than can be read with the serial interface for debugging or additional device information. [Table 6-11](#) is a summary of the available registers.

Table 6-11. Diagnostic Registers

REGISTER NAME	FUNCTION
FSM_LIVE_STATUS	Current state of the functional state machine
PWM_INPUT_STATUS	Measured 16-bit duty cycle of the PWM pin input
LED_PWM_STATUS	16-bit LED PWM duty cycle from state machine
LED_CURRENT_STATUS	12-bit LED current DAC value from state machine
VBOOST_STATUS	10-bit value for adaptive boost voltage target — value is linear between VBOOST_MIN and VBOOST_MAX calculations
MODE_SEL_CFG	Dimming mode configuration from MODE detection
LED_STRING_CFG	LED string phase configuration from LEDSET detection
BOOST_FREQ_SEL	Boost switching frequency value from BST_FSET detection
PWM_FREQ_SEL	LED PWM frequency value from PWM_FSET detection

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The LP8866S-Q1 device is designed for automotive applications, and an input voltage V_{IN} is intended to be connected to the vehicle battery. Depending on the input voltage, the device may be used in either boost mode or SEPIC mode. The device is internally powered from the VDD pin, and voltage must be in 2.7V to 5.5V range. The device has flexible configurability through external components or by an I2C interface. If the VDD voltage is not high enough to drive an external nMOSFET gate, an internal charge pump must be used to power the gate driver (GD pin).

7.2 Typical Applications

7.2.1 Full Feature Application for Display Backlight

Figure 7-1 shows a full application for the LP8866S-Q1 device in a boost topology. It supports 6 LED strings in display mode, each at 150mA, with an automatic 60° phase shift. Brightness control register is used for LED dimming method through I2C communication. The charge pump is enabled for a 400kHz boost switching frequency with spread spectrum.




Figure 7-1. Full Feature Application for Display Backlight

7.2.1.1 Design Requirements

This typical LED-driver application is designed to meet the parameters listed in [Table 7-1](#):

Table 7-1. LP8866S-Q1 Full-Feature Design Parameters

DESIGN PARAMETER	VALUE
VIN voltage range	5V to 20V (Quiescent Voltage)
VDD voltage	3.3V
LED strings configuration	6 strings, 7 LEDs in series
Charge pump	Enabled
Brightness control	I2C
Output configuration	OUT1 to OUT6 are in phase shift mode (60°)
LED string current	150mA
Boost frequency	400kHz
Inductor	22 μ H at 6.5A saturation current
R _{ISENSE}	20m Ω
Power-line FET	Enabled
R _{SENSE}	30m Ω
Input/Output capacitors	C _{IN} and C _{OUT} : 1 \times 33 μ F electrolytic + 1 \times 10 μ F ceramic
Spread spectrum	Enabled
Discharge function	Enabled

7.2.1.2 Detailed Design Procedure

7.2.1.2.1 Inductor Selection

There are a few things to consider when choosing an inductor: inductance, current rating, and DC resistance (DCR). [Table 7-2](#) shows recommended inductor values for each operating frequency. The LP8866S-Q1 device automatically sets internal boost compensation controls depending on the selected switching frequency.

Table 7-2. Inductance Values for Boost Switching Frequencies

SW FREQUENCY (kHz)	INDUCTANCE (μH)
100	47
200	33
303	22
400	22
500	22
1818	10
2000	10
2222	10

The current rating of inductor must be at least 25% higher than maximum boost switching current $I_{SW(max)}$, which can be calculated with [Equation 21](#). TI recommends to use an inductor with low DCR to achieve good efficiency. Efficiency varies with load condition, switching frequency, and components. 80% can be used as a typical estimation. 65% efficiency needs to take into account in extreme condition.

$$I_{SW(max)} = \frac{\Delta I_L}{2} + \frac{I_{OUT(max)}}{1 - D} \quad (21)$$

where

- $\Delta I_L = V_{IN(min)} \times D / f_{SW} \times L$
- $D = 1 - V_{IN(min)} \times \eta / V_{OUT}$
- $I_{SW(max)}$: Maximum switching current
- ΔI_L : Inductor ripple current
- $I_{OUT(max)}$: Maximum output current
- D : Boost duty cycle
- $V_{IN(min)}$: Minimum input voltage
- f_{SW} : Minimum switching frequency of the converter
- L : Inductance
- V_{OUT} : Output voltage
- η : Efficiency of boost converter

7.2.1.2.2 Output Capacitor Selection

Recommended voltage rating for output capacitors is 50% higher than maximum output voltage level. Capacitance value determines voltage ripple and boost stability. The DC-bias effect can reduce the effective capacitance significantly, by up to 80%, a consideration for capacitance value selection. The conservative target effective capacitance is 50 μ F to achieve good phase and gain margin levels. A design table in product webpage could be referred for the target effective capacitance in a certain application. TI recommends using 33 μ F Al-polymer electrolytic capacitor together with 10 μ F ceramic capacitors in parallel to reduce ripple, increase stability, and reduce ESR effect.

7.2.1.2.3 Input Capacitor Selection

Recommended input capacitance is the same as output capacitance although input capacitors are not as critical to boost operation. Input capacitance can be reduced but must ensure enough filtering for input power.

7.2.1.2.4 Charge Pump Output Capacitor

TI recommends a ceramic capacitor with at least 10V voltage rating for the output capacitor of the charge pump. A 10 μ F capacitor can be used for most applications.

7.2.1.2.5 Charge Pump Flying Capacitor

TI recommends a ceramic capacitor with at least 10V voltage rating for the flying capacitor of the charge pump. One 2.2 μ F capacitor connecting C1P and C1N pins can be used for most applications.

7.2.1.2.6 Output Diode

A Schottky diode must be used for the boost output diode. Current rating must be at least 25% higher than the maximum output current. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency. At maximum current, the forward voltage must be as low as possible; less than 0.5V is recommended. Reverse breakdown voltage of the Schottky diode must be significantly larger than the output voltage, 25% higher voltage rating is recommended. Do not use ordinary rectifier diodes, because slow switching speeds and long recovery times cause efficiency and load regulation to suffer.

7.2.1.2.7 Switching FET

Gate-drive voltage for the FET is 5V. Switching FET is a critical component for determining power efficiency of the boost converter. Several aspects need to be considered when selecting switching FET such as voltage and current rating, $R_{\text{DS(on)}}$, power dissipation, thermal resistance and rise/fall times. An N type MOSFET with at least 25% higher voltage rating than maximum output voltage must be used. Current rating of switching FET should be same or higher than inductor rating. $R_{\text{DS(on)}}$ must be as low as possible, less than 20m Ω is recommended. Thermal resistance ($R_{\theta\text{JA}}$) must also be low to dissipate heat from power loss on switching FET. In most cases, a resistance is recommended between GD pin and Switching FET's gate terminal. It could be used to control the rising/falling time of the switching FET. This gate resistance could offer the flexibility of balancing between EMC performance and efficiency.

7.2.1.2.8 Boost Sense Resistor

The R_{SENSE} resistor determines the boost overcurrent limit and is sensed every boost switching cycle. A high-power 20m Ω resistor can be used for sensing the boost SW current and setting maximum current limit at 10A (typical). R_{SENSE} can be increased to lower this limit and can be calculated with [Equation 22](#). In typical condition, to avoid too much efficiency loss on R_{SENSE} resistor, boost overcurrent limit is recommended to be set above 4A, therefore R_{SENSE} doesn't exceed 50m Ω . Power rating can be calculated from the inductor current and sense resistor resistance value.

$$R_{\text{SENSE}} = \frac{200 \text{ mV}}{I_{\text{BOOST_OCP}}} \quad (22)$$

where

- R_{SENSE} : boost sense resistor (m Ω)
- $I_{\text{BOOST_OCP}}$: boost overcurrent limit

7.2.1.2.9 Power-Line FET

A power line FET can be used to disconnect input power from boost input to protect the LP8866S-Q1 device and boost components in case an overcurrent event occurs. A P type MOSFET is used for the power-line FET. Voltage rating must be at least 25% higher than maximum input voltage level. Low $R_{DS(ON)}$ is important to reduce power loss on the FET — less than 20mΩ is recommended. Current rating for the FET must be at least 25% higher than input peak current. Minimum Gate-to-Source voltage (V_{GS}) to turn on transistor fully must be less than minimum input voltage; use a 20kΩ resistor between the pFET gate and source.

7.2.1.2.10 Input Current Sense Resistor

A high-power resistor can be used for sensing the boost input current. Overcurrent condition is detected when the voltage across R_{ISENSE} reaches 220mV. Typical 20mΩ sense resistor is used to set 11A input current limit. Sense resistor value can be increased to lower overcurrent limit for application as needed. Power rating can be calculated from the input current and resistance value.

7.2.1.2.11 Feedback Resistor Divider

Feedback resistors R_{FB1} and R_{FB2} determine the maximum boost output level. Output voltage can be calculated as in Equation 23:

$$V_{OUT_MAX} = \left(\frac{V_{BG}}{R_{FB2}} + I_{SEL_MAX} \right) \times R_{FB1} + V_{BG} \quad (23)$$

where

- $V_{BG} = 1.21V$
- $I_{SEL_MAX} = 38.7\mu A$
- R_{FB1} / R_{FB2} normal recommended range is 7~15

7.2.1.2.12 Critical Components for Design

Figure 7-2 shows the critical part of circuitry: boost components, the LP8866S-Q1 internal charge pump for gate-driver powering, and powering/grounding of LP8866S-Q1. Schematic example is shown in Figure 7-2.






Figure 7-2. Critical Components for Full Feature Design

Table 7-3. Recommended Component Values for Full Feature Design Example

REFERENCE DESIGNATOR	DESCRIPTION	NOTE
R _{ISENSE}	20 mΩ, 3 W	Input current sensing resistor
R _{SD}	20 kΩ, 0.1 W	Power-line FET gate pullup resistor
R _{SENSE}	30mΩ, 3W	Boost current sensing resistor
R _G	15Ω, 0.1W	Gate resistor to control the rising/falling time of nMOSFET for EMC
R _{UVLO1}	76.8kΩ, 0.1W	These UVLO resistor settings set the VIN_UVLO rising voltage at 3.75V, VIN_UVLO falling voltage at 3.35V
R _{UVLO2}	20.5kΩ, 0.1W	
R _{FB3}	0Ω, 0.1W	Not needed unless 100kΩ restrictions on resistors
R _{FB2}	100kΩ, 0.1W	Bottom feedback divider resistor
R _{FB1}	910kΩ, 0.1W	Top feedback divider resistor
R _{BST_FSET}	3.92kΩ, 0.1W	Boost frequency set resistor (400kHz)
R _{ISET}	20.8kΩ, 0.1W	Current set resistor (150mA per channel)
R _{PWM_FSET}	17.8kΩ, 0.1W	Output PWM frequency set resistor (4.88kHz PWM frequency to avoid audible noise)
R _{MODE}	3.92kΩ, 0.1W	Mode resistor (Phase-Shift PWM mode with 0x2B I2C address)
R _{LED_SET}	3.92kΩ, 0.1W	LED_SET resistor (6channels configuration)
C _{PUMP}	10μF, 10V ceramic	Charge-pump output capacitor
C _{2X}	2.2μF, 10V ceramic	Flying capacitor
C _{VDD}	4.7μF + 0.1μF, 10V ceramic	VDD bypass capacitor
C _{IN}	1 × 33μF, 50V electrolytic + 1 × 10μF, 50V ceramic	Boost input capacitor
C _{OUT}	1 × 33μF, 50V electrolytic + 1 × 10μF, 50V ceramic	Boost output capacitor
L1	22μH saturation current 6.5A	Boost inductor
D1	50V, 6.5A Schottky diode	Boost Schottky diode
Q1	60V, 15A nMOSFET	Boost nMOSFET
Q2	60V, 15A pMOSFET	Power-line FET

7.2.1.3 Application Curves



7.2.2 Application with Basic/Minimal Operation

The LP8866S-Q1 needs only a few external components for basic functionality if material cost and PCB area for a solution need to be minimized. In this example LP8866S-Q1 is configured with external components and no I2C communication. The power-line FET is removed, as is input current sensing. Internal charge pump is not used, and all external synchronization functions and special features are disabled. The 33 μ F Al-polymer electrolytic capacitor is removed for PCB area and height limitation. And boost external compensation is used to compensate the removal of the 33 μ F Al-polymer electrolytic capacitor.




Figure 7-5. Minimal Solution/Minimum Components Application

7.2.2.1 Design Requirements

This typical LED-driver application is designed to meet the parameters listed in [Table 7-4](#):

Table 7-4. LP8866S-Q1 Minimal Solution Design Parameters

DESIGN PARAMETER	VALUE
VIN voltage range	3V to 20V (Quiescent Voltage)
VDD voltage	5V
LED strings configuration	6 strings, 7 LEDs in series
Charge pump	Disabled
Brightness control	PWM
Output configuration	OUT1 to OUT6 are in phase shift mode (60°)
LED string current	120mA
Boost frequency	400kHz
Inductor	22μH at 6.5A saturation current
R _{ISENSE}	20mΩ
Power-line FET	Enabled
R _{SENSE}	30mΩ
Input/Output capacitors	C _{IN} and C _{OUT} : 3 × 10μF ceramic
Spread spectrum	Enabled
Discharge function	Enabled

7.2.2.2 Detailed Design Procedure

See [Detailed Design Procedure](#).

7.2.2.3 Application Curves

See [Application Curves](#).

7.2.3 SEPIC Mode Application

When LED string voltage can be above and below the input voltage level, use the SEPIC configuration. In SEPIC mode, the SW pin detects a maximum voltage equal to the sum of the input and output voltages, a consideration when selecting components.




Figure 7-6. SEPIC Mode with Three LEDs in Series

7.2.3.1 Design Requirements

This typical LED-driver application is designed to meet the parameters listed in [Table 7-5](#):

Table 7-5. LP8866S-Q1 SEPIC Mode Design Parameters

DESIGN PARAMETER	VALUE
V _{IN} voltage range	4.5V to 20V (quiescent voltage)
V _{DD} voltage	3.3V
LED strings configuration	5 strings, 3 LEDs in series
Charge pump	Enabled
Brightness control	I2C
Output configuration	OUT1 to OUT5 are in phase shift PWM mode
LED string current	80mA
Boost frequency	2.2MHz
Inductor	10μH at 4A saturation current
R _{ISENSE}	20mΩ
Power-line FET	Enabled
R _{SENSE}	50mΩ
Input/Output capacitors	C _{IN} and C _{OUT} : 1 × 33μF electrolytic + 1 × 10μF ceramic
Spread spectrum	Enabled
Discharge function	Enabled

7.2.3.2 Detailed Design Procedure

7.2.3.2.1 Inductor Selection

Inductance for both inductors can be selected from [Table 7-6](#), depending on operating frequency for the application. Current rating is recommended to be at least 25% higher than maximum inductor peak current. Peak-to-peak ripple current can be estimated to be approximately 40% of the maximum input current and inductor peak current can be calculated with [Equation 24](#), [Equation 25](#), and [Equation 26](#):

Table 7-6. Inductance Values for SEPIC Switching Frequencies

SW FREQUENCY (kHz)	INDUCTANCE (μH)
100	22
200	15
303	10
400	10
500	10
1818	4.7
2000	4.7
2222	4.7

$$I_{L1(\text{peak})} = I_{\text{OUT}} \times \frac{V_{\text{OUT}} + V_{\text{D}}}{V_{\text{IN}(\text{min})}} \times \left(1 + \frac{40\%}{2}\right) \quad (24)$$

where

- $I_{L1(\text{peak})}$: Peak current for inductor 1
- I_{OUT} : Maximum output current
- V_{OUT} : Output voltage
- V_{D} : Diode forward voltage drop
- $V_{\text{IN}(\text{min})}$: Minimum input voltage

$$I_{L2(\text{peak})} = I_{\text{OUT}} \times \left(1 + \frac{40\%}{2}\right) \quad (25)$$

where

- $I_{L2(\text{peak})}$: Peak current for inductor 2
- I_{OUT} : Maximum output current

$$\Delta I_{\text{L}} = I_{\text{IN}} \times 40\% = I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}(\text{min})}} \times 40\% \quad (26)$$

where

- ΔI_{L} : Inductor ripple current
- I_{IN} : Input current
- V_{OUT} : Output voltage
- $V_{\text{IN}(\text{min})}$: Minimum input voltage

7.2.3.2.2 Coupling Capacitor Selection

The coupling capacitors C_s isolate the input from the output and provide protection against a shorted load. The selection of SEPIC capacitors, C_s , depends mostly on the RMS current, which can be calculated with [Equation 27](#). The capacitors must be rated for a large RMS current relative to the output power; TI recommends at least 25% higher rating for I_{RMS} . When using uncoupled inductors, use one 10 μ F ceramic capacitor in parallel with one 33 μ F electrolytic capacitor and series 2 Ω resistor. If coupled inductors are used, then use only one 10 μ F ceramic capacitor.

$$I_{Cs(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT} + V_D}{V_{IN(min)}}} \quad (27)$$

where

- $I_{Cs(rms)}$: RMS current of C_s capacitor
- I_{OUT} : Output current
- V_{OUT} : Output voltage
- V_D : Diode forward voltage drop
- $V_{IN(min)}$: Minimum input voltage

7.2.3.2.3 Output Capacitor Selection

See [Detailed Design Procedure](#).

7.2.3.2.4 Input Capacitor Selection

See [Detailed Design Procedure](#).

7.2.3.2.5 Charge Pump Output Capacitor

See [Detailed Design Procedure](#).

7.2.3.2.6 Charge Pump Flying Capacitor

See [Detailed Design Procedure](#).

7.2.3.2.7 Switching FET

Gate-drive voltage for the FET is 5V. Use an N-type MOSFET for the switching FET. The switching FET for SEPIC mode sees a maximum voltage of $V_{IN(max)} + V_{OUT}$, 25% higher rating is recommended. Current rating is also recommended to be 25% higher than peak current, which can be calculated with [Equation 28](#). $R_{DS(on)}$ must be as low as possible — less than 20m Ω is recommended. Thermal resistance ($R_{\theta JA}$) must also be low to dissipate heat from power loss on switching FET. Typical rise/fall time values recommended are less than 10 ns.

$$I_{Q1(peak)} = I_{L1(peak)} + I_{L2(peak)} \quad (28)$$

where

- $I_{Q1(peak)}$: Peak current for switching FET
- $I_{L1(peak)}$: Peak current for inductor 1
- $I_{L2(peak)}$: Peak current for inductor 2 BOOST_OCP

7.2.3.2.8 Output Diode

A Schottky diode must be used for the SEPIC output diode. Current rating must be at least 25% higher than the maximum current, which is the same as switch peak current. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency. At maximum current, the forward voltage must be as low as possible; TI recommends less than 0.5V. Reverse breakdown voltage of the Schottky diode must be able to withstand $V_{IN(max)} + V_{OUT(max)}$; at least 25% higher voltage rating is recommended. Do not use ordinary rectifier diodes, because slow switching speeds and long recovery times cause efficiency and load regulation to suffer.

7.2.3.2.9 Switching Sense Resistor

See [Detailed Design Procedure](#).

7.2.3.2.10 Power-Line FET

See [Detailed Design Procedure](#).

7.2.3.2.11 Input Current Sense Resistor

See [Detailed Design Procedure](#).

7.2.3.2.12 Feedback Resistor Divider

Feedback resistors R_{FB1} and R_{FB2} determine the maximum boost output level. Output voltage can be calculated as follows:

$$V_{OUT_MAX} = \left(\frac{V_{BG}}{R_{FB2}} + I_{SEL_MAX} \right) \times R_{FB1} + V_{BG} \quad (29)$$

where

- $V_{BG} = 1.21 \text{ V}$
- $I_{SEL_MAX} = 38.7 \text{ } \mu\text{A}$
- R_{FB1} / R_{FB2} normal recommended range is 5~15 (recommended for SEPIC Mode)

7.2.3.2.13 Critical Components for Design

Figure 7-7 shows the critical part of circuitry: SEPIC components, the LP8866S-Q1 internal charge pump for gate-driver powering, and powering/grounding of LP8866S-Q1. Schematic example is shown below.




Figure 7-7. SEPIC Mode with Three LEDs in Series

Table 7-7. Recommended Components for SEPIC Design Example

REFERENCE DESIGNATOR	DESCRIPTION	NOTE
R _{ISENSE}	20mΩ, 1W	Input current sensing resistor
R _{SD}	20kΩ, 0.1W	Power-line FET gate pullup resistor
R _{SENSE}	50mΩ, 1W	Boost current sensing resistor
R _G	15Ω, 0.1W	Gate resistor to control the rising/falling time of nMOSFET for EMC
R _{UVLO1}	76.8kΩ, 0.1W	These UVLO resistor settings set the VIN_UVLO rising voltage at 3.75 V, VIN_UVLO falling voltage at 3.35V
R _{UVLO2}	20.5kΩ, 0.1W	
R _{FB2}	60kΩ, 0.1W	Bottom feedback divider resistor
R _{FB1}	330kΩ, 0.1W	Top feedback divider resistor
R _{BST_FSET}	124kΩ, 0.1W	Boost frequency set resistor (2200kHz)
R _{ISET}	38.7 kΩ, 0.1W	Current set resistor (80mA per channel)
R _{PWM_FSET}	4.75kΩ, 0.1W	Output PWM frequency set resistor (305Hz PWM frequency)
R _{MODE}	3.92kΩ, 0.1W	Mode resistor (Phase-Shift PWM mode with 0x2B I2C address)
R _{LED_SET}	4.75kΩ, 0.1W	LED_SET resistor (5 channels configuration)
C _{PUMP}	10μF, 10V ceramic	Charge-pump output capacitor
C _{2X}	2.2μF, 10V ceramic	Flying capacitor
C _{VDD}	4.7μF + 0.1μF, 10V ceramic	VDD bypass capacitor
C _{IN}	1 × 33μF, 50V electrolytic + 1 × 10-μF, 50V ceramic	Boost input capacitor
C _{OUT}	1 × 33μF, 50V electrolytic + 1 × 10-μF, 50V ceramic	Boost output capacitor
C _{S1}	10μF, 50V ceramic	SEPIC coupling capacitor
C _{S2}	33μF, 50V electrolytic	SEPIC coupling capacitor
R _S	2Ω, 0.125W	SEPIC resistor
L1	4.7μH saturation current 3A	SEPIC inductor
L2	4.7μH saturation current 3A	SEPIC inductor
D1	50V 10A Schottky diode	SEPIC Schottky diode
Q1	60V, 25A nMOSFET	SEPIC nMOSFET
Q2	60V, 30A pMOSFET	Power-line FET

7.2.3.3 Application CurvesSee [Application Curves](#).

7.3 Power Supply Recommendations

The LP8866S-Q1 is designed to operate from a car battery. The V_{IN} input must be protected from reverse voltage and voltage dump condition over 48V. The impedance of the input supply rail must be low enough that the input current transient does not cause drop below V_{IN} UVLO level. If the input supply is connected with long wires, additional bulk capacitance may be required in addition to normal input capacitor.

The voltage range for V_{DD} is 3V to 5.5V. A ceramic capacitor must be placed as close as possible to the VDD pin. The boost gate driver is powered from the CPUMP pins. A ceramic capacitor must be placed as close to the CPUMP pins as possible.


7.4 Layout

7.4.1 Layout Guidelines

Figure 7-8 shows a layout recommendation for the LP8866S-Q1 used to illustrate the principles of good layout. This layout can be adapted to the actual application layout if and where possible. It is important that all boost components are close to each other and to the chip; the high-current traces must be wide enough. VDD must be as noise-free as possible. Place a V_{DD} bypass capacitor near the VDD and GND pins. A charge-pump capacitor, boost input capacitors, and boost output capacitors must have closest VIAs to GND. Place the charge-pump capacitors close to the device. The main points to guide the PCB layout design:

- Current loops need to be minimized:
 - For low frequency the minimal current loop can be achieved by placing the boost components as close as possible to each other. Input and output capacitor grounds need to be close to each other to minimize current loop size.
 - Minimal current loops for high frequencies can be achieved by making sure that the ground plane is intact under the current traces. High frequency return currents follow the route with minimum impedance, which is the route with minimum loop area, not necessarily the shortest path. Minimum loop area is formed when return current flows just under the *positive* current route in the ground plane, if the ground plane is intact under the route.
 - For high frequency the copper area capacitance must be taken into account. For example, the copper area for the drain of boost N-MOSFET is a tradeoff between capacitance and the cooling capacity of the components.
- GND plane must be intact under the high-current-boost traces to provide shortest possible return path and smallest possible current loops for high frequencies.
- Route boost output voltage (V_{OUT}) to LEDs, FB pin & Discharge pin after output capacitors not straight from the diode cathode.
- FB network should be placed as close as possible to the FB pin, not near boost output
- A small bypass capacitor (TI recommends a 39-pF capacitor) could be placed close to the FB pin and GND to suppress high frequency noise
- VDD line must be separated from the high current supply path to the boost converter to prevent high frequency ripple affecting the chip behavior.
- Capacitor connected to charge pump output CPUMP is recommended to have 10 μ F capacitance. This capacitor must be as close as possible to CPUMP pin. This capacitor provides a greater peak current for gate driver and must be used even if the charge pump is disabled. If the charge pump is disabled, the VDD and CPUMP pins must be tied together.
- Input and output capacitors need low-impedance grounding (wide traces with many vias to GND plane).
- Input/output ceramic capacitors have DC-bias effect. If the output capacitance is too low, it can cause boost to become unstable under certain load conditions. DC bias characteristics should be obtained from the component manufacturer; DC bias is not taken into account on component tolerance.

7.4.2 Layout Example






Figure 7-8. LP8866S-Q1 Layout Guidelines

8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (August 2020) to Revision B (April 2024)	Page
• Updated Electrical Characteristics Table	7
• Updated the description of maximum boost voltage.....	19
• Updated the description of PWM hysteresis function.....	33
• Updated I2C Write and I2C Read Figure.....	44

Changes from Revision * (August 2020) to Revision A (February 2021)	Page
• Added QFN package option to Device Information table.....	1
• Added QFN package pinout drawing and Pin Functions table.....	3

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP8866SQDCPRQ1	ACTIVE	HTSSOP	DCP	38	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	LP8866SQ1	Samples
LP8866SQRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8866S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP8866SQDCPRQ1	HTSSOP	DCP	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
LP8866SQRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP8866SQDCPRQ1	HTSSOP	DCP	38	2000	350.0	350.0	43.0
LP8866SQRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	35.0

GENERIC PACKAGE VIEW


DCP 38

PowerPAD TSSOP - 1.2 mm max height



4.4 x 9.7, 0.5 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224560/B



4218816/A 10/2018

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DCP0038A

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.24 X 5.25
0.125	2.90 X 4.70 (SHOWN)
0.15	2.65 X 4.29
0.175	2.45 X 3.97

4218816/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.


GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A



4224744/A 01/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHB0032T

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



4224744/A 01/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032T

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:
 75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:20X

4224744/A 01/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated