

ABSTRACT

The purpose of this study is to characterize the single-event effects (SEE) performance due to heavy-ion irradiation of the ADC3683-SP. Heavy-ions with LET_{FFF} (Effective Linear Energy Transfer) of up to 79MeV \times cm²/ mg were used to irradiate the device. Tests were run across a range of flux and fluences for the characterization. Flux was between 10² ions / (cm² × s) and 10⁵ ions / (cm² × s) and fluence between 10⁵ ions / cm² and 10⁷ ions / cm² per run. The results demonstrated that the ADC3683-SP is single event latch-up free at T = 125°C. Single event upsets are characterized at 25°C and no functional interrupts (power-cycle events) were seen up to 79MeV × cm²/ mg. See [Section 8](#page-9-0) for more details.

Table of Contents

List of Figures

List of Tables

Trademarks

LabVIEW™ is a trademark of National Instruments. HP-Z4[®] is a registered trademark of HP Development Company, L.P.. All trademarks are the property of their respective owners.

1 Introduction

The ADC3683-SP is a low noise, ultra-low power 18- bit 65 MSPS high-speed dual channel ADC. Designed for lowest noise performance, the device delivers a noise spectral density of -160 dBFS/Hz combined with excellent linearity and dynamic range. The ADC3683-SP offers DC precision together with IF sampling support, making the device applicable for a wide range of applications. High-speed control loops benefit from the short latency as low as only one clock cycle. The ADC consumes only 94mW/ch at 65Msps and the power consumption scales well with lower sampling rates.

The device uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The device is a pin-to-pin compatible with the 14-bit, 125MSPS ADC3664- SP. The ADC3683-SP comes in a 64-pin HBP CFP package (10.9mm × 10.9mm) and supports a temperature range from -55 to +105°C.

(1) TI may provide technical applications or design advice, quality characterization, and reliability data or service. Providing these items shall not expand or otherwise affect TI's warranties as set forth in the Texas Instruments Incorporated Standard Terms and Conditions of Sale for Semiconductor Products. No obligation or liability shall arise from Semiconductor Products, and no obligation or liability shall arise from TI's provision of such items.

2 Single-Event Effects

The primary concern of interest for the ADC3683-SP is the robustness against Single-Event Latch-up (SEL) and Single -Event Functional Interrupt (SEFI)

In CMOS technologies, such as the TI 65nm CMOS (C021) process used on the ADC3683-SP, the CMOS circuitry introduces a potential for SEL susceptibility. SEL can occur if excess current injection caused by the passage of an energetic ion is high enough to trigger the formation of a parasitic cross-coupled PNP and NPN bipolar structure (formed between the p-sub and n-well and n+ and p+ contacts) [\[1, 2\]](#page-13-0). The parasitic bipolar structure initiated by a single-event creates a high-conductance path, which induces a steady-state current that is typically orders-of-magnitude higher than the normal operating current). This current between power and ground persists or is latched until power is removed, the device is reset, or until the device is destroyed by the high-current state. The ADC3683-SP was tested for SEL at above the maximum recommended voltage at 1.9V. The device exhibits no SEL with heavy-ions up to LET $_{\sf EFF}$ = 79MeV × cm²/ mg at flux approximately 10⁵ ions / cm²× s, fluence of approximately 10⁷ ions / cm², and a die temperature of 125°C, using Pr.

The ADC3683-SP was characterized for SETs at fluxes between 10² ions / cm²× s and 10⁵ ions / cm²× s and with a fluence between 10⁵ ions / cm²and 10⁷ ions/cm² per run, at room temperature. The ADC3683-SP is SEFI-free (no power-cycle events). For more details, see [Single-Event Transients \(SET\)](#page-9-0).

3 Device and Test Board Information

The ADC3683-SP is packaged in a 64-pin QFP (TI package code HBP) ceramic package as shown in Figure 3-1. An ADC3683EVMCVAL ceramic device evaluation board was used to evaluate the performance and characteristics of the ADC3683-SP under heavy-ions.

Figure 3-2 shows the top view of the evaluation board used for the radiation testing. For more detail on the EVM used for testing, see *[ADC36XXEVMCVAL User's Guide](https://www.ti.com/lit/pdf/sbau446)*.

Figure 3-1. Photograph of Delidded ADC3683-SP

Figure 3-2. ADC3683-SP Board (Top View)

4 Irradiation Facility and Setup

The heavy-ion species used for the SEE studies on this product were provided and delivered by the Texas A&M University (TAMU) Cyclotron Radiation Effects Facility using a superconducting cyclotron and an advanced Electron Cyclotron Resonance (ECR) ion source. At the fluxes used, the ion beams had good flux stability and high irradiation uniformity over a 1in diameter circular cross-sectional area for the in-air station. Uniformity is achieved by magnetic de-focusing. The flux of the beam is regulated over a broad range spanning several orders of magnitude. For this characterization, ion flux of 10² ions / cm²× s to 10⁵ ions / cm²× s were used to provide heavy-ion fluences of up to 10⁷ ions / cm² for our runs. Ion uniformity for these experiments was between 94 and 98%. See [Table 8-1](#page-9-0) for more details on the ions used and results of the runs.

Figure 4-1 shows the test board used for the experiments at the TAMU facility. Although not visible in this photo, the beam port has a 1mil Aramica window to allow in-air testing while maintaining the vacuum within the accelerator with only minor ion energy loss. A 40mm in-air gap between the device and the ion beam port window was maintained at these distances for all runs respective to the ion that was tested.

Figure 4-1. Photograph of the ADC3683-SP Evaluation Board Mounted in Front of the Heavy-Ion Beam Exit Port at the Texas A&M Cyclotron Institute

5 Depth, Range, and LET_{FFF} Calculation

The ADC3683-SP is fabricated in the TI CMOS C021(C021, 65nm process with a Back-End-Of-Line (BEOL) stack consisting of eight levels of standard thickness aluminum metal. The total stack height from the surface of the passivation to the silicon surface is 20.7μm based on nominal layer thickness. Accounting for energy loss through the 1mil thick Aramica beam port window, the 40mm air gap and the BEOL stack over the ADC3683-SP, the effective LET (LET_{FFF}) at the surface of the silicon substrate, the depth, and the ion range was determined with the SEUSS 2020 software that was provided by the Texas A&M University Cyclotron Institute and based on the latest SRIM-2013models ([4, 5\)](#page-13-0). Table 5-1 lists the results.

6 Test Setup and Procedures

SEE testing was performed on an ADC3683-SP device solder down on an ADC3683-SP EVM. For the SEL, the device was powered up to a voltage of 1.9V at approximately 125°C. For the SET characterization, the ADC3683-SP was tested at room temperature at approximately 25°C operating under nominal conditions for power supplies. Three power supplies were used to power AVDD, IOVDD, and the EVM board supply respectively, each using 1.8V.

For SEU events, we monitored the DCLK output signal; DCLK being the clock signal we supply to the FPGA. When the DCLK signal experiences an upset, the data on the data lines is not valid. As DCLK by default is always toggling and outputting a constant and continuous signal, when there is a significant deviation from normal, an event has occurred. To monitor DCLK events, a National Instruments™ (NI) PXIe-5172 scope card connected to USER_LED3 on the TSW1400EVM was used, which goes high when a valid clock from the ADC is not received, which is defined as an event occurring.

The scope was configured to capture events using a rising edge trigger. AVDD and IOVDD currents were also monitored during SEU testing. However, the currents were not used in determining whether an event has occurred. Events were observed and are characterized in . See [Section 8.1](#page-9-0) for more details.

All equipment was controlled and monitored using a custom-developed LabVIEW™ program (PXI-RadTest) running on a HP-Z4[®] desktop computer. The computer communicates with the PXI chassis through an MXIExpress cable and a NI PXIe-8381 remote control module. [Figure 6-1](#page-7-0) shows a block diagram of the setup used for SEE testing of the ADC3683-SP. [Table 6-1](#page-7-0) lists the connections, limits, and compliance values used during the testing. During the SEL testing, the device was heated to 125°C by using a Closed-Loop PID controlled heat gun (MISTRAL 6 System 120V, 2400W). For SEU testing, the device was tested at room temperature. No cooling or heating was applied to the DUT. Die temperature was verified using a FLIR IR-camera prior to the SEE test campaign.

All boards used for SEE testing were fully checked for functionality. Dry runs were also performed to make sure that the test system was stable under all bias and load conditions prior to being taken to the TAMU facility. During the heavy-ion testing, the LabVIEW control program powered up the ADC3683-SP device and set the external sourcing and monitoring functions of the external equipment. After functionality and stability had been confirmed, the beam shutter was opened to expose the device to the heavy-ion beam. The shutter remained open until the target fluence was achieved. (This was determined by external detectors and counters.) During irradiation, the NI scope cards continuously monitored the signals. When the DCLK voltage changes from low to high (using a positive edge trigger), a data capture was initiated. In addition to monitoring the DCLK signal, the AVDD and IOVDD currents were monitored at all times.

Figure 6-1. Block Diagram of SEE Test Setup With the ADC3683-SP

7 Destructive Single-Event Effects (DSEE)

7.1 Single-Event Latch-Up (SEL) Results

During SEL characterization, the device was heated using forced hot air, maintaining the DUT temperature at 125°C. The die temperature was monitored prior to radiation using a FLIR IR-camera.

The species used for the SEL testing was Praseodymium (¹⁴¹Pr) ion with an angle-of-incedence of 30° for an LET $_{\sf EFF}$ = 79MeV×cm²/ mgm. Flux of 10⁵ ions / cm²× s and a fluence of 10⁷ ions/cm² were used for the three runs. Run duration to achieve this fluence was less than two minutes. The device was powered up and exposed to the heavy-ions using voltages up to 1.9V, with 1.85V being the maximum recommended operating voltage. No SEL events were observed during all three runs, indicating that the ADC3683-SP is SEL-free. Table 7-1 shows the SEL test conditions and results. Figure 7-1 shows a typical plot of current versus time for an SEL testing.

Figure 7-1. Current vs Time for ADC3683-SP at T = 125°C

8 Single-Event Transients (SET)

8.1 Single Event Transients

SETs are defined as heavy-ion-induced transients upsets on the DCLK of the ADC3683-SP. SET testing was performed at room temperature with no external temperature control applied. DCLK SEUs were characterized using a positive edge trigger. The devices were characterized with input voltages AVDD/IOVDD = 1.85V. To capture the event, the NI-PXI-5172 Scope Card was continuously monitoring the DCLK. The DCLK was monitored by using USER LED3 that is located on the TSW1400EVM. The scope was attached to the LED which would go high upon because the FPGA was not receiving a valid clock signal. The scope triggering from DCLK was programmed to record 20K samples with a sample rate of 5M samples per second (S/s) in case of an event (trigger).

The scope was programmed to record 20% of the data before (pre-) the trigger happened. Events were seen on DCLK. The results were analyzed and categorized into *short* and *long* events based on DCLK recovery time. A short event is defined by a transient, which lasted less than 500ns while a long event lasts more than 500ns. An example of the events are shown [Figure 8-2](#page-10-0) and [Figure 8-1.](#page-10-0) Table 8-1 lists the SET test condition and results for all the data.

Table 8-1. Summary of ADC3683-SP SET Test Conditions and Results

Figure 8-1. Example of a Short Event from Run 12

Figure 8-2. Example of a Long Event from Run 12

9 Event Rate Calculations

Event rates were calculated for LEO (ISS) and GEO environments by combining CREME96 orbital integral flux estimations and simplified SEE cross sections according to methods shown in *[Heavy Ion Orbital Environment](https://www.ti.com/lit/pdf/SLVK046) [Single-Event Effects Estimations](https://www.ti.com/lit/pdf/SLVK046)*.

A minimum shielding configuration of 100mils (2.54mm) of aluminum, and *worst-week* solar activity (this is similar to a 99% upper bound for the environment) is assumed. Using the 95% upper-bounds for the SEL and SET, the event rates for SEUs and SEFIs are listed in Table 9-1 and Table 9-3. Figure 9-1 and [Figure 9-3](#page-12-0) show the cross sections versus LET_{EFF} .

Table 9-1. SET Event Rate Calculations of Total Events for Worst-Week LEO and GEO Orbits

Table 9-2. SET Event Rate Calculations of Short Events for Worst-Week LEO and GEO Orbits

Table 9-3. SET Event Rate Calculations of Long Events for Worst-Week LEO and GEO Orbits

Figure 9-1. Cross Section Plot for All Events

Figure 9-3. Cross Section for Long Events

10 Summary

The purpose of this study was to characterize the effect of heavy-ion irradiation on the Single-Event-Effect (SEE) performance of the ADC3683-SP. Heavy-ions with LET $_{\sf EFF}$ up to 79MeV × cm²/ mg were used for the SEE test campaign. Flux of up to 10⁵ions / cm²× s and fluences up to 10⁷ ions / cm² per run were used for the characterization. The SEE results demonstrated that the ADC3683-SP is SEL and SEFI free up to LET_{EFF} = 79MeV × cm²/ mg. The device is characterized for SETs up to LET_{EFF} = 79MeV × cm²/ mg. CREME96-based worst-week event-rate calculations for LEO (ISS) and GEO orbits are presented for reference.

11 References

- 1. M. Shoga and D. Binder, "Theory of Single Event Latchup in Complementary Metal-Oxide Semiconductor Integrated Circuits", *IEEE Trans. Nucl. Sci., Vol. 33(6)*, Dec. 1986, pp. 1714-1717.
- 2. G. Bruguier and J. M. Palau, "Single particle-induced latchup", *IEEE Trans. Nucl. Sci., Vol. 43(2)*, Mar. 1996, pp. 522-532.
- 3. Texas Instruments, *[Radiation Handbook for Electronics](https://www.ti.com/lit/pdf/sgzy002)*, e-book.
- 4. Cyclotron Institute, Texas A&M University, *[Texas A&M University Cyclotron Institute Radiation Effects](http://cyclotron.tamu.edu/ref/) [Facility](http://cyclotron.tamu.edu/ref/)*, webpage.
- 5. Ziegler, James F. *[SRIM- The Stopping and Range of Ions in Matter](http://www.srim.org/index.htm#SRIMMENU)*, webpage.
- 6. D. Kececioglu, *Reliability and Life Testing Handbook*, Vol. 1, PTR Prentice Hall, New Jersey,1993, pp. 186-193.
- 7. Vanderbilt University, *[ISDE CRÈME-MC](https://creme.isde.vanderbilt.edu/CREME-MC)*, webpage.
- 8. A. J. Tylka, J. H. Adams, P. R. Boberg, et al.,"CREME96: A Revision of the Cosmic Ray Effects on Micro-Electronics Code", *IEEE Trans. on Nucl. Sci., Vol. 44(6)*, Dec. 1997, pp. 2150-2160.
- 9. A. J. Tylka, W. F. Dietrich, and P. R. Boberg, "Probability distributions of high-energy solar-heavy-ion fluxes from IMP-8: 1973-1996", *IEEE Trans. on Nucl. Sci.,Vol. 44(6)*, Dec. 1997, pp. 2140-2149.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated