









INA183 SBOSA08 - FEBRUARY 2021

INA183 2.7-V to 26-V, High-Precision Current Sense Amplifier

1 Features

- Wide Common-Mode Range: 2.7 V to 26 V
- Offset Voltage: ±170 µV (Maximum) (Enables Shunt Drops of 10-mV Full-Scale)
- Accuracy:
 - Gain Error ±0.4% (Maximum Over Temperature):
 - 0.5-µV/°C Offset Drift (Maximum)
 - 10-ppm/°C Gain Drift (Maximum)
- Choice of Gains:
 - INA183A1: 50 V/V – INA183A2: 100 V/V – INA183A3: 200 V/V
- Quiescent Current: 130 µA (Maximum)
- Package: 5-Pin SOT-23

2 Applications

- Servers
- **Power Supplies**
- **Battery Management**
- Telecom Equipment

3 Description


The INA183 is a high-precision voltage-output, current-shunt monitor (also called current-sense overcurrent amplifier) commonly used for protection, precision-current measurement for system optimization, or in closed-loop feedback circuits. This device can sense drops across shunt resistors at common-mode voltages from 2.7 V to 26 V. Three fixed gains are available: 50 V/V, 100 V/V, and 200 V/V. The low offset of the zero-drift architecture enables current sensing with maximum drops across the shunt as low as 10-mV full-scale.

This device operates by drawing power from the IN+ pin drawing a maximum of 130 µA of supply current. All versions are specified from -40 °C to 125 °C and are offered in the 5-pin SOT-23 package.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA183	SOT-23 (5)	2.90 mm × 1.60 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features1	8.4 Device Functional Modes11
2 Applications1	9 Application and Implementation12
3 Description	9.1 Application Information
4 Revision History2	9.2 Typical Application13
5 Device Comparison3	10 Power Supply Recommendations15
6 Pin Configuration and Functions3	11 Layout
7 Specifications4	11.1 Layout Guidelines15
7.1 Absolute Maximum Ratings4	11.2 Layout Example15
7.2 ESD Ratings 4	12 Device and Documentation Support16
7.3 Recommended Operating Conditions4	12.1 Documentation Support16
7.4 Thermal Information4	12.2 Receiving Notification of Documentation Updates 16
7.5 Electrical Characteristics5	12.3 Support Resources16
7.6 Typical Characteristics6	12.4 Trademarks16
8 Detailed Description10	12.5 Electrostatic Discharge Caution16
8.1 Overview10	12.6 Glossary16
8.2 Functional Block Diagram10	13 Mechanical, Packaging, and Orderable
8.3 Feature Description10	Information16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	VERSION	NOTES
February 2021	*	Initial Release.



5 Device Comparison

Table 5-1. Device Comparison

PRODUCT	GAIN
INA183A1	50
INA183A2	100
INA183A3	200

6 Pin Configuration and Functions




Figure 6-1. DBV Package 5-Pin SOT-23 Top View

Table 6-1. Pin Functions

14510 0 11 1 111 4 110410110					
	PIN		DESCRIPTION		
NAME	SOT-23	I/O	DESCRIPTION		
GND	1, 2	Analog	Device ground. Both pins must be connected to ground.		
IN-	4	Analog input	Connect to load side of shunt resistor.		
IN+	5	Analog input	Connect to supply side of shunt resistor.		
OUT	3	Analog output	Output voltage.		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Analog inputs, , IN+, IN- (1)	Differential (V _{IN+}) – (V _{IN} –)	GND – 0.3	26	V
Arialog inputs, , inv-, inv-	Common-mode (2)	GND – 0.3	26	V
Output (2)		GND – 0.3	(IN+) + 0.3	V
Operating temperature		-55	150	°C
Junction temperature			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- terminals, respectively.
- (2) Input voltage at any terminal may exceed the voltage shown if the current at that terminal is limited to 5 mA.

7.2 ESD Ratings

				MIN	MAX	UNIT
V		Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		±3500	V
V _{(E}	SD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Supply voltage range, voltage at IN+ pin	2.7	12	26	V
T _A	Operating free-air temperature	-40		125	°C

7.4 Thermal Information

		INA183	
	THERMAL METRIC (1)	DBV (SOT-23)	UNIT
		5 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	164.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	60.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance		°C/W
ΨЈТ	Junction-to-top characterization parameter	10.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	36.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



7.5 Electrical Characteristics

at T_A = 25 °C, V_{SENSE} = V_{IN+} – V_{IN-} , and V_{IN+} = 12 V, unless otherwise noted.

PARAMETER			CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V_{CM}	Common-mode input range		T _A = -40 °C to +125 °C	2.7		26	V
CMRR	Common-mode reje	ection ratio	V _{IN+} = 2.7 V to 26 V, V _{SENSE} = 10 mV, T _A = -40 °C to +125 °C	100	120		dB
V _{OS}	Offset voltage, RTI	(1)	V _{CM} = 12 V		±25	±170	μV
dV _{OS} /dT	RTI vs temperature		T _A = -40 °C to +125 °C		0.1	0.5	μV/°C
I _{IB}	Input bias current (I	B-)	V _{SENSE} = 0 mV		30	40	μA
OUTPUT	•						
		A1 devices			50		V/V
G	Gain	A2 devices			100		V/V
		A3 devices			200		V/V
E _G	Gain error		V _{OUT} = 0.5 V to V _{IN+} - 0.5 V, T _A = -40 °C to +125 °C		±0.1%	±0.4%	
Gain error vs temperature		erature	T _A = -40 °C to +125 °C		3	10	ppm/°C
	Nonlinearity error		V _{OUT} = 0.5 V to V _{IN+} – 0.5 V		±0.01%		
	Maximum capacitive load		No sustained oscillation		1		nF
VOLTAG	E OUTPUT						
V_{SP}	Swing to IN+		R_L = 10 kΩ to GND, T_A = -40 °C to +125 °C		(V _{IN+}) – 0.05	(V _{IN+}) – 0.2	V
V _{SN}	Swing to GND		$R_L = 10 \text{ k}\Omega \text{ to GND, } V_{\text{IN+}} - V_{\text{IN-}} = -10 \text{ mV,}$ $T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$		(V _{GND}) + 0.005	(V _{GND}) + 0.05	V
FREQUE	NCY RESPONSE						
		A1 devices	C _{LOAD} = 10 pF		80		kHz
BW	Bandwidth	A2 devices	C _{LOAD} = 10 pF		30		kHz
		A3 devices	C _{LOAD} = 10 pF		14		kHz
SR	Slew rate				0.4		V/µs
NOISE, F	RTI ⁽¹⁾						
	Voltage noise densi	ty			25		nV/√ Hz
POWER	SUPPLY						
IQ	Quiescent current, ((IN+)	V _{SENSE} = 0 mV		83	130	μA
	I _Q over temperature	!	T _A = -40 °C to +125 °C			140	μA

⁽¹⁾ RTI = referred-to-input.



7.6 Typical Characteristics

 $T_A = 25 \,^{\circ}\text{C}$, $V_S = V_{\text{IN+}} = 12 \,^{\circ}\text{V}$ (unless otherwise noted)




Figure 7-1. Input Offset Voltage Production Distribution




Figure 7-2. Offset Voltage vs. Temperature




Figure 7-3. Common-Mode Rejection Production Distribution (A1 Devices)




Figure 7-4. Common-Mode Rejection Production Distribution (A2 Devices)




Figure 7-5. Common-Mode Rejection Production Distribution (A3 Devices)




Figure 7-6. Common-Mode Rejection Ratio vs. Temperature






Figure 7-11. Gain vs. Frequency

Figure 7-12. Common-Mode Rejection Ratio vs.

Frequency

Frequency (Hz)

10

10k


Frequency (Hz)

100k


1M

10M











8 Detailed Description


8.1 Overview

The INA183 is a 26-V common-mode, zero-drift topology, current-sensing amplifier meant for high-side, current-sensing applications. The device is a specially-designed, current-sensing amplifier that can accurately measure voltages developed across a current-sensing resistor. The device is capable of measuring current on input voltage rails as high as 26 V and as low as 2.7 V.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 170 μ V with a maximum temperature contribution of 0.5 μ V/°C over the full temperature range of –40 °C to +125 °C.

8.2 Functional Block Diagram

The simplified functional diagram below shows the device power is provided by the voltage on the IN+ pin. This diagram also shows the nominal values for the internal gain set resistors. The nominal value of these resistors can vary by 20% or more; however, the matching between these resistors is tightly controlled. The matching of these internal resistors results in a precise fixed gain that varies very little over temperature.



DEVICE	GAIN	R1	R2
INA183A1	50	20 kΩ	1 ΜΩ
INA183A2	100	10 kΩ	1 ΜΩ
INA183A3	200	5 kΩ	1 ΜΩ

8.3 Feature Description

8.3.1 Single-Supply Operation from IN+

The INA183 does not have a dedicated power-supply. Instead, an internal connection to the IN+ pin serves as the power supply for this device. This allows the device to be used in applications where lower voltage or sub-regulated supply rails are not present. The operational voltage range on this pin is 2.7 V to 26 V and is designed for power-supply applications. The maximum current drawn from the IN+ pin is 130 μ A, when the current sense voltage is zero.

8.3.2 Low Gain Error and Offset Voltage

The maximum gain error of the INA183 is 0.4% and is specified over the full operational temperature range. The low gain error allows for accurate measurements as the sense voltage increases, and is designed for applications that need to detect overcurrent conditions accurately. The offset voltage of the INA183 is specified to be $\pm 170~\mu V$ for all gain options. The low offset voltage allows for increased accuracy when the sense voltage is small or allows for reduction in the size of the current sense resistor with less impact on the total measurement accuracy. Smaller value resistors reduce the power loss in the application which allows the use of lower wattage resistors that are generally lower cost.

8.3.3 Low Drift Architecture

The INA183 features low drift for both the gain error and offset voltage specifications. The low gain error drift of 10 PPM/°C results from the well matched internal resistor network that sets the device gain. The low offset drift



is due to the internal chopping architecture of the amplifier. Input chopping reduces both the offset and offset drift since any change in offset is canceled with each chopping cycle. The maximum input offset drift of the INA183 is $0.5~\mu\text{V/°C}$. The low drift of the gain error and offset voltage provides accurate current measurement over the operational temperature range of -40°C to 125°C that exceeds the performance of most discrete current sensing implementations.

8.4 Device Functional Modes

8.4.1 Normal Operation

The INA183 is in normal operation when the following conditions are met:

- The voltage at the IN+ pin is between 2.7 V and 26 V.
- The maximum differential input signal times the gain is less than V_{IN+} minus the output voltage swing to V_{IN+}.
- The minimum differential input signal times the gain is greater than the swing to GND.

During normal operation, this device produces an output voltage that is the *amplified* representation of the difference voltage from IN+ to IN-.

8.4.2 Unidirectional, High-Side Operation

The INA183 measures the differential voltage developed by current flowing through a resistor that is commonly referred to as a current shunt resistor or current-sensing resistor. The INA183 operates in high-side, unidirectional mode only, meaning it only senses current sourced from a power supply to a system load as shown in Figure 8-1.




Figure 8-1. High-Side Unidirectional Application

8.4.3 Input Differential Overload

If the differential input voltage $(V_{IN+} - V_{IN-})$ times gain exceeds the voltage swing specification, the INA183 drives the output as close as possible to the IN+ pin or ground, and does not provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INA183 returns to the expected value approximately 30 μ s after removal of the fault condition. When the input differential voltage is overloaded the bias currents will increase by a significant amount. The increase in bias currents will occur even with the device is powered down. Input differential overloads less than the absolute maximum voltage rating do not damage the device or result in an output inversion.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The INA183 measures the voltage developed across a current-sensing resistor when current passes through it. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed throughout this section.

9.1.1 R_{SENSE} and Device Gain Selection

Choosing the largest possible shunt resistor will maximize the accuracy of any current-sense amplifier. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application because of the resistor size and maximum allowable power dissipation. Equation 1 gives the maximum value for the current-sense resistor for a given power dissipation budget:

$$R_{SENSE} < \frac{PD_{MAX}}{I_{MAX}^2} \tag{1}$$

where:

- PD_{MAX} is the maximum allowable power dissipation in R_{SENSE}.
- I_{MAX} is the maximum current expected to flow through R_{SENSE}.

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage at the IN+ pin, and device swing-to-rail limitations. To ensure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. Equation 2 provides the maximum values of R_{SENSE} and GAIN to keep the device from exceeding the positive swing limitation.

$$I_{MAX} \times R_{SENSE} \times GAIN < V_{SP}$$
 (2)

where:

- I_{MAX} is the maximum current that will flow through R_{SENSE}.
- GAIN is the gain of the current-sense amplifier.
- V_{SP} is the positive output swing as specified in the data sheet.

Positive output swing limitations should be considered when selecting the value of R_{SENSE} . There is always a trade-off between the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device to avoid positive swing limitations.



The negative swing specification limits how small the sense resistor value can be for a given application. Equation 3 provides the limit on the minimum value of the sense resistor.

$$I_{MIN} \times R_{SENSE} \times GAIN > V_{SN}$$
 (3)

where:

- I_{MIN} is the minimum current that will flow through R_{SENSE}.
- · GAIN is the gain of the current-sense amplifier.
- V_{SN} is the negative output swing of the device.

9.2 Typical Application

Figure 9-1 shows the basic connections for the INA183. The input pins, IN+ and IN-, must be connected as close as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.




Figure 9-1. Typical Server Application

A power-supply bypass capacitor is required on the IN+ pin. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

In server applications, the INA183 typically monitors the current on the 12-V bus that is distributed to various server sub-systems like memory, storage, or CPU power. The monitored current can be used by the server for fault detection or sub-system power optimization.

9.2.1 Design Requirements

Table 9-1 lists the design setup for this application.

Table 9-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
High-side supply voltage (V _{IN+})	12 V
Maximum sense current (I _{MAX})	5 A
Gain option	50 V/V

9.2.2 Detailed Design Procedure

The maximum value of the current-sense resistor is calculated based on choice of gain, the value of the maximum current the be sensed (I_{MAX}), and the power-supply voltage (V_{IN+}). When operating at the maximum current, the output voltage must not exceed the positive output swing specification, V_{SP} . Under the given design parameters, Equation 4 calculates the maximum value for R_{SENSE} as 47.2 m Ω .

$$R_{SENSE} < \frac{V_{SP}}{I_{MAX} \times GAIN} \tag{4}$$

Copyright © 2021 Texas Instruments Incorporated



For this design example, a value of $40.2~\text{m}\Omega$ is selected because, while the $40.2~\text{m}\Omega$ is less than the maximum value calculated, $40.2~\text{m}\Omega$ is still large enough to give an adequate signal at the current-sense amplifier output. To reduce resistor power losses or to operate over a reduced output range, smaller value resistors can be used as the expense of dynamic range and low current accuracy.

9.2.3 Application Curve

Figure 9-2 shows the output response of the device to a sinusoidal current.




Figure 9-2. INA183 Output Response



10 Power Supply Recommendations

The device is powered from the IN+ pin with a voltage from 2.7 V to 26 V. The voltage at the output will also be limited by this voltage during overload or fault conditions. Also, the INA183 can withstand the full input signal range up to 26 V on the IN– pin, regardless of whether the device has power applied or not.

11 Layout

11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a kelvin or 4-wire connection. This connection technique ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the IN+ pin and ground pins. TI
 recommends using a bypass capacitor with a value of 0.1 µF. Additional decoupling capacitance can be
 added to compensate for noisy or high-impedance power supplies.

11.2 Layout Example




Figure 11-1. Recommended Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- INA183A1-A3EVM User's Guide
- TIDA-00302 Transient Robustness for Current Shunt Monitor

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 20-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA183A1IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	2BRQ	Samples
INA183A1IDBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	2BRQ	
INA183A2IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	2BSQ	Samples
INA183A2IDBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	2BSQ	
INA183A3IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	2BTQ	Samples
INA183A3IDBVT	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	2BTQ	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 20-Aug-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA183A1IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
INA183A2IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
INA183A3IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA183A1IDBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0
INA183A2IDBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0
INA183A3IDBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated