







BQ24072, BQ24073, BQ24074, BQ24075, BQ24079 SLUS810N - SEPTEMBER 2008 - REVISED OCTOBER 2021

# BQ2407x Standalone 1-Cell 1.5-A Linear Battery Chargers with Power Path

# 1 Features

- Fully compliant USB charger
  - Selectable 100-mA and 500-mA maximum input current
  - 100-mA Maximum current limit ensures compliance to USB-IF standard
  - Input-based dynamic power management (VIN-DPM) for protection against poor USB sources
- Functional Safety-Capable (BQ24074)
  - Documentation available to aid functional safety system design
- 28-V Input rating with overvoltage protection
- Integrated dynamic power path management (DPPM) function simultaneously and independently powers the system and charges the battery
- Supports up to 1.5-A charge current with current ٠ monitoring output (ISET)
- Programmable input current limit up to 1.5 A for wall adapters
- System output tracks battery voltage (BQ24072)
- Programmable termination current (BQ24074)
- Battery disconnect function with SYSOFF input ٠ (BQ24075, BQ24079)
- Programmable pre-charge and fast-charge safety • timers
- Reverse current, short-circuit and thermal • protection
- NTC thermistor input
- Proprietary start-up sequence limits inrush current
- Status indication - charging/done, power good
- Safety-Related Certification: IEC 62368-1 Certification (BQ24072)

# 2 Applications

- TWS Charging case and headphones •
- Gaming accessory
- Video doorbells, IP network cameras
- Asset tracking and fleet management
- Portable medical devices

# **3 Description**


The BQ2407x series of devices are integrated Li-lon linear chargers and system power path management devices targeted at space-limited portable applications. The devices operate from either a USB port or an AC adapter and support charge currents up to 1.5 A. The input voltage range with input overvoltage protection supports unregulated adapters. The USB input current limit accuracy and start up sequence allow the BQ2407x to meet USB- IF inrush current specifications. Additionally, the input dynamic power management (V<sub>IN</sub>-DPM) prevents the charger from crashing incorrectly configured USB sources.

The BQ2407x features dynamic power path management (DPPM) that powers the system while simultaneously and independently charging the battery. The DPPM circuit reduces the charge current when the input current limit causes the system output to fall to the DPPM threshold; thus, supplying the system load at all times while monitoring the charge current separately. This feature reduces the number of charge and discharge cycles on the battery, allows for proper charge termination and enables the system to run with a defective or absent battery pack.

**Device Information** 

Bevice information						
PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)				
BQ24072						
BQ24073						
BQ24074	VQFN (16)	3.00 mm × 3.00 mm				
BQ24075						
BQ24079						

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Circuit** 

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**

2	Features Applications Description	1
	Revision History	
	Description (continued)	
	Device Comparison Table	
7	Pin Configuration and Functions	7
8	Specifications	. 10
	8.1 Absolute Maximum Ratings <sup>(1)</sup>	.10
	8.2 ESD Ratings	10
	8.3 Recommended Operating Conditions	
	8.4 Thermal Information	. 11
	8.5 Electrical Characteristics	.12
	8.6 Typical Characteristics	. 14
9	Detailed Description	.17
	9.1 Overview	
	9.2 Functional Block Diagram	
	9.3 Feature Description.	
	9.4 Device Functional Modes	

10 Application and Implementation	. 33
10.1 Application Information	. 33
10.2 Typical Application	
10.3 System Examples	
11 Power Supply Recommendations	
12 Layout	.40
12.1 Layout Guidelines	. 40
12.2 Layout Example	
12.3 Thermal Considerations	
13 Device and Documentation Support	.43
13.1 Device Support	
13.2 Receiving Notification of Documentation Updates.	
13.3 Support Resources	
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	.43
13.6 Glossary	
14 Mechanical, Packaging, and Orderable	
Information	. 43

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision M (August 2019) to Revision N (October 2021)	Page
Added Functional Safety-Capable (BQ24074) to Features	
Added Safety-Related Certification: IEC 62368-1 Certification (BQ24072) to Feature	s1
Changed Applications.	
Changed BQ24079T information and package in Section 6	
Added I <sub>BAT(PDWN)</sub> TYP value	
Added I <sub>IN</sub> TYP values	
Added I <sub>CC</sub> TYP value	
Changes from Revision L (June 2018) to Revision M (August 2019)	Page
Changed the document title	1
Changed the Device Comparison Table	6
Deleted the Dissipation Ratings table	
Changed V <sub>IN-LOW</sub> To V <sub>IN-DPM</sub> in the <i>Functional Block Diagram</i>	
<ul> <li>Changed text From: "the DPPM loop or the V<sub>IN-(LOW)</sub> loop." To: "the DPPM loop or the</li> </ul>	е V <sub>IN-DPM</sub> loop." in the
Battery Charging secton	
<ul> <li>Chganged text From: " input voltage has fallen to V<sub>IN(LOW)</sub>" To: "input voltage has fallen to V<sub>IN(LOW)</sub>"</li> </ul>	len to V <sub>IN-DPM</sub> " in the
Dynamic Charge Timers (TMR Input) scrtion	
Changed Equation 11	
Changes from Revision K (March 2015) to Revision L (June 2018)	Page
Deleted MARKINGS from the Device Comparison Table	
Added the RGT0016B and RGT0016C package information to the Device Comparis	on Table6
Changed the Pinout images and descriptions	
• Change description of the CE pin From: "Connect CE to a high logic level to place the	
standby mode. In standby mode," To ""Connect CE to a high logic level to disable	
active and battery supplement mode is still available."	
• "Changed text in the third paragraph of the Power On section From: When VOUT is a	
V <sub>OUT</sub> is above V <sub>O(SC1)</sub> ,"	



www.ti.com SLUS810N – SEPTEMBER 2008 – REVISED O	CTOBER 202
<ul> <li>Changed text From: "The valid resistor range is 590 Ω to 5.9 kΩ." To: "The valid resistor range is 590 kΩ." in the Battery Charging section</li> </ul>	
<ul> <li>Changed From: V<sub>IN(DT)</sub> To: V<sub>BAT</sub> + V<sub>IN(DT)</sub> in Table 9-1</li> <li>Changed I<sub>NTC</sub> To: I<sub>TS</sub> in Figure 9-9</li> </ul>	
Changes from Revision J (January 2015) to Revision K (March 2015)	Page
<ul> <li>Deleted package type code from Device Comparison Table. See the POA at the end of the data she</li> <li>Changed I<sub>CHG</sub> Battery fast charge current range MIN specification from "150 mA" to "100 mA"</li> </ul>	
Changes from Revision I (January 2014) to Revision J (January 2015)	Page
<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section</li> </ul>	1
Changes from Revision H (December 2013) to Revision I (January 2014)	Page
<ul> <li>Changed resistor value from "3 kΩ" to "8.9 kΩ" in the Pin Functions table ISET Description paragrap</li> <li>Changed R<sub>ISET</sub> spec MAX value from "3000" to "8900" in the Recommended Operating Conditions t</li> <li>Changed resistor value from "3 kΩ" to "5.9 kΩ" in the <i>Battery Charging</i> section paragraph</li> </ul>	able 10
Changes from Revision G (July 2011) to Revision H (December 2013)	Page
<ul> <li>Changed I<sub>CHG</sub> Battery fast charge current range MIN specification from "300 mA" to "150 mA"</li> </ul>	12
Changes from Revision F (September 2010) to Revision G (July 2011)	Page
Added ESD human body model specification to Abs Maximum Ratings table	10
Changes from Revision E (August 2010) to Revision F (September 2010)	Page
<ul> <li>Changed 10 x 45 s/kΩ to 10 x 48 s/kΩ under section Program 6.25hour(TMR)</li> </ul>	34
Changes from Revision D (June 2009) to Revision E (August 2010)	Page
<ul> <li>Changed globally RT1 and RT2 to Rs and Rp</li> <li>Added equations 2 and 3 plus explanations and table</li> </ul>	
	Page
Changes from Revision C (March 2009) to Revision D (June 2009)	1
Changes from Revision C (March 2009) to Revision D (June 2009)  Added Device number BQ24079	
Added Device number BQ24079	Page
Added Device number BQ24079	Page
Changes from Revision B (January 2009) to Revision C (March 2009)	Page





Page

#### Changes from Revision \* (September 2008) to Revision A (December 2008)

•	Changed device Features	1
•	Changed Description	
•	Changed Typical Application Circuit	
•	Changed description of CHG pin	
•	Changed SYSOFF Description	
•	Added Figure 10-5 through Figure 8-1	
•	Changed DETAILED FUNCTIONAL DESCRIPTION section	
•	Changed the Functional Block Diagram	18
•	Changed text in section - STATUS INDICATORS (PGOOD, CHG)	
•	Changed Table - CHG STATUS INDICATOR	
•	Changed Equation 8 and Equation 9	
•	Changed APPLICATION CIRCUITS section	
•	Added Using BQ24075 to Disconnect the Battery from the System, Figure 10-13	
•	Changed section - Half-Wave Adaptors.	



# **5** Description (continued)

Additionally, the regulated system input enables instant system turn-on when plugged in even with a totally discharged battery. The power path management architecture also lets the battery supplement the system current requirements when the adapter cannot deliver the peak system currents, thus enabling the use of a smaller adapter.

The battery is charged in three phases: conditioning, constant current, and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if the internal temperature threshold is exceeded. The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The input current limit and charge current are programmable using external resistors.



# 6 Device Comparison Table


PART NUMBER <sup>(1)</sup> <sup>(2)</sup>	V <sub>OVP</sub>	V <sub>BAT(REG)</sub>	V <sub>OUT(REG)</sub>	V <sub>DPPM</sub>	TS METHOD	OPTIONAL FUNCTION	PACKAGE
BQ24072	6.6 V	4.2 V	V <sub>BAT</sub> + 225 mV	V <sub>O(REG)</sub> – 100 mV		TD	RGT0016C
BQ24073	6.6 V	4.2 V	4.4 V	V <sub>O(REG)</sub> – 100 mV	Current Based	TD	
BQ24074	10.5 V	4.2 V	4.4 V	V <sub>O(REG)</sub> – 100 mV		ITERM	
BQ24075	6.6 V	4.2 V	5.5 V	4.3 V		SYSOFF	
BQ24076	6.6 V	4.4 V	V <sub>BAT</sub> + 225 mV	V <sub>O(REG)</sub> – 100 mV		SYSOFF	
BQ24078	6.6 V	4.35 V	V <sub>BAT</sub> + 225 mV	V <sub>O(REG)</sub> – 100 mV		SYSOFF	
BQ24079	6.6 V	4.1 V	5.5 V	4.3 V		SYSOFF	
BQ24072T	6.6 V	4.2 V	V <sub>BAT</sub> + 225 mV	V <sub>O(REG)</sub> – 100 mV		TD	
BQ24075T	6.6 V	4.2 V	5.5 V	4.3 V		SYSOFF	
BQ24079T	6.6 V	4.1 V	5.5 V	4.3 V		SYSOFF	

(1) For all available packages, see the orderable addendum at the end of the data sheet

(2) This product is RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and is suitable for use in specified lead-free soldering processes. In addition, this product uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.



# 7 Pin Configuration and Functions









Figure 7-2. BQ24074 RGT0016B Package 16 Pins Top View





#### Figure 7-3. BQ24075 RGT0016C Package, BQ24079 RGT0016B Package 16 Pins Top View

PIN		- I/O	DESCRIPTION			
NAME	'72, '73	'74	'75, '79	1/0		
BAT	2, 3	2, 3	2, 3	I/O	Charger Power Stage Output and Battery Voltage Sense Input. Connect BAT to the positive terminal of the battery. Bypass BAT to VSS with a 4.7-µF to 47-µF ceramic capacitor.	
CE	4	4	4	I	Charge Enable Active-Low Input. Connect $\overline{CE}$ to a high logic level to disable battery charging. OUT is active and battery supplement mode is still available. Connect $\overline{CE}$ to a low logic level to enable the battery charger. $\overline{CE}$ is internally pulled down with approximately 285 k $\Omega$ . Do not leave $\overline{CE}$ unconnected to ensure proper operation.	
CHG	9	9	9	0	Open-Drain Charging Status Indication Output. $\overline{CHG}$ pulls to VSS when the battery is charging. $\overline{CHG}$ is high impedance when charging is complete and when charger is disabled. Connect $\overline{CHG}$ to the desired logic voltage rail using a 1k $\Omega$ -100k $\Omega$ resistor, or use with an LED for visual indication.	
EN1	6	6	6	I	Input Current Limit Configuration Inputs. Use EN1 and EN2 control the maximum input current and enable	
EN2	5	5	5	Т	USB compliance. See Table 7-2 for the description of the operation states. EN1 and EN2 are internally pulled down with ≉285 kΩ. Do not leave EN1 or EN2 unconnected to ensure proper operation.	
ILIM	12	12	12	I	djustable Current Limit Programming Input. Connect a 1100-Ω to 8-kΩ resistor from ILIM to VSS to program ne maximum input current (EN2=1, EN1=0). The input current includes the system load and the battery harge current. Leaving ILIM unconnected disables all charging.	
IN	13	13	13	I	Input Power Connection. Connect IN to the external DC supply (AC adapter or USB port). The input operating range is 4.35 V to 6.6 V (BQ24072, BQ24073, BQ24075, and BQ24079) or 4.35 V to 10.5 V (bq24074). The input can accept voltages up to 26 V without damage but operation is suspended. Connect bypass capacitor 1 $\mu$ F to 10 $\mu$ F to VSS.	
ISET	16	16	16	I/O	Fast Charge Current Programming Input. Connect a 590- $\Omega$ to 8.9-k $\Omega$ resistor from ISET to VSS to program the fast charge current level. Charging is disabled if ISET is left unconnected. While charging, the voltage at ISET reflects the actual charging current and can be used to monitor charge current. See Section 9.3.5.1 for more details.	
ITERM	_	15	_	I	Termination Current Programming Input. Connect a $0-\Omega$ to $15-k\Omega$ resistor from ITERM to VSS to program the termination current. Leave ITERM unconnected to set the termination current to the default 10% termination threshold.	
оит	10, 11	10, 11	10, 11	0	System Supply Output. OUT provides a regulated output when the input is below the OVP threshold and above the regulation voltage. When the input is out of the operation range, OUT is connected to $V_{BAT}$ except when SYSOFF is high (BQ24075 and BQ24079 only). Connect OUT to the system load. Bypass OUT to VSS with a 4.7-µF to 47-µF ceramic capacitor.	
PGOOD	7	7	7	0	Open-drain Power Good Status Indication Output. $\overrightarrow{PGOOD}$ pulls to VSS when a valid input source is detected. $\overrightarrow{PGOOD}$ is high-impedance when the input power is not within specified limits. Connect $\overrightarrow{PGOOD}$ to the desired logic voltage rail using a 1-k $\Omega$ to 100-k $\Omega$ resistor, or use with an LED for visual indication.	
SYSOFF	-	-	15	I	System Enable Input. Connect SYSOFF high to turn off the FET connecting the battery to the system output. When an adapter is connected, charging is also disabled. Connect SYSOFF low for normal operation. SYSOFF is internally pulled up to $V_{BAT}$ through a large resistor (approximately 5 M $\Omega$ ). Do not leave SYSOFF unconnected to ensure proper operation.	

#### Table 7-1. Pin Functions



#### Table 7-1. Pin Functions (continued)

PIN		1/0	DESCRIPTION		
NAME	'72, '73	'74	'75, '79	1/0	DESCRIPTION
тр	15	_	-	I	Termination Disable Input. Connect TD high to disable charger termination. Connect TD to VSS to enable charger termination. TD is checked during startup only and cannot be changed during operation. See the TD section in this datasheet for a description of the behavior when termination is disabled. TD is internally pulled down to VSS with approximately 285 k $\Omega$ . Do not leave TD unconnected to ensure proper operation.
Thermal Pad	_	_	_	-	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.
TMR	14	14	14	I	Timer Programming Input. TMR controls the pre-charge and fast-charge safety timers. Connect TMR to VSS to disable all safety timers. Connect a 18- $k\Omega$ to 72- $k\Omega$ resistor between TMR and VSS to program the timers a desired length. Leave TMR unconnected to set the timers to the default values.
тѕ	1	1	1	I	External NTC Thermistor Input. Connect the TS input to the NTC thermistor in the battery pack. TS monitors a $10k\Omega$ NTC thermistor. For applications that do not use the TS function, connect a $10$ - $k\Omega$ fixed resistor from TS to VSS to maintain a valid voltage level on TS.
VSS 8 8 8 – Ground. Connect to the thermal pad and to the ground rail of the circuit.		Ground. Connect to the thermal pad and to the ground rail of the circuit.			

#### Table 7-2. EN1/EN2 Settings

EN2 EN1		MAXIMUM INPUT CURRENT INTO IN PIN
0	0	100 mA. USB100 mode
0	1	500 mA. USB500 mode
1	0	Set by an external resistor from ILIM to VSS
1	1	Standby (USB suspend mode)

# **8 Specifications**

## 8.1 Absolute Maximum Ratings<sup>(1)</sup>

			MIN	MAX	UNIT
		IN (with respect to VSS)	-0.3	28	V
VI	Input Voltage	BAT (with respect to VSS)	-0.3	5	V
	input voltago	OUT, EN1, EN2, CE, TS, ISET, PGOOD, CHG, ILIM, TMR, ITERM, SYSOFF, TD (with respect to VSS)	-0.3	7	V
I <sub>I</sub>	Input Current	IN		1.6	А
		OUT		5	А
Io	Output Current (Continuous)	BAT (Discharge mode)		5	А
	(00111110000)	BAT (Charging mode)		1.5 <sup>(2)</sup>	А
	Output Sink Current	CHG, PGOOD		15	mA
TJ	Junction temperature		-40	150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

over the 0°C to 125°C operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 8.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

(2) The IC operational charging life is reduced to 20,000 hours, when charging at 1.5A and 125°C. The thermal regulation feature reduces charge current if the IC's junction temperature reaches 125°C; thus without a good thermal design the maximum programmed charge current may not be reached.

## 8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 8.3 Recommended Operating Conditions

				MIN	MAX	UNIT
VI	IN voltage range			4.35	26	V
	IN operating voltage range	,-	2, '73, '75, '79	4.35	6.4	V
		"	4	4.35	10.2	v
I <sub>IN</sub>	Input current, IN pin				1.5	А
I <sub>OUT</sub>	Current, OUT pin	Current, OUT pin			4.5	А
I <sub>BAT</sub>	Current, BAT pin (Discharging)			4.5	А	
I <sub>CHG</sub>	Current, BAT pin (Charging)			1.5 <sup>(2)</sup>	А	
TJ	Junction Temperature		-40	125	°C	
R <sub>ILIM</sub>	Maximum input current programming resistor		1100	8000	Ω	
R <sub>ISET</sub>	Fast-charge current programming resistor <sup>(1)</sup>		590	8900	Ω	
R <sub>ITERM</sub>	Termination current programming resistor			0	15	kΩ
R <sub>TMR</sub>	Timer programming resistor			18	72	kΩ

(1) Use a 1% tolerance resistor for  $R_{ISET}$  to avoid issues with the  $R_{ISET}$  short test when using the maximum charge current setting.

(2) The IC operational charging life is reduced to 20,000 hours, when charging at 1.5A and 125°C. The thermal regulation feature reduces charge current if the IC's junction temperature reaches 125°C; thus without a good thermal design the maximum programmed charge current may not be reached.



## 8.4 Thermal Information

		BQ2407x	
	THERMAL METRIC <sup>(1)</sup>	RGT	UNIT
		16 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	44.5	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.2	
R <sub>θJB</sub>	Junction-to-board thermal resistance	17.2	°C/W
ΨJT	Junction-to-top characterization parameter	1.0	C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.8	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor IC Package Thermal Metrics* application report.



# **8.5 Electrical Characteristics**

Over junction temperature range ( $0^{\circ} \le T_{J} \le 125^{\circ}C$ ) and the recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
INPUT								
UVLO	Undervoltage lock-out	$V_{IN}: 0 V \rightarrow 4 V$		3.2	3.3	3.4	V	
V <sub>hys</sub>	Hysteresis on UVLO	$V_{IN}$ : 4 V $\rightarrow$ 0 V		200		300	mV	
V <sub>IN(DT)</sub>	Input power detection threshold	Input power detected when V V <sub>BAT</sub> = 3.6 V, VIN: $3.5 V \rightarrow 4$	N > V <sub>BAT</sub> + V <sub>IN(DT)</sub>	55	80	130	mV	
V <sub>hys</sub>	Hysteresis on V <sub>IN(DT)</sub>	$V_{BAT} = 3.6 \text{ V}, \text{ V}_{IN}: 4 \text{ V} \rightarrow 3.5 \text{ V}$	/	20			mV	
t <sub>DGL(PGOOD)</sub>	Deglitch time, input power detected status	Time measured from V <sub>IN</sub> : 0 V rise-time to PGOOD = LO			1.2		ms	
		$V_{IN}$ : 5 V $\rightarrow$ 7 V	('72, '73, '75, '79)	6.4	6.6	6.8		
V <sub>OVP</sub>	Input overvoltage protection threshold	$V_{IN}$ : 5 V $\rightarrow$ 11 V	('74)	10.2	10.5	10.8	V	
		$V_{IN}$ : 7 V $\rightarrow$ 5V	('72, '73, '75, '79)		110			
V <sub>hys</sub>	Hysteresis on OVP	$V_{IN}$ : 11 V $\rightarrow$ 5 V	('74)		175		mV	
t <sub>DGL(OVP)</sub>	Input overvoltage blanking time (OVP fault deglitch)				50		μs	
t <sub>REC</sub>	Input overvoltage recovery time	Time measured from $V_{IN}$ : 11 V fall-time to PGOOD = LO	$I \rightarrow 5 V$ with 1 $\mu s$		1.2		ms	
ILIM, ISET SI	HORT-CIRCUIT DETECTION (CHECKED DURING ST							
I <sub>SC</sub>	Current source	$V_{IN}$ > UVLO and $V_{IN}$ > $V_{BAT}$ +	V <sub>IN(DT)</sub>		1.3		mA	
V <sub>SC</sub>		$V_{IN} > UVLO and V_{IN} > V_{BAT} +$	( )		520		mV	
QUIESCENT	CURRENT		(01)					
I <sub>BAT(PDWN)</sub>	Sleep current into BAT pin	$\overline{CE}$ = LO or HI, input power no No load on OUT pin, T <sub>J</sub> = 85°			4.3	6.5	μA	
		EN1= HI, EN2=HI, V <sub>IN</sub> = 6 V,			41.3	50		
I <sub>IN</sub>	Standby current into IN pin	EN1= HI, EN2=HI, V <sub>IN</sub> = 10 V			99.8	200	μA	
I <sub>CC</sub>	Active supply current, IN pin	$\overline{CE}$ = LO, V <sub>IN</sub> = 6 V, no load o V <sub>BAT</sub> > V <sub>BAT(REG)</sub> , (EN1, EN2)	n OUT pin,		1.1	1.5	mA	
POWER PAT	H	,	,					
V <sub>DO(IN-OUT)</sub>	V <sub>IN</sub> – V <sub>OUT</sub>	V <sub>IN</sub> = 4.3 V, I <sub>IN</sub> = 1 A, V <sub>BAT</sub> = 4	1.2 V		300	475	mV	
V <sub>DO(BAT-OUT)</sub>	V <sub>BAT</sub> – V <sub>OUT</sub>	I <sub>OUT</sub> = 1 A, V <sub>IN</sub> = 0 V, V <sub>BAT</sub> > 3 V			50	100	mV	
, ,		V <sub>IN</sub> > V <sub>OUT</sub> + V <sub>DO(IN-OUT)</sub> , V <sub>BA</sub>	r < 3.2 V	3.3	3.4	3.5		
V <sub>O(REG)</sub>	OUT pin voltage regulation (BQ24072)	V <sub>IN</sub> > V <sub>OUT</sub> + V <sub>DO(IN-OUT)</sub> , V <sub>BA</sub>		V <sub>BAT</sub> + 150mV	V <sub>BAT</sub> + 225mV	V <sub>BAT</sub> + 270mV	V <sub>BAT</sub> + 270mV V	
• O(REG)	OUT pin voltage regulation (BQ24073, BQ24074)	$V_{IN} > V_{OUT} + V_{DO(IN-OUT)}$		4.3	4.4	4.5	v	
	OUT pin voltage regulation (BQ24075, BQ24079)	V <sub>IN</sub> > V <sub>OUT</sub> + V <sub>DO(IN-OUT)</sub>		5.4	5.5	5.6		
		EN1 = LO, EN2 = LO		90	95	100		
l <sub>IN</sub> max	Maximum input current	EN1 = HI, EN2 = LO		450	475	5 500 m/		
		EN2 = HI, EN1 = LO			K <sub>ILIM</sub> /R <sub>ILIM</sub>		А	
		I <sub>LIM</sub> = 500 mA to 1.5 A		1500	1610	1720		
K <sub>ILIM</sub>	Maximum input current factor	I <sub>LIM</sub> = 200 mA to 500 mA		1330	1525	1720	AΩ	
l <sub>IN</sub> max	Programmable input current limit range	EN2 = HI, EN1 = LO, R <sub>ILIM</sub> =	3 kΩ to 1.1 kΩ	200		1500	mA	
V <sub>IN-DPM</sub>	Input voltage threshold when input current is reduced	EN2 = LO, EN1 = X		4.35	4.5	4.63	V	
V <sub>DPPM</sub>	Output voltage threshold when charging current is		('72, '73, '74)	V <sub>O(REG)</sub> – 180mV	V <sub>O(REG)</sub> – 100mV	V <sub>O(REG)</sub> – 30mV	V	
- DPPM	reduced		('75, '79)	4.2	4.3	4.4	V	
V <sub>BSUP1</sub>	Enter battery supplement mode	$V_{BAT} = 3.6 \text{ V}, \text{ R}_{ILIM} = 1.5 \text{ k}\Omega, \text{ R}_{LOAD} = 10 \Omega \rightarrow 2 \Omega$			V <sub>OUT</sub> ≤ V <sub>BAT</sub> – 40mV		V	
V <sub>BSUP2</sub>	Exit battery supplement mode	$V_{BAT} = 3.6 \text{ V}, \text{ R}_{\text{ILIM}} = 1.5 \text{ k}\Omega, \text{ R}_{\text{LOAD}} = 2 \ \Omega \rightarrow 10 \ \Omega$			$V_{OUT} \ge V_{BAT} - 20mV$		V	
V <sub>O(SC1)</sub>	Output short-circuit detection threshold, power-on	$V_{IN} > V_{UVLO}$ and $V_{IN} > V_{BAT} + V_{IN(DT)}$		0.8	0.9	1	V	
V <sub>O(SC2)</sub>	Output short-circuit detection threshold, supplement mode $V_{BAT} - V_{OUT} > V_{O(SC2)}$ indicates short-circuit	$V_{IN} > V_{UVLO}$ and $V_{IN} > V_{BAT} + V_{IN(DT)}$		200	250	300	mV	
t <sub>DGL(SC2)</sub>	Deglitch time, supplement mode short circuit				250		μs	
t <sub>REC(SC2)</sub>	Recovery time, supplement mode short circuit				60		ms	



## 8.5 Electrical Characteristics (continued)

Over junction temperature range ( $0^{\circ} \le T_{J} \le 125^{\circ}C$ ) and the recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY C	HARGER					
I <sub>BAT</sub>	Source current for BAT pin short-circuit detection	V <sub>BAT</sub> = 1.5 V	4	7.5	11	mA
V <sub>BAT(SC)</sub>	BAT pin short-circuit detection threshold	V <sub>BAT</sub> rising	1.6	1.8	2	V
 V	Rattery charge voltage	('72, '73, '74, '75)	4.16	4.20	4.23	V
V <sub>BAT(REG)</sub>	Battery charge voltage	('79)	4.059	4.100	4.141	v
V <sub>LOWV</sub>	Pre-charge to fast-charge transition threshold	$V_{IN} > V_{UVLO}$ and $V_{IN} > V_{BAT} + V_{IN(DT)}$	2.9	3	3.1	V
t <sub>DGL1(LOWV)</sub>	Deglitch time on pre-charge to fast-charge transition			25		ms
t <sub>DGL2(LOWV)</sub>	Deglitch time on fast-charge to pre-charge transition			25		ms
	Battery fast charge current range	$V_{BAT(REG)} > V_{BAT} > V_{LOWV}, V_{IN} = 5 V \overline{CE} = LO,$ EN1 = LO, EN2 = HI	100		1500	mA
I <sub>CHG</sub>	Battery fast charge current	$\label{eq:cell} \begin{array}{l} \overline{CE} = LO, EN1 = LO, EN2 = HI, \\ V_{BAT} > V_{LOWV}, V_{IN} = 5 \ V, \ I_{IN}max > I_{CHG}, \ no \ load \ on \ OUT \ pin, \\ thermal \ loop \ and \ DPPM \ loop \ not \ active \end{array}$		K <sub>ISET</sub> /R <sub>ISET</sub>		A
KISET	Fast charge current factor		797	890	975	AΩ
I <sub>PRECHG</sub>	Pre-charge current			K <sub>PRECHG</sub> /R <sub>ISET</sub>		А
K <sub>PRECHG</sub>	Pre-charge current factor		70	88	106	AΩ
I <sub>TERM</sub>	Termination comparator detection threshold	$\label{eq:cell} \begin{array}{l} \overline{\text{CE}} = \text{LO}, \ (\text{EN1}, \text{EN2}) \neq (\text{LO}, \text{LO}), \\ V_{\text{BAT}} > V_{\text{RCH}}, \ t < t_{\text{MAXCH}}, \ V_{\text{IN}} = 5 \ \text{V}, \ \text{DPPM loop and thermal} \\ \text{loop not active} \end{array}$	0.09×I <sub>CHG</sub>	0.1×I <sub>CHG</sub>	0.11×I <sub>CHG</sub>	A
· TERM	(internally set)	$\label{eq:cell} \begin{array}{l} \hline CE = LO, (EN1, EN2) = (LO, LO), \\ V_{BAT} > V_{RCH},  t < t_{MAXCH},  V_{IN} = 5 \ V, \ DPPM \ loop \ and \ thermal \\ loop \ not \ active \end{array}$	0.027×I <sub>CHG</sub>	0.033×I <sub>CHG</sub>	0.040×I <sub>CHG</sub>	
IBIAS(ITERM)	Current for external termination-setting resistor	$V_{IN}$ > $V_{UVLO}$ and $V_{IN}$ > $V_{BAT}$ + $V_{IN(DT)}$	72	75	78	μA
I <sub>TERM</sub>	Termination current threshold (externally set) (BQ24074)		K <sub>ITE</sub>	<sub>RM</sub> × R <sub>ITERM</sub> / R	ISET	А
	K Factor for termination detection threshold	USB500 or ISET mode(EN1, EN2) $\neq$ (LO, LO) $\overline{CE} = LO$ , $V_{BAT} > V_{RCH}$ , $l < t_{MAXCH}$ , $V_{IN} = 5$ V, DPPM loop and thermal loop not active	0.0225	0.0300	0.0375	
K <sub>ITERM</sub>	(externally set) (BQ24074)	$ \begin{array}{l} USB100 \mbox{ mode (EN1, EN2) = (LO, LO),} \\ \hline CE = LO, V_{BAT} > V_{RCH}, t < t_{MAXCH}, V_{IN} = 5 \mbox{ V, DPPM loop and} \\ thermal loop not active \end{array} $	0.008	0.0100	0.012	A
t <sub>DGL(TERM)</sub>	Deglitch time, termination detected			25		ms
V <sub>RCH</sub>	Recharge detection threshold	$V_{\text{IN}}$ > $V_{\text{UVLO}}$ and $V_{\text{IN}}$ > $V_{\text{BAT}}$ + $V_{\text{IN(DT)}}$	V <sub>BAT(REG)</sub> – 140mV	V <sub>BAT(REG)</sub> – 100mV	V <sub>BAT(REG)</sub> – 60mV	V
t <sub>DGL(RCH)</sub>	Deglitch time, recharge threshold detected			62.5		ms
t <sub>DGL(NO-IN)</sub>	Delay time, input power loss to OUT LDO turn-off	$V_{BAT}$ = 3.6 V. Time measured from $V_{IN}$ : 5 V $\rightarrow$ 3 V 1 $\mu s$ fall-time		20		ms
I <sub>BAT(DET)</sub>	Sink current for battery detection	V <sub>BAT</sub> = 2.5 V	5	7.5	10	mA
t <sub>DET</sub>	Battery detection timer	BAT high or low		250		ms
BATTERY C	HARGING TIMERS					
t <sub>PRECHG</sub>	Pre-charge safety timer value	TMR = floating	1440	1800	2160	s
t <sub>MAXCHG</sub>	Charge safety timer value	TMR = floating	14400	18000	21600	s
t <sub>PRECHG</sub>	Pre-charge safety timer value	18 kΩ < R <sub>TMR</sub> < 72 kΩ		$R_{TMR} \times K_{TMR}$		s
t <sub>MAXCHG</sub>	Charge safety timer value	18 kΩ < R <sub>TMR</sub> < 72 kΩ	10×R <sub>TMR</sub> ×K <sub>TMR</sub>		2	s
K <sub>TMR</sub>	Timer factor		36	48	60	s/kΩ
BATTERY-P	ACK NTC MONITOR <sup>(1)</sup>					
I <sub>NTC</sub>	NTC bias current	$V_{IN}$ > UVLO and $V_{IN}$ > $V_{BAT}$ + $V_{IN(DT)}$	72	75	78	μA
V <sub>HOT</sub>	High temperature trip point	Battery charging, V <sub>TS</sub> Falling	270	300	330	mV
V <sub>HYS(HOT)</sub>	Hysteresis on high trip point	Battery charging, $V_{TS}$ Rising from $V_{HOT}$		30		mV
V <sub>COLD</sub>	Low temperature trip point	Battery charging, V <sub>TS</sub> Rising	2000	2100	2200	mV
V <sub>HYS(COLD)</sub>	Hysteresis on low trip point	Battery charging, $V_{TS}$ Falling from $V_{COLD}$		300		mV
t <sub>DGL(TS)</sub>	Deglitch time, pack temperature fault detection	TS fault detected to charger disable		50		ms
V <sub>DIS(TS)</sub>	TS function disable threshold (BQ24072, BQ24073)	TS unconnected		V <sub>IN</sub> - 200mV		V
THERMAL R	REGULATION				I	
T <sub>J(REG)</sub>	Temperature regulation limit			125		°C
T <sub>J(OFF)</sub>	Thermal shutdown temperature	T <sub>J</sub> Rising		155		°C
						°C



# 8.5 Electrical Characteristics (continued)


Over junction temperature range ( $0^{\circ} \le T_{J} \le 125^{\circ}C$ ) and the recommended supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT		
LOGIC LEV	LOGIC LEVELS ON EN1, EN2, CE, SYSOFF, TD						
VIL	Logic LOW input voltage		0	0.4	V		
V <sub>IH</sub>	Logic HIGH input voltage		1.4	6	V		
I <sub>IL</sub>	Input sink current	V <sub>IL</sub> = 0 V		1	μA		
I <sub>IH</sub>	Input source current	V <sub>IH</sub> = 1.4 V		10	μA		
LOGIC LEVELS ON PGOOD, CHG							
V <sub>OL</sub>	Output LOW voltage	I <sub>SINK</sub> = 5 mA		0.4	V		

(1) These numbers set trip points of 0°C and 50°C while charging, with 3°C hysteresis on the trip points, with a Vishay Type 2 curve NTC with an R25 of 10 kΩ.

## 8.6 Typical Characteristics


 $V_{IN}$  = 6 V, EN1=1, EN2=0, BQ24073 application circuit,  $T_A$  = 25°C, unless otherwise noted.





# 8.6 Typical Characteristics (continued)


V<sub>IN</sub> = 6 V, EN1=1, EN2=0, BQ24073 application circuit, T<sub>A</sub> = 25°C, unless otherwise noted.





# 8.6 Typical Characteristics (continued)

 $V_{IN}$  = 6 V, EN1=1, EN2=0, BQ24073 application circuit,  $T_A$  = 25°C, unless otherwise noted.






# 9 Detailed Description

## 9.1 Overview

The BQ2407x devices are integrated Li-Ion linear chargers and system power path management devices targeted at space-limited portable applications. The device powers the system while simultaneously and independently charging the battery. This feature reduces the number of charge and discharge cycles on the battery, allows for proper charge termination and enables the system to run with a defective or absent battery pack. This feature also allows instant system turn-on even with a totally discharged battery. The input power source for charging the battery and running the system can be an AC adapter or a USB port. The devices feature Dynamic Power Path Management (DPPM), which shares the source current between the system and battery charging, and automatically reduces the charging current if the system load increases. When charging from a USB port, the input dynamic power management ( $V_{IN-DPM}$ ) circuit reduces the input current if the input voltage falls below a threshold, thus preventing the USB port from crashing. The power-path architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents.



## 9.2 Functional Block Diagram





## 9.3 Feature Description

### 9.3.1 Undervoltage Lockout (UVLO)

The BQ2407X family remains in power down mode when the input voltage at the IN pin is below the undervoltage threshold (UVLO).

During the power down mode the host commands at the control inputs ( $\overline{CE}$ , EN1 and EN2) are ignored. The Q1 FET connected between IN and OUT pins is off, and the status outputs  $\overline{CHG}$  and  $\overline{PGOOD}$  are high impedance. The Q2 FET that connects BAT to OUT is ON. (If SYSOFF is high, Q2 is off). During power down mode, the V<sub>OUT(SC2)</sub> circuitry is active and monitors for overload conditions on OUT.

#### 9.3.2 Power On

When  $V_{IN}$  exceeds the UVLO threshold, the BQ2407x powers up. While  $V_{IN}$  is below  $V_{BAT} + V_{IN(DT)}$ , the host commands at the control inputs ( $\overline{CE}$ , EN1 and EN2) are ignored. The Q1 FET connected between IN and OUT pins is off, and the status outputs  $\overline{CHG}$  and  $\overline{PGOOD}$  are high impedance. The Q2 FET that connects BAT to OUT is ON. (If SYSOFF is high, Q2 is off). During this mode, the  $V_{OUT(SC2)}$  circuitry is active and monitors for overload conditions on OUT.

Once  $V_{IN}$  rises above  $V_{BAT} + V_{IN(DT)}$ , PGOOD is driven low to indicate the valid power status and the  $\overline{CE}$ , EN1, and EN2 inputs are read. The device enters standby mode if (EN1 = EN2 = HI) or if an input overvoltage condition occurs. In standby mode, Q1 is OFF and Q2 is ON so OUT is connected to the battery input. (If SYSOFF is high, FET Q2 is off). During this mode, the  $V_{OUT(SC2)}$  circuitry is active and monitors for overload conditions on OUT.

When the input voltage at IN is within the valid range:  $V_{IN} > UVLO$  **AND**  $V_{IN} > V_{BAT} + V_{IN(DT)}$  **AND**  $V_{IN} < V_{OVP}$ , and the EN1 and EN2 pins indicate that the USB suspend mode is not enabled [(EN1, EN2)  $\neq$  (HI, HI)] all internal timers and other circuit blocks are activated. The device then checks for short-circuits at the ISET and ILIM pins. If no short conditions exists, the device switches on the input FET Q1 with a 100mA current limit to checks for a short circuit at OUT. When  $V_{OUT}$  is above  $V_{O(SC1)}$ , the FET Q1 switches to the current limit threshold set by EN1, EN2 and  $R_{ILIM}$  and the device enters into the normal operation. During normal operation, the system is powered by the input source (Q1 is regulating), and the device continuously monitors the status of  $\overline{CE}$ , EN1 and EN2 as well as the input voltage conditions.






Figure 9-1. Startup Flow Diagram



### 9.3.3 Overvoltage Protection (OVP)

The BQ2407x accepts inputs up to 28 V without damage. Additionally, an overvoltage protection (OVP) circuit is implemented that shuts off the internal LDO and discontinues charging when  $V_{IN} > V_{OVP}$  for a period long than  $t_{DGL(OVP)}$ . When in OVP, the system output (OUT) is connected to the battery and PGOOD is high impedance. Once the OVP condition is removed, a new power on sequence starts (see Section 9.3.2). The safety timers are reset and a new charge cycle will be indicated by the  $\overline{CHG}$  output.

#### 9.3.4 Dynamic Power Path Management

The BQ2407x features an OUT output that powers the external load connected to the battery. This output is active whenever a source is connected to IN or BAT. The following sections discuss the behavior of OUT with a source connected to IN to charge the battery and a battery source only.

#### 9.3.4.1 Input Source Connected (ADAPTER or USB)

With a source connected, the dynamic power path management (DPPM) circuitry of the BQ2407x monitors the input current continuously. The OUT output for the BQ24073/74/75/79 is regulated to a fixed voltage ( $V_{O(REG)}$ ). For the BQ24072, OUT is regulated to 200 mV above the voltage at BAT. When the BAT voltage falls below 3.2 V, OUT is clamped to 3.4 V. This allows for proper startup of the system load even with a discharged battery. The current into IN is shared between charging the battery and powering the system load at OUT. The BQ2407x has internal selectable current limits of 100 mA (USB100) and 500 mA (USB500) for charging from USB ports, as well as a resistor-programmable input current limit.

The BQ2407x is USB IF compliant for the inrush current testing. The USB specification allows up to 10  $\mu$ F to be hard started, which establishes 50  $\mu$ C as the maximum inrush charge value when exceeding 100 mA. The input current limit for the BQ2407x prevents the input current from exceeding this limit, even with system capacitances greater than 10  $\mu$ F. The input capacitance to the device must be selected small enough to prevent a violation (<10  $\mu$ F), as this current is not limited. Figure 9-2 demonstrates the start-up of the BQ2407x and compares it to the USB-IF specification.




Figure 9-2. USB-IF Inrush Current Test

The input current limit selection is controlled by the state of the EN1 and EN2 pins as shown in the EN1/EN2 Settings table in Section 7. When using the resistor-programmable current limit, the input current limit is set by the value of the resistor connected from the ILIM pin to VSS, and is given by the equation:

 $I_{IN-MAX} = K_{ILIM}/R_{ILIM}$ 

(1)

The input current limit is adjustable up to 1.5 A. The valid resistor range is 1.1 k $\Omega$  to 8 k $\Omega$ .



When the IN source is connected, priority is given to the system load. The DPPM and Battery Supplement modes are used to maintain the system load. Figure 9-4 and Figure 9-5 illustrate examples of the DPPM and supplement modes. These modes are explained in detail in the following sections.

#### 9.3.4.1.1 Input DPM Mode (V<sub>IN</sub>-DPM)

The BQ2407x utilizes the V<sub>IN</sub>-DPM mode for operation from current-limited USB ports. When EN1 and EN2 are configured for USB100 (EN2=0, EN1=0) or USB500 (EN2=0, EN1=1) modes, the input voltage is monitored. If V<sub>IN</sub> falls to V<sub>IN-DPM</sub>, the input current limit is reduced to prevent the input voltage from falling further. This prevents the BQ2407x from crashing poorly designed or incorrectly configured USB sources. Figure 9-3 shows the V<sub>IN</sub>-DPM behavior to a current limited source. In this figure, the input source has a 400-mA current limit and the device is in USB500 mode (EN1=1, EN2=0).




Figure 9-3. V<sub>IN</sub>-DPM Waveform

#### 9.3.4.1.2 DPPM Mode

When the sum of the charging and system load currents exceeds the maximum input current (programmed with EN1, EN2, and ILIM pins), the voltage at OUT decreases. Once the voltage on the OUT pin falls to  $V_{DPPM}$ , the BQ2407x enters DPPM mode. In this mode, the charging current is reduced as the OUT current increases in order to maintain the system output. Battery termination is disabled while in DPPM mode.

### 9.3.4.1.3 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at OUT reduces further. When the OUT voltage drops below the  $V_{BSUP1}$  threshold, the battery supplements the system load. The battery stops supplementing the system load when the voltage at OUT rises above the  $V_{BSUP2}$  threshold.

During supplement mode, the battery supplement current is not regulated (BAT-FET is fully on), however there is a short circuit protection circuit built in. Figure 10-6 demonstrates supplement mode. If during battery supplement mode, the voltage at OUT drops  $V_{O(SC2)}$  below the BAT voltage, the OUT output is turned off if the overload exists after  $t_{DGL(SC2)}$ . The short circuit recovery timer then starts counting. After  $t_{REC(SC2)}$ , OUT turns on and attempts to restart. If the short circuit remains, OUT is turned off and the counter restarts. Battery termination is disabled while in supplement mode.







Figure 9-4. BQ24072 DPPM and Battery Supplement Modes ( $V_{OREG} = V_{BAT} + 225 \text{ mV}$ ,  $V_{BAT} = 3.6 \text{ V}$ )





### 9.3.4.2 Input Source Not Connected

When no source is connected to the IN input, OUT is powered strictly from the battery. During this mode the current into OUT is not regulated, similar to *Battery Supplement Mode*, however the short circuit circuitry is active. If the OUT voltage falls below the BAT voltage by 250 mV for longer than  $t_{DGL(SC2)}$ , OUT is turned off. The short circuit recovery timer then starts counting. After  $t_{REC(SC2)}$ , OUT turns on and attempts to restart. If the short circuit remains, OUT is turned off and the counter restarts. This ON/OFF cycle continues until the overload condition is removed.

### 9.3.5 Battery Charging

Set  $\overline{CE}$  low to initiate battery charging. First, the device checks for a short-circuit on the BAT pin by sourcing  $I_{BAT(SC)}$  to the battery and monitoring the voltage. When the BAT voltage exceeds  $V_{BAT(SC)}$ , the battery charging continues. The battery is charged in three phases: conditioning pre-charge, constant current fast charge (current regulation) and a constant voltage tapering (voltage regulation). In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.

Figure 9-6 illustrates a normal Li-Ion charge cycle using the BQ2407x:






Figure 9-6. Typical Charge Cycle

In the pre-charge phase, the battery is charged at with the pre-charge current ( $I_{PRECHG}$ ). Once the battery voltage crosses the  $V_{LOWV}$  threshold, the battery is charged with the fast-charge current ( $I_{CHG}$ ). As the battery voltage reaches  $V_{BAT(REG)}$ , the battery is held at a constant voltage of  $V_{BAT(REG)}$  and the charge current tapers off as the battery approaches full charge. When the battery current reaches  $I_{TERM}$ , the CHG pin indicates *charging done* by going high-impedance.

Note that termination detection is disabled whenever the charge rate is reduced because of the actions of the thermal loop, the DPPM loop or the  $V_{\text{IN-DPM}}$  loop.

The value of the fast-charge current is set by the resistor connected from the ISET pin to VSS, and is given by the equation:

$$I_{CHG} = K_{ISET}/R_{ISET}$$

(2)

The charge current limit is adjustable up to 1.5 A. The valid resistor range is 590  $\Omega$  to 8.9 k $\Omega$ . If I<sub>CHG</sub> is programmed as greater than the input current limit, the battery will not charge at the rate of I<sub>CHG</sub>, but at the slower rate of I<sub>IN(MAX)</sub> (minus the load current on the OUT pin, if any). In this case, the charger timers will be proportionately slowed down.

## 9.3.5.1 Charge Current Translator

When the charger is enabled, internal circuits generate a current proportional to the charge current at the ISET input. The current out of ISET is 1/400 ( $\pm$ 10%) of the charge current. This current, when applied to the external charge current programming resistor, R<sub>ISET</sub>, generates an analog voltage that can be monitored by an external host to calculate the current sourced from BAT.

 $V_{ISET} = I_{CHARGE} / 400 \times R_{ISET}$ 

(3)






Figure 9-7. Battery Charging Flow Diagram



#### 9.3.5.2 Adjustable Termination Threshold (ITERM Input, BQ24074)

The termination current threshold in the BQ24074 is user-programmable. Set the termination current by connecting a resistor from ITERM to VSS. For USB100 mode (EN1 = EN2 = Low), the termination current value is calculated as:

In the other input current limit modes (EN1 ≠ EN2), the termination current value is calculated as:

 $I_{\text{TERM}} = 0.03 \times R_{\text{ITERM}} / R_{\text{ISET}}$ 

(5)

(4)

The termination current is programmable up to 50% of the fastcharge current. The  $R_{ITERM}$  resistor must be less than 15 k $\Omega$ . Leave ITERM unconnected to select the default internally set termination current.

#### 9.3.5.3 Termination Disable (TD Input, BQ24072, BQ24073)

The BQ24072 and BQ24073 contain a TD input that allows termination to be enabled/ disabled. Connect TD to a logic high to disable charge termination. When termination is disabled, the device goes through the pre-charge, fast-charge and CV phases, then remains in the CV phase. During the CV phase, the charger maintains the output voltage at BAT equal to  $V_{BAT(REG)}$ , and charging current does not terminate. The charge current is set by  $I_{CHG}$  or  $I_{IN}$ max, whichever is less. Battery detection is not performed. The CHG output is high impedance once the current falls below  $I_{TERM}$  and does not go low until the input power or CE are toggled. When termination is disabled, the pre-charge and fast-charge safety timers are also disabled. Battery pack temperature sensing (TS pin functionality) is disabled if the TD pin is high and the TS pin is unconnected or pulled up to  $V_{IN}$ .

#### 9.3.5.4 Battery Detection and Recharge

The BQ2407x automatically detects if a battery is connected or removed. Once a charge cycle is complete, the battery voltage is monitored. When the battery voltage falls below  $V_{RCH}$ , the battery detection routine is run. During battery detection, current ( $I_{BAT(DET)}$ ) is pulled from the battery for a duration  $t_{DET}$  to see if the voltage on BAT falls below  $V_{LOWV}$ . If not, charging begins. If it does, then it indicates that the battery is missing or the protector is open. Next, the precharge current is applied for  $t_{DET}$  to close the protector if possible. If  $V_{BAT} < V_{RCH}$ , then the protector closed and charging is initiated. If  $V_{BAT} > V_{RCH}$ , then the battery is determined to be missing and the detection routine continues.

### 9.3.5.5 Battery Disconnect (SYSOFF Input, BQ24075, BQ24079)

The BQ24075 and BQ24079 feature a SYSOFF input that allows the user to turn the FET Q2 off and disconnect the battery from the OUT pin. This is useful for disconnecting the system load from the battery, factory programming where the battery is not installed or for host side impedance track fuel gauging, such as bq27500, where the battery open circuit voltage level must be detected before the battery charges or discharges. The /CHG output remains low when SYSOFF is high. Connect SYSOFF to VSS, to turn Q2 on for normal operation. SYSOFF is internally pulled to VBAT through ~5 M $\Omega$  resistor.

#### 9.3.5.6 Dynamic Charge Timers (TMR Input)

The BQ2407x devices contain internal safety timers for the pre-charge and fast-charge phases to prevent potential damage to the battery and the system. The timers begin at the start of the respective charge cycles. The timer values are programmed by connecting a resistor from TMR to VSS. The resistor value is calculated using the following equation:

$t_{PRECHG} = K_{TMR} \times R_{TMR}$	(6)
t <sub>MAXCHG</sub> = 10 × K <sub>TMR</sub> × R <sub>TMR</sub>	(7)

Leave TMR unconnected to select the internal default timers. Disable the timers by connecting TMR to VSS.

Reset the timers by toggling the CE pin, or by toggling EN1, EN2 pin to put the device in and out of USB suspend mode (EN1 = HI, EN2 = HI).



Note that timers are suspended when the device is in thermal shutdown, and the timers are slowed proportionally to the charge current when the device enters thermal regulation. For the BQ24072 and BQ24073, the timers are disabled when TD is connected to a high logic level.

During the fast charge phase, several events increase the timer durations.

- The system load current activates the DPPM loop which reduces the available charging current
- The input current is reduced because the input voltage has fallen to V<sub>IN-DPM</sub>
- The device has entered thermal regulation because the IC junction temperature has exceeded T<sub>J(REG)</sub>

During each of these events, the internal timers are slowed down proportionately to the reduction in charging current. For example, if the charging current is reduced by half for two minutes, the timer clock is reduced to half the frequency and the counter counts half as fast resulting in only one minute of "counting" time.

If the pre charge timer expires before the battery voltage reaches  $V_{LOWV}$ , the BQ2407x indicates a fault condition. Additionally, if the battery current does not fall to  $I_{TERM}$  before the fast charge timer expires, a fault is indicated. The  $\overline{CHG}$  output flashes at approximately 2 Hz to indicate a fault condition. The fault condition is cleared by toggling  $\overline{CE}$  or the input power, entering/ exiting USB suspend mode, or an OVP event.

#### 9.3.5.7 Status Indicators ( PGOOD, CHG)

The BQ2407x contains two open-drain outputs that signal its status. The  $\overrightarrow{PGOOD}$  output signals when a valid input source is connected.  $\overrightarrow{PGOOD}$  is low when  $(V_{BAT} + V_{IN(DT)}) < V_{IN} < V_{OVP}$ . When the input voltage is outside of this range,  $\overrightarrow{PGOOD}$  is high impedance.

The charge cycle after power-up, CE going low, or exiting OVP is indicated with the  $\overline{CHG}$  pin on (low - LED on), whereas all refresh (subsequent) charges will result in the  $\overline{CHG}$  pin off (open - LED off). In addition, the  $\overline{CHG}$  signals timer faults by flashing at approximately 2 Hz.

INPUT STATE	PGOOD OUTPUT			
V <sub>IN</sub> < V <sub>UVLO</sub>	High-impedance			
$V_{UVLO} < V_{IN} < V_{BAT} + V_{IN(DT)}$	High-impedance			
$V_{BAT} + V_{IN(DT)} < V_{IN} < V_{OVP}$	Low			
V <sub>IN</sub> > V <sub>OVP</sub>	High-impedance			

Table 9-1. PGOOD Status Indicator

CHARGE STATE	CHG OUTPUT		
Charging	Low (for first charge cycle)		
Charging suspended by thermal loop	Low (for first charge cycle)		
Safety timers expired	Flashing at 2 Hz		
Charging done			
Recharging after termination	- High-impedance		
IC disabled or no valid input power	ingn-inpedance		
Battery absent			

### Table 9-2. CHG Status Indicator

### 9.3.5.8 Thermal Regulation and Thermal Shutdown

The BQ2407x contain a thermal regulation loop that monitors the die temperature. If the temperature exceeds  $T_{J(REG)}$ , the device automatically reduces the charging current to prevent the die temperature from increasing further. In some cases, the die temperature continues to rise despite the operation of the thermal loop, particularly under high VIN and heavy OUT system load conditions. Under these conditions, if the die temperature increases to  $T_{J(OFF)}$ , the input FET Q1 is turned OFF. FET Q2 is turned ON to ensure that the battery still powers the load on OUT. Once the device die temperature cools by  $T_{J(OFF-HYS)}$ , the input FET Q1 is turned on and the device returns to thermal regulation. Continuous overtemperature conditions result in a "hiccup" mode. During thermal regulation, the safety timers are slowed down proportionately to the reduction in current limit.



Note that this feature monitors the die temperature of the BQ2407x. This is not synonymous with ambient temperature. Self heating exists due to the power dissipated in the IC because of the linear nature of the battery charging algorithm and the LDO associated with OUT. A modified charge cycle with the thermal loop active is shown in Figure 9-8. Battery termination is disabled during thermal regulation.




Figure 9-8. Charge Cycle Modified by Thermal Loop

### 9.3.6 Battery Pack Temperature Monitoring

The BQ2407x features an external battery pack temperature monitoring input. The TS input connects to the NTC thermistor in the battery pack to monitor battery temperature and prevent dangerous over-temperature conditions. During charging,  $I_{NTC}$  is sourced to TS and the voltage at TS is continuously monitored. If, at any time, the voltage at TS is outside of the operating range ( $V_{COLD}$  to  $V_{HOT}$ ), charging is suspended. The timers maintain their values but suspend counting. When the voltage measured at TS returns to within the operation window, charging is resumed and the timers continue counting. When charging is suspended due to a battery pack temperature fault, the  $\overline{CHG}$  pin remains low and continues to indicate charging.

For the BQ24072 and BQ24073, battery pack temperature sensing is disabled when termination is disabled (TD = High) and the voltage at TS is greater than  $V_{DIS(TS)}$ . For applications that do not require the TS monitoring function, connect a 10-k $\Omega$  resistor from TS to VSS to set the TS voltage at a valid level and maintain charging.

Copyright © 2021 Texas Instruments Incorporated



The allowed temperature range for 103AT-2 type thermistor is 0°C to 50°C. However, the user may increase the range by adding two external resistors. See Figure 9-9 for the circuit details. The values for Rs and Rp are calculated using the following equations:

$$Rs = \frac{-(R_{TH} + R_{TC}) \pm \sqrt{\left((R_{TH} + R_{TC})^2 - 4\left\{R_{TH} \times R_{TC} + \frac{V_H \times V_C}{(V_H - V_C) \times I_{TS}} \times (R_{TC} - R_{TH})\right\}\right)}{2}$$
(8)  
$$Rp = \frac{V_H \times (R_{TH} + R_S)}{I_{TS} \times (R_{TH} + R_S) - V_H}$$
(9)

where

- R<sub>TH</sub>: Thermistor Hot Trip Value found in thermistor data sheet
- R<sub>TC</sub>: Thermistor Cold Trip Value found in thermistor data sheet
- V<sub>H</sub>: IC's Hot Trip Threshold = 0.3 V nominal
- V<sub>C</sub>: IC's Cold Trip Threshold = 2.1 V nominal
- I<sub>TS</sub>: IC's Output Current Bias = 75 μA nominal
- NTC Thermsitor Semitec 103AT-4

Rs and Rp 1% values were chosen closest to calculated values in Table 9-3.

COLD TEMP RESISTANCE AND TRIP THRESHOLD; $\Omega$ (°C)	HOT TEMP RESISTANCE AND TRIP THRESHOLD; $\Omega$ (°C)	EXTERNAL BIAS RESISTOR, Rs (Ω)	EXTERNAL BIAS RESISTOR, Rp $(\Omega)$				
28000 (-0.6)	4000 (51)	0	×				
28480 (-1)	3536 (55)	487	845000				
28480 (-1)	3021 (60)	1000	549000				
33890 (–5)	4026 (51)	76.8	158000				
33890 (–5)	3536 (55)	576	150000				
33890 (-5)	3021 (60)	1100	140000				

Table 9-3. Calculated Values

RHOT and RCOLD are the thermistor resistance at the desired hot and cold temperatures, respectively. The temperature window cannot be tightened more than using only the thermistor connected to TS, it can only be extended.




Figure 9-9. Extended TS Pin Thresholds



## 9.4 Device Functional Modes

### 9.4.1 Sleep Mode

When the input is between UVLO and  $V_{IN(DT)}$ , the device enters sleep mode. After entering sleep mode for >20 mS the internal FET connection between the IN and OUT pin is disabled and pulling the input to ground will not discharge the battery, other than the leakage on the BAT pin. If one has a full 1000-mAHr battery and the leakage is 10 µA, then it would take 1000 mAHr / 10 µA = 100000 hours (11.4 years) to discharge the battery. The self-discharge of the battery is typically five times higher than this.







Figure 9-10. Power-Up, Power-Down, Power Good Indication










Figure 9-12. Recharge – t<sub>DGL(RCH)</sub>




Figure 9-13. OUT Short-Circuit – Supplement Mode




Figure 9-14. Battery Pack Temperature Sensing – TS Pin. Battery Temperature Increasing



# **10 Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **10.1 Application Information**

The BQ2407x devices power the system while simultaneously and independently charging the battery. The input power source for charging the battery and running the system can be an AC adapter or a USB port. The devices feature dynamic power-path management (DPPM), which shares the source current between the system and battery charging and automatically reduces the charging current if the system load increases. When charging from a USB port, the input dynamic power management (VIN-DPM) circuit reduces the input current limit if the input voltage falls below a threshold, preventing the USB port from crashing. The power-path architecture also permits the battery to supplement the system current requirements when the adapter cannot deliver the peak system currents.

The BQ2407x is configurable to be host controlled for selecting different input current limits based on the input source connected, or a fully stand alone device for applications that do not support multiple types of input sources.

### **10.2 Typical Application**

 $V_{IN}$  = UVLO to  $V_{OVP}$ ,  $I_{FASTCHG}$  = 800 mA,  $I_{IN(MAX)}$  = 1.3 A, Battery Temperature Charge Range = 0°C to 50°C, 6.25-hour Fastcharge Safety Timer




Figure 10-1. Using BQ24072/ BQ24073 in a Host-Controlled Charger Application



### 10.2.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current of approximately 800 mA; ISET pin 16
- Input Current Limit =1.3 A; ILIM pin 12
- Termination Current Threshold = 110 mA; ITERM pin 15 (BQ24074 only)
- Safety timer duration, Fast-Charge = 6.25 hours; TMR pin 14
- TS Battery Temperature Sense =  $10 \text{ k}\Omega \text{ NTC} (103 \text{ AT-}2)$

## 10.2.2 Detailed Design Procedure

#### 10.2.2.1 BQ2407x Charger Design Example

See Figure 10-1 to Figure 10-13 for Schematics of the Design Example.

#### 10.2.2.1.1 Termination Disable (TD) (BQ24072, BQ24073 only)

Connect TD high to disable termination. Connect TD low to enable termination.

#### 10.2.2.1.2 System ON/OFF (SYSOFF) (BQ24075 or BQ24079 only)

Connect SYSOFF high to disconnect the battery from the system load. Connect SYSOFF low for normal operation

#### 10.2.2.2 Calculations

#### 10.2.2.2.1 Program the Fast Charge Current (ISET):

 $R_{ISET} = K_{ISET} / I_{CHG}$ 

 $K_{ISET}$  = 890 A $\Omega$  from the electrical characteristics table.

 $R_{ISET}$  = 890 A $\Omega$  / 0.8 A = 1.1125 k $\Omega$ 

Select the closest standard value, which for this case is 1.13 k $\Omega$ . Connect this resistor between ISET (pin 16) and V<sub>SS</sub>.

#### 10.2.2.2.2 Program the Input Current Limit (ILIM)

 $R_{ILIM} = K_{ILIM} / I_{I_MAX}$ 

 $K_{ILIM}$  = 1550 A $\Omega$  from the electrical characteristics table.

 $R_{ISET}$  = 1550 A $\Omega$  / 1.3 A = 1.192 k $\Omega$ 

Select the closest standard value, which for this case is 1.18 k $\Omega$ . Connect this resistor between ILIM (pin 12) and V<sub>SS</sub>.

### 10.2.2.2.3 Program the Termination Current Threshold (I<sub>TERM</sub>) (BQ24074 only)

 $R_{ITERM} = I_{TERM} \times R_{ISET} / 0.030$ 

 $R_{ISET}$  = 1.13 k $\Omega$  from the above calculation.

 $R_{ITERM}$  = 110 mA × 1.13 k $\Omega$  / 0.030 = 4.143 k $\Omega$ 

Select the closest standard value, which for this case is 4.12 k $\Omega$ . Connect this resistor between ITERM (pin 15) and V<sub>SS</sub>. Note that when in USB100 mode (EN1 = EN2 = V<sub>SS</sub>), the termination threshold is 1/3 of the normal threshold.

#### 10.2.2.2.4 Program 6.25-hour Fast-Charge Safety Timer (TMR)

 $R_{TMR} = t_{MAXCHG} / (10 \times K_{TMR})$ 

 $K_{TMR}$  = 48 s/k $\Omega$  from the electrical characteristics table.

 $R_{TMR}$  = (6.25 hr × 3600 s/hr) / (10 × 48 s/k $\Omega$ ) = 46.8 k $\Omega$ 

Select the closest standard value, which for this case is 46.4 k $\Omega$ . Connect this resistor between TMR (pin 14) and V<sub>SS</sub>.



#### 10.2.2.3 TS Function

Use a 10-k $\Omega$  NTC thermistor in the battery pack (103AT-2). For applications that do not require the TS monitoring function, connect a 10-k $\Omega$  resistor from TS to VSS to set the TS voltage at a valid level and maintain charging.

#### 10.2.2.4 CHG and PGOOD

LED Status: Connect a 1.5-k $\Omega$  resistor in series with a LED between OUT and  $\overline{CHG}$  to indicate charging status. Connect a 1.5-k $\Omega$  resistor in series with a LED between OUT and  $\overline{PGOOD}$  to indicate when a valid input source is connected.


Processor Monitoring Status: Connect a pullup resistor (on the order of 100 k $\Omega$ ) between the power rail of the processor and  $\overline{CHG}$  and  $\overline{PGOOD}$ .

#### 10.2.2.5 Selecting IN, OUT, and BAT Pin Capacitors


In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input, output and battery pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16-V capacitor may be adequate for a 30-V transient (verify tested rating with capacitor manufacturer).



### **10.2.3 Application Curves**









### **10.3 System Examples**

### 10.3.1 Standalone Charger

 $V_{IN}$  = UVLO to  $V_{OVP}$ ,  $I_{FASTCHG}$  = 800 mA,  $I_{IN(MAX)}$  = 1.3 A,  $I_{TERM}$  = 110 mA, Battery Temperature Charge Range = 0°C to 50°C, Safety Timers disabled.




Figure 10-12. Using BQ24074 in a Standalone Charger Application

#### 10.3.2 Disconnecting the Battery From the System

 $V_{IN}$  = UVLO to  $V_{OVP}$ ,  $I_{FASTCHG}$  = 800 mA,  $I_{IN(MAX)}$  = 1.3 A, Battery Temperature Charge Range = 0°C to 50°C, 6.25 hour Fastcharge Safety Timer.




Figure 10-13. Using BQ24075 or BQ24079 to Disconnect the Battery From the System



### **11 Power Supply Recommendations**

Some adapters implement a half rectifier topology, which causes the adapter output voltage to fall below the battery voltage during part of the cycle. To enable operation with adapters under those conditions, the BQ2407x family keeps the charger on for at least 20 msec (typical) after the input power puts the part in sleep mode. This feature enables use of external adapters using 50 Hz networks. The input must not drop below the UVLO voltage for the charger to work properly. Thus, the battery voltage should be above the UVLO to help prevent the input from dropping out. Additional input capacitance may be needed.



# 12 Layout

## 12.1 Layout Guidelines

- To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the BQ2407x, with short trace runs to both IN, OUT and GND (thermal pad).
- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The BQ2407x family is packaged in a thermally enhanced MLP package. The package includes a thermal
  pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal
  pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground
  connection. Full PCB design guidelines for this package are provided in the *QFN/SON PCB Attachment Application Note*.



# 12.2 Layout Example




Figure 12-1. Layout Schematic



### **12.3 Thermal Considerations**

The BQ24072/3/4/5 family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the V<sub>SS</sub> pin. Full PCB design guidelines for this package are provided in the *QFN/SON PCB Attachment Application Note*. The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = (T_J - T) / P$$

(10)

### where

- T<sub>J</sub> = chip junction temperature
- T = ambient temperature
- P = device power dissipation

Factors that can influence the measurement and calculation of  $\theta_{JA}$  include:

- Whether or not the device is board mounted
- Trace size, composition, thickness, and geometry
- Orientation of the device (horizontal or vertical)
- · Volume of the ambient air surrounding the device under test and airflow
- · Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to ≉3.4 V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4 V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged :

$$P = [V_{(IN)} - V_{(OUT)}] \times [I_{(OUT)} + I_{(BAT)}] + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)}$$
(11)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.



### **13 Device and Documentation Support**

### **13.1 Device Support**

### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### **13.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24072RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	СКР	Samples
BQ24072RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	СКР	Samples
BQ24073RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	СКQ	Samples
BQ24073RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	СКQ	Samples
BQ24073RGTTG4	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	СКQ	Samples
BQ24074RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(BZF, NXK)	Samples
BQ24074RGTRG4	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(BZF, NXK)	Samples
BQ24074RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	(BZF, NXK)	Samples
BQ24075RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDU	Samples
BQ24075RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDU	Samples
BQ24079RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ODI	Samples
BQ24079RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ODI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF BQ24075 :

• Automotive : BQ24075-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



TEXAS


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Package	Pins	SPQ	Reel	Reel	A0	B0	К0	P1	w	Pin1
Device	Туре	Drawing	1 113		Diameter (mm)		(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
BQ24072RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24072RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24073RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24073RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24073RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24074RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24074RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24075RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24075RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24079RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24079RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Dec-2024



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24072RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
BQ24072RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
BQ24073RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
BQ24073RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
BQ24073RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
BQ24074RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
BQ24074RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
BQ24075RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
BQ24075RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
BQ24079RGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
BQ24079RGTT	VQFN	RGT	16	250	210.0	185.0	35.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **RGT0016C**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGT0016C**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RGT0016C**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated