

Design Notes

1. The [TPL1401 256-Tap, High-Accuracy, Digital Potentiometer With Buffered Wiper Data Sheet](#) recommends using a 100-nF decoupling capacitor for the VDD pin, and a 1.5µF or greater bypass capacitor for the CAP pin. The CAP pin is connected to the internal LDO. Place these capacitors close to the device pins.
2. An external reference of 1.8V to 5.5V can be applied to the VDD pin of the device. In addition, there is an internal precision 1.21-V reference with ×1.5, ×2, ×3, and ×4 gain options. If using a noisy supply, it is best to use the internal reference instead of VDD as the reference because noise on the reference translates directly to noise on the output of the TPL1401.
3. The input signal should not exceed VDD. Also, the maximum threshold voltage is limited by the reference voltage used. If necessary, larger input voltages can be scaled using a voltage divider, and the threshold voltage can be adjusted accordingly.
4. In this design, the 5-V VDD supply input is used as the reference. The threshold value is set to 2V using the DPOT_POS field of the DPOT_POSITION register. The code programmed to this field, in decimal, is calculated using:

$$\text{DPOT_POS} = \frac{V_{\text{THRESH}}}{V_{\text{REF}} \times \text{GAIN}} \times 256$$

With a 5-V reference, unity gain, and a threshold value of 2V, the equation becomes:

$$\text{DPOT_POS} = \frac{2\text{V}}{5\text{V}} \times 256 = 102.4\text{d}$$


This is rounded down to 102d, to give a threshold of 1.992V.

Using a 5-V reference and the 8-bit TPL1401, the LSB size, or step size between each code, is about 19.5mV. Using lower reference voltages decreases the LSB size and thus increases the resolution of the threshold value. Using a smaller reference limits the upper limit of the threshold value, but as discussed earlier, input voltages can be scaled down if necessary.

5. The TPL1401 can be programmed with the initial register settings described in the [Register Settings](#) section using I2C. The initial register settings can be saved in the NVM by writing a 1 to the NVM_PROG field of the PROTECT register. After programming the NVM, the device loads all registers with the applicable values stored in the NVM after a reset or a power cycle.


Design Simulations

This schematic is used for the following simulation of the TPL1401 programmable comparator.



Transient Simulation Results

This simulation shows the TPL1401 output responding to a 200-mVpp input sine wave which is biased around the 2-V threshold value.



Register Settings

Register Configuration for the TPL1401 Programmable Comparator

Register Address	Register Name	Setting	Description
0xD1	GENERAL_CONFIG	0x01E0	[15:14] 0b00: Always write 0b00
			[13] 0b0: Write 0b1 to lock the device. Unlock by writing 0b0101 to DEVICE_UNLOCK_CODE field in the PROTECT register
			[12:5] 0x0F: Always write 0x0F
			[4:3] 0b00: Powers up the device output
			[2] 0b0: Disables the internal reference
			[1:0] 0b00: Sets the reference to VOUT gain 1.5×
0xD3	PROTECT	0x0010	[15:12] 0b0000: Write 0b0101 to unlock the device
			[11:10] 0b00: Don't care
			[9] 0b0: Write 0b1 to load all registers with factory reset values
			[8:6] 0b0000: Always write 0b0000
			[5] 0b0: Write 0b1 to reload applicable registers with existing NVM settings
			[4] 0b1: Write 0b1 to store applicable register settings to the NVM
			[3:0] 0b0000: Write 0b1010 to reset registers with existing NVM settings or default settings
0x21	DPOT_POSITION	0x0660	[15:12] 0b0000: Don't care
			[11:4] 0x66: 8-bit data updates the digipot output
			[3:0] 0b0000: Don't care

Pseudo Code Example

The following shows a pseudo code sequence to program the initial register values to the NVM of the TPL1401. The values given here are for the design choices made in the [Design Notes](#).

Pseudo Code Example for the TPL1401 Programmable Comparator

```
//SYNTAX: WRITE <REGISTER NAME (Hex code)>, <MSB DATA>, <LSB DATA>
//Power-up the device, internal reference disabled
WRITE GENERAL_CONFIG(0xD1), 0x01, 0xE0
//Write digipot code 12-bit aligned
WRITE DPOT_POSITION(0x21), 0x06, 0x60
//Write settings to the NVM
WRITE PROTECT(0xD3), 0x00, 0x10
```

Design Featured Devices

Device	Key Features	Link
TPL1401	256-tap high-accuracy digital potentiometer (digipot) with buffered wiper	ti.com/product/TPL1401

Find other possible devices using the [Parametric search tool](#).

Design References

See [Analog Engineer's Circuit Cookbooks](#) for TI's comprehensive circuit library.

Additional Resources

- Texas Instruments, [TPL1401 Evaluation Module](#)
- Texas Instruments, [TPL1401 Evaluation Module User's Guide](#)
- Texas Instruments, [TPL1401 FAQ](#)
- Texas Instruments, [Precision Labs - DACs](#)

For direct support from TI Engineers use the E2E community

e2e.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated