

#### ABSTRACT

The LMX860-SEP was tested under heavy ions and monitored for Single-Event Latchup (SEL) and Single-Event Functional Interrupt (SEFI). No incidences of SEL or SEFI were detected at an effective linear energy transfer (LETeff) greater than 43MeV-cm<sup>2</sup>/ mg with a fluence of  $1 \times 10^7$  ions / cm<sup>2</sup>. SEL testing was performed at maximum operating temperature and voltage. Single-Event Upsets (SEU) of the outputs were detected but not characterized. The SEP family of devices are radiation tested products for space missions with reduced radiation and reliability requirements.

#### **Table of Contents**

1 Product Description	
2 Test Setup	4
2.1 SEL Test	5
2.2 SEFI Test	5
2.3 Test Facility	
3 Results	6
3.1 SEL Results	6
3.2 SEFI Results	6
4 Summary	
4 Summary 5 References	
<b>_</b>	

#### Trademarks

Rohde & Schwarz<sup>®</sup> is a registered trademark of Rohde & Schwarz GmbH & Co. KG. Teradyne<sup>®</sup> is a registered trademark of Teradyne, Inc. All trademarks are the property of their respective owners.



## **1 Product Description**

The LMX1860-SEP<sup>(1)</sup> is part of TI's family of Space Enhanced Plastic products<sup>(2)</sup> released for space missions with reduced radiation and reliability requirements. The LMX1860-SEP<sup>(1)</sup> is a radiation hardened low noise, high frequency JESD buffer, multiplier, or divider. The flight grade part is orderable as LMX1860MPAPSEP or V62/24630-01XE <sup>(3)</sup>. A LMX1860PAP/EM prototype (which did not receive full space grade processing and testing) can be ordered for engineering evaluation.

A block diagram of the LMX1860-SEP is shown in Figure 1-1. Each of the four high frequency clock outputs and additional LOGICLK output with a larger divider range is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. The main clock outputs are all the same frequency. This frequency can be the same, divided, or multiplied relative to the input clock. Each of these clock outputs features a programmable power level. The LOGICLK output frequency is independent and typically is lower frequency than the other four main clocks and features programmable output formats (CML or LVDS) and power level.




Figure 1-1. LMX1860-SEP Block Diagram



The LMX1860-SEP can be configured with control pins with a limited number of configuration options. The part can also be programmed through a Serial Peripheral Interface (SPI) with an expanded range of configuration options. In SPI mode, the programmed configuration is held in registers which can be read out. The device features an onboard temperature diode that can be read out through the SPI.

The operating voltage of the LMX1860-SEP is 2.4V to 2.6V, and the temperature range is -55°C to +125°C. The LMX1860-SEP is manufactured on a TI BiCMOS process with SiGe NPN bipolar transistors.




Figure 1-2. LMX1860-SEP Pinout



# 2 Test Setup

The LMX1860-SEP was monitored for Single-Event Latchup (SEL), Single-Event Functional and Interrupt (SEFI). Single-Event Upsets (SEU) were monitored but not characterized.

The device under test (DUT) was soldered to a custom evaluation board. The DUT was delidded by a chemical process to expose the die surface to the ion beam prior to being soldered to the board.




Figure 2-1. LMX1860-SEP SEE DUT Board

A single power supply was used supply the DUT. The power supply current was monitored during each ion run. The voltage was set to 2.6V as measured at the DUT board.

The registers were written using Texas Instruments USB2ANY PC interface and TICS PRO software <sup>(4)</sup>.

An 800MHz single was supplied to the input using a Rohde & Schwarz<sup>®</sup> SMB100A signal generator. The CLKOUT3 and SYSREFOUT1 were connected to a Teradyne<sup>®</sup> DPO7354 oscilloscope.

The DUT was configured in buffer mode with all outputs enabled, so that all CLKOUTx outputs were at 800MHz. The SYSREFOUTx outputs were configured to 6.25MHz.



## 2.1 SEL Test

The DUT was heated to a junction temperature of 125°C using a heat gun supplied by LBNL. Prior to the ion runs, the on die temperature diode was monitored through the SPI and the heat gun was adjusted until a temperature readout of 125°C was achieved. The DUT board temperature was monitored during the ion runs using a thermistor epoxied to the DUT that was correlated to the temperature diode of the DUT.

The supply current to the DUT was monitored in real time. A current jump of greater than 1mA will be investigated.

#### 2.2 SEFI Test

CLKOUT3 and SYSREF1 output signals were monitored with the oscilloscope on each ion run. If the output permanently changed from an ion strike and the DUT had to be reprogrammed, this is considered a SEFI.

#### 2.3 Test Facility

Heavy ion irradiation testing was performed at the Berkeley Accelerator Space Effects (BASE) Facility at the Lawrence Berkeley National Lab (LBNL), using the 16AMeV cocktail with the DUT board in air <sup>(5)</sup>.

The effective linear energy transfer (LETeff) of each ion was calculated at the silicon surface of the die using the SEUSS GUI from Texas A&M University<sup>(6)</sup>. The calculations were based on the 2mil Mylar window used at LBNL and the metal and passivation stack above the silicon on the die. All ion runs were greater than 43MeV-cm<sup>2</sup>/ mg, but different ions were used.

Three ion runs were done with the junction temperature of the DUT at 125°C, with a total effective fluence of  $1.96 \times 10^7$  ions / cm<sup>2</sup> and one ion run was done at ambient temperature with the DUT junction temperature at 41°C to an effective fluence of  $1 \times 10^7$  ions / cm<sup>2</sup>.

# 3 Results

## 3.1 SEL Results

No current spikes were detected on any ion runs.

### 3.2 SEFI Results

The CLKOUT and SYSREF outputs can be momentarily upset due to an ion strike. Signatures included a momentary change in the frequency or a loss of the output for a period time up to one microsecond. The outputs always returned to the programmed frequency and power. The DUT did not have to be reset or the registers reprogrammed after an SEU. The output can recover out of phase from the signal before the SEU. Figure 3-1 is an example of an SEU on SYSREF1 where the pulse momentarily broadened, but then returned to the proper frequency.




Figure 3-1. Example of SEU on SYSREF1





## 4 Summary

Under heavy ion testing of the LM1860-SEP, no SEFIs or SELs were detected at an LETeff greater than 43MeV-cm<sup>2</sup> / mg, which was the maximum LET tested. SEL testing was performed at maximum operating voltage (2.6V) and with the junction at the maximum operating temperature (125°C).

The outputs could be upset, with events lasting as long as one microsecond before the output returned to the programmed frequency and power. The outputs did not always return in phase.

## **5** References

- 1. Texas Instruments, *LMX860-SEP Space Grade Low-Noise, High-Frequency JESD204B/C Buffer, Multiplier and Divider*, data sheet.
- 2. Texas Instruments, *Reduce the Risk in Low-Earth Orbit Missions with Space Enhanced Plastic Products*, application note.
- 3. Department of Defense, DLA Land and Maritime, *Vendor Item Drawing V62/22612*, webpage.
- 4. Texas Instruments, LMX860EVM User's Guide, EVM user's guide.
- 5. UC Berkeley, The Berkeley Accelerator Space Effects (BASE) Facility, webpage.
- 6. Texas A&M University, Cyclotron Institute TAMU Radiation Effects Facility (Control Software Download Page), webpage.
- 7. JEDEC, Test Procedures for the Measurement of Single-Event Effects in Semiconductor Devices From Heavy Ion Irradiation, webpage.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated