

# DM38x DaVinci™ Digital Media Processors

## Technical Reference Manual



Literature Number: SPRUHG1B  
October 2012–Revised June 2016

<b>Preface</b> .....	<b>120</b>
<b>1 Chip Level Resources</b> .....	<b>122</b>
1.1 Media Controller Subsystem .....	123
1.1.1 Dual Cortex-M3 MPU Subsystem Overview .....	123
1.1.2 Dual Cortex-M3 MPU Subsystem Integration .....	124
1.1.3 Dual Cortex-M3 MPU Subsystem Functional Description .....	127
1.1.4 Shared Cache .....	129
1.1.5 Shared Cache MMU .....	129
1.1.6 L2 MMU .....	130
1.1.7 Registers .....	131
1.2 System MMU .....	145
1.2.1 MMU Overview .....	145
1.2.2 MMU Integration .....	145
1.2.3 MMU Functional Description .....	146
1.2.4 MMU Low-level Programming Models .....	158
1.2.5 MMU Registers .....	161
1.3 Device Interrupts .....	174
1.3.1 Interrupt Requests to Cortex-A8 MPU INTC .....	174
1.4 Inter-Processor Communication .....	177
1.4.1 Reset Requirements .....	177
1.4.2 Features .....	177
1.4.3 Overview and Strategy .....	178
1.4.4 IPC Component Configuration .....	180
1.5 Mailbox .....	181
1.5.1 Overview .....	181
1.5.2 System Mailbox Integration .....	181
1.5.3 Functional Description .....	183
1.5.4 Programming Guide .....	187
1.5.5 Mailbox Registers .....	191
1.6 Spinlock .....	211
1.6.1 Overview .....	211
1.6.2 Integration .....	212
1.6.3 Functional Description .....	213
1.6.4 Programming Guide .....	215
1.6.5 Spinlock Registers .....	217
1.7 Error Location Module .....	221
1.7.1 Error Location Module Overview .....	221
1.7.2 ELM Integration .....	222
1.7.3 ELM Functional Description .....	223
1.7.4 ELM Basic Programming Model .....	226
1.7.5 ELM Registers .....	233
1.8 Interrupt Controller .....	245
1.9 Interconnect .....	246
1.9.1 Interconnect Overview .....	246
<b>2 Power, Reset, and Clock Management (PRCM) Module</b> .....	<b>253</b>

2.1	Introduction .....	254
2.1.1	Device Power-Management Architecture Building Blocks .....	254
2.1.2	Module-Level Clock Management .....	255
2.1.3	Clock Domain .....	258
2.1.4	Power Management .....	260
2.2	Power Reset Clock Management Structure .....	262
2.2.1	Introduction .....	262
2.3	Clock Generation and Management.....	264
2.3.1	Types of Clocks .....	264
2.3.2	Clock Structure.....	264
2.3.3	Main PLL Clock Structure.....	267
2.3.4	USB PLL Clock Structure.....	268
2.3.5	DDR PLL Clock Structure.....	269
2.3.6	SERDES and Ethernet Clock Structure.....	269
2.3.7	Video PLL Clock Structure .....	270
2.3.8	Audio PLL Clock Structure .....	272
2.3.9	Timer Clock Structure .....	275
2.3.10	Device Clocking from External Sources .....	276
2.3.11	Clock Output Pin.....	277
2.4	Oscillator .....	278
2.5	DPLLs.....	280
2.5.1	DPLLs Frequency Range .....	280
2.5.2	DPLLs Fractional M-divider Programming .....	280
2.5.3	DPLLs Clock Functions.....	281
2.5.4	DPLLs Frequency Factors .....	282
2.6	DPLLJ.....	282
2.6.1	DPLLJ Fractional M-divider Programming .....	284
2.6.2	DPLLJ Clock Functions.....	284
2.6.3	DPLLJ Frequency Range (MHz) .....	285
2.6.4	DPLLJ Frequency Factors .....	285
2.6.5	Mode of Operations .....	285
2.6.6	BYPASS Mode .....	286
2.6.7	M2 & N2 Change On-the-Fly .....	287
2.6.8	Gating and Power Down of Output Clocks .....	287
2.6.9	M2PWDNZ / CLKDCOLDOPWDNZ.....	287
2.6.10	Connected Outputs of DPLLs .....	288
2.6.11	Connected Outputs of DPLLJ .....	288
2.7	Reset Management.....	288
2.7.1	Overview .....	288
2.7.2	Reset Concepts and Definitions .....	288
2.7.3	Power On Reset (PORz) .....	290
2.7.4	External Warm Reset (RESETz).....	290
2.7.5	Emulation Cold Reset (ICEPICK POR) .....	290
2.7.6	Emulation Warm Reset .....	290
2.7.7	Reset Requestor .....	290
2.7.8	Software Controlled Reset.....	290
2.7.9	Test Reset (TRSTz) .....	290
2.7.10	Reset Priority .....	291
2.7.11	Reset Characteristics .....	291
2.7.12	Trace Functionality Across Reset .....	291
2.7.13	Reset Isolation .....	292
2.7.14	Reset Output (RSTOUTn) .....	292
2.7.15	PORz Sequence .....	293

2.7.16	RESETz Sequence .....	293
2.7.17	Power-Up/Down Sequence.....	293
2.7.18	IO State .....	294
2.7.19	MPU Subsystem POR Sequence .....	294
2.7.20	MPU Subsystem Warm Sequence .....	295
2.7.21	HDVICP Power-On Reset Sequence .....	296
2.7.22	HDVICP Software Warm Reset Sequence.....	298
2.7.23	Media Controller Power-On Reset Sequence.....	299
2.7.24	Media Controller Warm Reset Sequence .....	300
2.8	Voltage and Power Domains .....	300
2.8.1	Voltage Domains.....	301
2.8.2	Power Domains .....	301
2.8.3	Device Modules and Power Management Attribute List.....	302
2.8.4	Power Domain Power-Down Sequence .....	302
2.8.5	Power Domain Power-Up Sequence.....	302
2.9	PRCM Registers .....	304
2.9.1	PLLSS Registers.....	305
2.9.2	PRM_DEVICE Registers.....	464
2.9.3	CM_DEVICE Registers .....	467
2.9.4	OCP_SOCKET_PRM Registers .....	468
2.9.5	CM_DPLL Registers.....	469
2.9.6	CM_DEFAULT Registers .....	492
2.9.7	CM_HDVICP Registers .....	500
2.9.8	CM_ISP Registers .....	503
2.9.9	CM_DSS Registers.....	506
2.9.10	PRM_DEFAULT Registers .....	509
2.9.11	PRM_HDVICP Registers .....	513
2.9.12	PRM_ISP Registers .....	517
2.9.13	PRM_DSS Registers .....	521
2.9.14	CM_ALWON Registers .....	525
2.9.15	PRM_ALWON Registers.....	590
<b>3</b>	<b>Control Module.....</b>	<b>591</b>
3.1	Control Module .....	592
3.1.1	Control Module Register Overview .....	592
3.1.2	Register Nomenclature and Access Attributes.....	592
3.1.3	MMR_LOCK Register (Locked/Unlocked States) .....	593
3.1.4	PINCNTLx .....	593
3.2	CONTROL_MODULE Registers .....	593
3.2.1	CONTROL_REVISION Register (offset = 0h) [reset = 4E8C0100h].....	598
3.2.2	CONTROL_HWINFO Register (offset = 4h) [reset = 0h].....	599
3.2.3	CONTROL_SYSCONFIG Register (offset = 10h) [reset = CAh] .....	600
3.2.4	CONTROL_STATUS Register (offset = 40h) [reset = 0h].....	601
3.2.5	BOOTSTAT Register (offset = 44h) [reset = 0h] .....	603
3.2.6	MMR_LOCK0 Register (offset = 60h) [reset = 1A1C8144h] .....	604
3.2.7	MMR_LOCK1 Register (offset = 64h) [reset = FDF45530h] .....	605
3.2.8	MMR_LOCK2 Register (offset = 68h) [reset = 1AE6E320h].....	606
3.2.9	MMR_LOCK3 Register (offset = 6Ch) [reset = 2FFA927Ch] .....	607
3.2.10	MMR_LOCK4 Register (offset = 70h) [reset = 143F832Ch] .....	608
3.2.11	CONTROL_SEC_CTL Register (offset = 100h) [reset = 1Bh].....	609
3.2.12	DEVOSC Register (offset = 468h) [reset = 0h] .....	610
3.2.13	AUXOSC Register (offset = 46Ch) [reset = 2h].....	611
3.2.14	PCIE_CFG Register (offset = 480h) [reset = 0h] .....	612
3.2.15	DEVICE_ID Register (offset = 600h) [reset = B8F202Eh] .....	613



3.2.16	DEV_FEATURE Register (offset = 604h) [reset = 0h]	614
3.2.17	INIT_PRIORITY_0 Register (offset = 608h) [reset = 0h]	616
3.2.18	INIT_PRIORITY_1 Register (offset = 60Ch) [reset = 0h]	617
3.2.19	MMU_CFG Register (offset = 610h) [reset = 88h]	618
3.2.20	TPTC_CFG Register (offset = 614h) [reset = AAh]	619
3.2.21	USB_CTRL0 Register (offset = 620h) [reset = 3C006007h]	620
3.2.22	USB_STS0 Register (offset = 624h) [reset = 0h]	622
3.2.23	USB_CTRL1 Register (offset = 628h) [reset = 3C006007h]	623
3.2.24	USB_STS1 Register (offset = 62Ch) [reset = 0h]	625
3.2.25	MAC_ID0_LO Register (offset = 630h) [reset = 0h]	626
3.2.26	MAC_ID0_HI Register (offset = 634h) [reset = 0h]	627
3.2.27	MAC_ID1_LO Register (offset = 638h) [reset = 0h]	628
3.2.28	MAC_ID1_HI Register (offset = 63Ch) [reset = 0h]	629
3.2.29	SW_REVISION Register (offset = 640h) [reset = 0h]	630
3.2.30	DCAN_RAMINIT Register (offset = 644h) [reset = 0h]	631
3.2.31	GMII_SEL Register (offset = 650h) [reset = 0h]	632
3.2.32	OCMEM_PWRDN Register (offset = 654h) [reset = 0h]	633
3.2.33	MEDIA_CONTROLLER_MEM_PWRDN Register (offset = 65Ch) [reset = 0h]	634
3.2.34	PWMSS_CTRL Register (offset = 664h) [reset = 0h]	635
3.2.35	SD_DAC_CTRL Register (offset = 670h) [reset = 18800C6h]	636
3.2.36	SD_DAC0_CAL Register (offset = 674h) [reset = 0h]	638
3.2.37	SD_DAC1_CAL Register (offset = 678h) [reset = 0h]	639
3.2.38	SD_DAC0_REGCTRL Register (offset = 67Ch) [reset = 0h]	640
3.2.39	SD_DAC0_REGSTATUS Register (offset = 680h) [reset = 0h]	641
3.2.40	SD_DAC1_REGCTRL Register (offset = 684h) [reset = 0h]	642
3.2.41	SD_DAC1_REGSTATUS Register (offset = 688h) [reset = 0h]	643
3.2.42	EMIF_CLK_GATE Register (offset = 694h) [reset = 0h]	644
3.2.43	CONTROL_CAMERA_RX Register (offset = 69Ch) [reset = AAAAA00h]	645
3.2.44	SMRT_CTRL Register (offset = 6A0h) [reset = 0h]	647
3.2.45	MPU_HW_DBG_SEL Register (offset = 6A4h) [reset = 0h]	648
3.2.46	MPU_HW_DBG_INFO Register (offset = 6A8h) [reset = 0h]	649
3.2.47	PRCM_DEBUG_ALWON_DEFAULT Register (offset = 6B0h) [reset = 3F7B0010h]	650
3.2.48	PRCM_DEBUG_PD_DOMAIN_STATUS Register (offset = 6B4h) [reset = 871C7180h]	652
3.2.49	PCIE_PLLCFG0 Register (offset = 6D8h) [reset = 40007000h]	654
3.2.50	PCIE_PLLCFG1 Register (offset = 6DCh) [reset = 0h]	656
3.2.51	PCIE_PLLCFG2 Register (offset = 6E0h) [reset = 0h]	657
3.2.52	PCIE_PLLCFG3 Register (offset = 6E4h) [reset = 4000000h]	658
3.2.53	PCIE_PLLCFG4 Register (offset = 6E8h) [reset = 0h]	660
3.2.54	PCIE_PLLSTATUS Register (offset = 6ECh) [reset = 0h]	661
3.2.55	PCIE_RXSTATUS Register (offset = 6F0h) [reset = 0h]	662
3.2.56	PCIE_TXSTATUS Register (offset = 6F4h) [reset = 0h]	663
3.2.57	SATA_PLLCFG0 Register (offset = 720h) [reset = C0007160h]	664
3.2.58	SATA_PLLCFG1 Register (offset = 724h) [reset = 812C0000h]	665
3.2.59	SATA_PLLCFG2 Register (offset = 728h) [reset = 0h]	666
3.2.60	SATA_PLLCFG3 Register (offset = 72Ch) [reset = 4000000h]	667
3.2.61	SATA_PLLCFG4 Register (offset = 730h) [reset = 0h]	669
3.2.62	SATA_PLLSTATUS Register (offset = 734h) [reset = 0h]	670
3.2.63	SATA_RXSTATUS Register (offset = 738h) [reset = 0h]	671
3.2.64	SATA_TXSTATUS Register (offset = 73Ch) [reset = 0h]	672
3.2.65	SATA_TESTCFG Register (offset = 740h) [reset = 0h]	673
3.2.66	VDD_MPU_OPP_050 Register (offset = 770h) [reset = 0h]	674
3.2.67	VDD_MPU_OPP_100 Register (offset = 774h) [reset = 0h]	675
3.2.68	VDD_MPU_OPP_120 Register (offset = 778h) [reset = 0h]	676

3.2.69	VDD_MPU_OPP_166 Register (offset = 77Ch) [reset = 0h]	677
3.2.70	VDD_HDVICP_OPP_050 Register (offset = 7A0h) [reset = 0h]	678
3.2.71	VDD_HDVICP_OPP_100 Register (offset = 7A4h) [reset = 0h]	679
3.2.72	VDD_HDVICP_OPP_120 Register (offset = 7A8h) [reset = 0h]	680
3.2.73	VDD_HDVICP_OPP_166 Register (offset = 7ACh) [reset = 0h]	681
3.2.74	VDD_CORE_OPP_050 Register (offset = 7B8h) [reset = 0h]	682
3.2.75	VDD_CORE_OPP_100 Register (offset = 7BCh) [reset = 0h]	683
3.2.76	VDD_CORE_OPP_120 Register (offset = 7C0h) [reset = 0h]	684
3.2.77	VDD_CORE_OPP_166 Register (offset = 7C4h) [reset = 0h]	685
3.2.78	BB_SCALE Register (offset = 7D0h) [reset = 0h]	686
3.2.79	USB_VID_PID Register (offset = 7F4h) [reset = 0h]	687
3.2.80	PCIE_VID_PID Register (offset = 7F8h) [reset = 0h]	688
3.2.81	PINCTRL Register (offset = 800h) [reset = 40000h]	689
3.2.82	CQDETECT_STATUS Register (offset = E00h) [reset = 0h]	690
3.2.83	DDR0_IO_CTRL Register (offset = E04h) [reset = 2131313h]	691
3.2.84	DDR1_IO_CTRL Register (offset = E08h) [reset = 2131313h]	692
3.2.85	DDR_VTP_CTRL_0 Register (offset = E0Ch) [reset = 7h]	693
3.2.86	DDR_VTP_CTRL_1 Register (offset = E10h) [reset = 0h]	694
3.2.87	VREF_CTRL Register (offset = E14h) [reset = 0h]	695
3.2.88	SERDES_REFCLK_CTL Register (offset = E24h) [reset = 3h]	696
3.2.89	Media_Controller_INTMUX_0_3 Register (offset = F54h) [reset = 0h]	697
3.2.90	Media_Controller_INTMUX_4_7 Register (offset = F58h) [reset = 0h]	698
3.2.91	Media_Controller_INTMUX_8_11 Register (offset = F5Ch) [reset = 0h]	699
3.2.92	Media_Controller_INTMUX_12_15 Register (offset = F60h) [reset = 0h]	700
3.2.93	Media_Controller_INTMUX_16_19 Register (offset = F64h) [reset = 0h]	701
3.2.94	Media_Controller_INTMUX_20_23 Register (offset = F68h) [reset = 0h]	702
3.2.95	Media_Controller_INTMUX_24_27 Register (offset = F6Ch) [reset = 0h]	703
3.2.96	Media_Controller_INTMUX_28_31 Register (offset = F70h) [reset = 0h]	704
3.2.97	Media_Controller_INTMUX_32_35 Register (offset = F74h) [reset = 0h]	705
3.2.98	Media_Controller_INTMUX_36_39 Register (offset = F78h) [reset = 0h]	706
3.2.99	Media_Controller_INTMUX_40_43 Register (offset = F7Ch) [reset = 0h]	707
3.2.100	Media_Controller_INTMUX_44_47 Register (offset = F80h) [reset = 0h]	708
3.2.101	Media_Controller_INTMUX_48_51 Register (offset = F84h) [reset = 0h]	709
3.2.102	Media_Controller_INTMUX_52_55 Register (offset = F88h) [reset = 0h]	710
3.2.103	Media_Controller_INTMUX_56 Register (offset = F8Ch) [reset = 0h]	711
3.2.104	EDMA3CC_EVTMUX_0_3 Register (offset = F90h) [reset = 0h]	712
3.2.105	EDMA3CC_EVTMUX_4_7 Register (offset = F94h) [reset = 0h]	713
3.2.106	EDMA3CC_EVTMUX_8_11 Register (offset = F98h) [reset = 0h]	714
3.2.107	EDMA3CC_EVTMUX_12_15 Register (offset = F9Ch) [reset = 0h]	715
3.2.108	EDMA3CC_EVTMUX_16_19 Register (offset = FA0h) [reset = 0h]	716
3.2.109	EDMA3CC_EVTMUX_20_23 Register (offset = FA4h) [reset = 0h]	717
3.2.110	EDMA3CC_EVTMUX_24_27 Register (offset = FA8h) [reset = 0h]	718
3.2.111	EDMA3CC_EVTMUX_28_31 Register (offset = FACH) [reset = 0h]	719
3.2.112	EDMA3CC_EVTMUX_32_35 Register (offset = FB0h) [reset = 0h]	720
3.2.113	EDMA3CC_EVTMUX_36_39 Register (offset = FB4h) [reset = 0h]	721
3.2.114	EDMA3CC_EVTMUX_40_43 Register (offset = FB8h) [reset = 0h]	722
3.2.115	EDMA3CC_EVTMUX_44_47 Register (offset = FBCh) [reset = 0h]	723
3.2.116	EDMA3CC_EVTMUX_48_51 Register (offset = FC0h) [reset = 0h]	724
3.2.117	EDMA3CC_EVTMUX_52_55 Register (offset = FC4h) [reset = 0h]	725
3.2.118	EDMA3CC_EVTMUX_56_59 Register (offset = FC8h) [reset = 0h]	726
3.2.119	EDMA3CC_EVTMUX_60_63 Register (offset = FCCh) [reset = 0h]	727
3.2.120	TIMER_EVTCAPT Register (offset = FD0h) [reset = 0h]	728
3.2.121	GPIO_MUX Register (offset = FD4h) [reset = 0h]	729

3.2.122	ECAP_EVT_CAPT Register (offset = FDCh) [reset = 0h] .....	730
3.2.123	RESET_ISO Register (offset = 1000h) [reset = 0h] .....	731
3.2.124	HDMI_PHY_CTRL Register (offset = 1300h) [reset = 0h] .....	732
3.2.125	DCAN_RX_CNTRL Register (offset = 1318h) [reset = 0h] .....	733
3.2.126	SMA1 Register (offset = 131Ch) [reset = 0h] .....	734
3.2.127	RTC_IDLE Register (offset = 1348h) [reset = 0h] .....	735
3.2.128	MPU_INTMUX_11_8 Register (offset = 1600h) [reset = 0h] .....	736
3.2.129	MPU_INTMUX_15_12 Register (offset = 1604h) [reset = 0h] .....	737
3.2.130	MPU_INTMUX_19_16 Register (offset = 1608h) [reset = 0h] .....	738
3.2.131	MPU_INTMUX_23_20 Register (offset = 160Ch) [reset = 0h] .....	739
3.2.132	MPU_INTMUX_27_24 Register (offset = 1610h) [reset = 0h] .....	740
3.2.133	MPU_INTMUX_31_28 Register (offset = 1614h) [reset = 0h] .....	741
3.2.134	MPU_INTMUX_35_32 Register (offset = 1618h) [reset = 0h] .....	742
3.2.135	MPU_INTMUX_39_36 Register (offset = 161Ch) [reset = 0h] .....	743
3.2.136	MPU_INTMUX_43_40 Register (offset = 1620h) [reset = 0h] .....	744
3.2.137	MPU_INTMUX_47_44 Register (offset = 1624h) [reset = 0h] .....	745
3.2.138	MPU_INTMUX_51_48 Register (offset = 1628h) [reset = 0h] .....	746
3.2.139	MPU_INTMUX_55_52 Register (offset = 162Ch) [reset = 0h] .....	747
3.2.140	MPU_INTMUX_59_56 Register (offset = 1630h) [reset = 0h] .....	748
3.2.141	MPU_INTMUX_63_60 Register (offset = 1634h) [reset = 0h] .....	749
3.2.142	MPU_INTMUX_67_64 Register (offset = 1638h) [reset = 0h] .....	750
3.2.143	MPU_INTMUX_71_68 Register (offset = 163Ch) [reset = 0h] .....	751
3.2.144	MPU_INTMUX_75_72 Register (offset = 1640h) [reset = 0h] .....	752
3.2.145	MPU_INTMUX_79_76 Register (offset = 1644h) [reset = 0h] .....	753
3.2.146	MPU_INTMUX_83_80 Register (offset = 1648h) [reset = 0h] .....	754
3.2.147	MPU_INTMUX_87_84 Register (offset = 164Ch) [reset = 0h] .....	755
3.2.148	MPU_INTMUX_91_88 Register (offset = 1650h) [reset = 0h] .....	756
3.2.149	MPU_INTMUX_95_92 Register (offset = 1654h) [reset = 0h] .....	757
3.2.150	MPU_INTMUX_99_96 Register (offset = 1658h) [reset = 0h] .....	758
3.2.151	MPU_INTMUX_103_100 Register (offset = 165Ch) [reset = 0h] .....	759
3.2.152	MPU_INTMUX_107_104 Register (offset = 1660h) [reset = 0h] .....	760
3.2.153	MPU_INTMUX_111_108 Register (offset = 1664h) [reset = 0h] .....	761
3.2.154	MPU_INTMUX_115_112 Register (offset = 1668h) [reset = 0h] .....	762
3.2.155	MPU_INTMUX_119_116 Register (offset = 166Ch) [reset = 0h] .....	763
3.2.156	MPU_INTMUX_123_120 Register (offset = 1670h) [reset = 0h] .....	764
3.2.157	MPU_INTMUX_127_124 Register (offset = 1674h) [reset = 0h] .....	765
3.2.158	INITIATOR_PRIO_0 Register (offset = 16C0h) [reset = 0h] .....	766
3.2.159	INITIATOR_PRIO_1 Register (offset = 16C4h) [reset = 0h] .....	767
3.2.160	INITIATOR_PRIO_2 Register (offset = 16C8h) [reset = 0h] .....	768
3.2.161	INITIATOR_PRIO_3 Register (offset = 16CCh) [reset = 0h] .....	769
3.2.162	INITIATOR_PRIO_4 Register (offset = 16D0h) [reset = 0h] .....	770
3.2.163	DEV_FEATURE_2 Register (offset = 16E0h) [reset = 0h] .....	771
3.2.164	DMAOBS Register (offset = 16F0h) [reset = 0h] .....	772
3.2.165	INTOBS Register (offset = 16F4h) [reset = 0h] .....	773
3.2.166	DTC0_CTRL Register (offset = 1700h) [reset = 0h] .....	774
3.2.167	DTC1_CTRL Register (offset = 1704h) [reset = 0h] .....	776
3.2.168	DTC0_LOAD0 Register (offset = 1708h) [reset = 0h] .....	778
3.2.169	DTC0_LOAD1 Register (offset = 170Ch) [reset = 0h] .....	779
3.2.170	DTC0_LOAD2 Register (offset = 1710h) [reset = 0h] .....	780
3.2.171	DTC0_LOAD3 Register (offset = 1714h) [reset = 0h] .....	781
3.2.172	DTC1_LOAD0 Register (offset = 1718h) [reset = 0h] .....	782
3.2.173	DTC1_LOAD1 Register (offset = 171Ch) [reset = 0h] .....	783
3.2.174	DTC1_LOAD2 Register (offset = 1720h) [reset = 0h] .....	784

3.2.175	DTC1_LOAD3 Register (offset = 1724h) [reset = 0h] .....	785
3.2.176	PRUSS_INTMUX_35_32 Register (offset = 1750h) [reset = 0h] .....	786
3.2.177	PRUSS_INTMUX_39_36 Register (offset = 1754h) [reset = 0h] .....	787
3.2.178	PRUSS_INTMUX_43_40 Register (offset = 1758h) [reset = 0h] .....	788
3.2.179	PRUSS_INTMUX_47_44 Register (offset = 175Ch) [reset = 0h] .....	789
3.2.180	PRUSS_INTMUX_51_48 Register (offset = 1760h) [reset = 0h] .....	790
3.2.181	PRUSS_INTMUX_55_52 Register (offset = 1764h) [reset = 0h] .....	791
3.2.182	PRUSS_INTMUX_59_56 Register (offset = 1768h) [reset = 0h] .....	792
3.2.183	PRUSS_INTMUX_63_60 Register (offset = 176Ch) [reset = 0h] .....	793
3.2.184	CHIP_HW_DBG_SEL Register (offset = 1780h) [reset = 0h] .....	794
<b>4</b>	<b>ROM Code Memory and Peripheral Booting .....</b>	<b>795</b>
4.1	Introduction .....	796
4.1.1	Acronyms and Naming Conventions .....	796
4.2	Overview .....	797
4.2.1	Architecture .....	797
4.2.2	Functionality .....	798
4.3	Memory Map .....	799
4.3.1	ROM Memory Map .....	799
4.3.2	RAM Memory Map .....	802
4.4	Startup and Configuration .....	804
4.4.1	ROM Code Start-up .....	804
4.4.2	CPU State at Public Startup .....	805
4.4.3	Clocking Configuration .....	805
4.5	Bootng .....	805
4.5.1	Overview .....	805
4.5.2	Device List .....	806
4.6	Fast External Booting .....	808
4.6.1	Overview .....	808
4.6.2	External Booting .....	808
4.7	Memory Booting .....	809
4.7.1	Overview .....	809
4.7.2	XIP Memory .....	810
4.7.3	NAND .....	814
4.7.4	MMC/SD Cards .....	824
4.7.5	SPI .....	836
4.7.6	Blocks and Sectors Search Summary .....	837
4.8	Peripheral Booting .....	837
4.8.1	Overview .....	837
4.8.2	Boot Image Location and Size .....	838
4.8.3	Peripheral Boot Procedure Overview .....	838
4.8.4	EMAC Boot Procedure .....	838
4.8.5	PCIe Boot Procedure .....	841
4.8.6	UART Boot Procedure .....	842
4.9	Image Format .....	843
4.9.1	Overview .....	843
4.9.2	Execution .....	845
4.10	Services for HLOS Support .....	846
4.11	Tracing .....	846
<b>5</b>	<b>DCAN Controller Area Network .....</b>	<b>849</b>
5.1	Overview .....	850
5.1.1	Features .....	850
5.1.2	Functional Description .....	850
5.2	CAN Operation .....	852

5.2.1	CAN Module Initialization .....	852
5.2.2	CAN Message Transfer (Normal Operation) .....	854
5.2.3	Test Modes .....	855
5.3	Dual Clock Source .....	858
5.4	Interrupt Functionality .....	859
5.4.1	Message Object Interrupts.....	859
5.4.2	Status Change Interrupts .....	859
5.4.3	Error Interrupts .....	860
5.5	Local Power-Down Mode .....	861
5.5.1	Entering Local Power-Down Mode .....	861
5.5.2	Wakeup From Local Power Down .....	861
5.6	Parity Check Mechanism .....	863
5.6.1	Behavior on Parity Error .....	863
5.6.2	Parity Testing.....	863
5.7	Debug/Suspend Mode .....	864
5.8	Configuration of Message Objects .....	864
5.8.1	Configuration of a Transmit Object for Data Frames.....	865
5.8.2	Configuration of a Transmit Object for Remote Frames.....	865
5.8.3	Configuration of a Single Receive Object for Data Frames .....	865
5.8.4	Configuration of a Single Receive Object for Remote Frames .....	866
5.8.5	Configuration of a FIFO Buffer .....	866
5.9	Message Handling .....	867
5.9.1	Message Handler Overview .....	867
5.9.2	Receive/Transmit Priority .....	867
5.9.3	Transmission of Messages in Event Driven CAN Communication.....	867
5.9.4	Updating a Transmit Object .....	868
5.9.5	Changing a Transmit Object.....	868
5.9.6	Acceptance Filtering of Received Messages.....	869
5.9.7	Reception of Data Frames.....	869
5.9.8	Reception of Remote Frames .....	869
5.9.9	Reading Received Messages .....	869
5.9.10	Requesting New Data for a Receive Object .....	870
5.9.11	Storing Received Messages in FIFO Buffers .....	870
5.9.12	Reading From a FIFO Buffer .....	870
5.10	CAN Bit Timing.....	872
5.10.1	Bit Time and Bit Rate .....	872
5.10.2	DCAN Bit Timing Registers .....	877
5.11	Message Interface Register Sets .....	880
5.11.1	Message Interface Register Sets 1 and 2 .....	880
5.11.2	IF3 Register Set.....	881
5.12	Message RAM.....	882
5.12.1	Structure of Message Objects .....	883
5.12.2	Addressing Message Objects in RAM .....	885
5.12.3	Message RAM Representation in Debug/Suspend Mode.....	886
5.12.4	Message RAM Representation in Direct Access Mode.....	887
5.13	GIO Support .....	887
5.14	Registers .....	887
5.14.1	DCAN Control Registers.....	888
<b>6</b>	<b>DMM/TILER .....</b>	<b>929</b>
6.1	Introduction .....	930
6.1.1	Overview .....	930
6.1.2	Features.....	931
6.1.3	Functional Block Diagram .....	931



6.1.4	Terminologies and Acronyms Used in this Document .....	932
6.2	Architecture .....	933
6.2.1	DMM Functional Description .....	933
6.2.2	TILER Functional Description .....	944
6.3	Use Case .....	968
6.3.1	DMM Basic Register Setup .....	968
6.3.2	Simple LUT Bypass Use Case: Arrangement of Video Buffers .....	969
6.3.3	LUT Refill Using the PAT Refill Engines.....	971
6.3.4	Address Management Using LISA Sections .....	978
6.4	DMM/TILER Registers .....	983
6.4.1	DMM Revision Register: DMM_REVISION .....	983
6.4.2	DMM Clock Management Configuration: DMM_SYSCONFIG .....	984
6.4.3	LISA Configuration Locking Register: DMM_LISA_LOCK .....	984
6.4.4	DMM LISA MAP Registers: DMM_LISA_MAP_0-DMM_LISA_MAP_3.....	985
6.4.5	DMM TILER Orientation Registers: DMM_TILER_OR0-DMM_TILER_OR1 .....	986
6.4.6	DMM PAT Configuration Register: DMM_PAT_CONFIG .....	986
6.4.7	DMM PAT View Registers: DMM_PAT_VIEW_0-DMM_PAT_VIEW_2 .....	987
6.4.8	DMM View Map Registers: DMM_PAT_VIEW_MAP_0-DMM_PAT_VIEW_MAP_4.....	988
6.4.9	DMM PAT View Mapping Base Address Register: DMM_PAT_VIEW_MAP_BASE .....	989
6.4.10	DMM PAT End of Interrupt Register: DMM_PAT_IRQ_EOI .....	989
6.4.11	DMM PAT Raw Interrupt Status Register: DMM_PAT_IRQSTATUS_RAW .....	991
6.4.12	DMM PAT Interrupt Status Register: DMM_PAT_IRQSTATUS .....	993
6.4.13	DMM PAT Interrupt Enable Register: DMM_PAT_IRQENABLE_SET .....	995
6.4.14	DMM PAT Interrupt Disable Register: DMM_PAT_IRQENABLE_CLR.....	997
6.4.15	DMM PAT Status Registers: DMM_PAT_STATUS_0-DMM_PAT_STATUS_3.....	999
6.4.16	DMM PAT Descriptor Registers: DMM_PAT_DESCR_0-DMM_PAT_DESCR_3 .....	1000
6.4.17	DMM PAT Area Geometry Registers: DMM_PAT_AREA_0-DMM_PAT_AREA_3 .....	1000
6.4.18	DMM PAT Control Registers: DMM_PAT_CTRL_0-DMM_PAT_CTRL_3.....	1001
6.4.19	DMM PAT Area Entry Data Registers: DMM_PAT_DATA_0-DMM_PAT_DATA_3.....	1001
6.4.20	DMM PEG Priority Registers: DMM_PEG_PRIO_0-DMM_PEG_PRIO_1 .....	1002
6.4.21	DMM PEG Priority Registers for PAT: DMM_PEG_PRIO_PAT .....	1002
<b>7</b>	<b>DDR2/3 Memory Controller .....</b>	<b>1003</b>
7.1	Introduction.....	1004
7.1.1	Purpose of the Peripheral .....	1004
7.1.2	Features Supported .....	1004
7.1.3	Features Not Supported .....	1004
7.2	Architecture .....	1004
7.2.1	Signal Descriptions.....	1005
7.2.2	Memory Map .....	1007
7.2.3	Clock Control.....	1007
7.2.4	DDR2/3 Memory Controller Subsystem Overview .....	1007
7.2.5	Address Mapping.....	1011
7.2.6	Performance Management .....	1015
7.2.7	Performance Counter Usage .....	1018
7.2.8	DDR3 Read-Write Leveling .....	1019
7.2.9	PRCM Sequence for DDR2/3 Memory Controller .....	1020
7.2.10	Interrupt Support .....	1020
7.2.11	EDMA Event Support.....	1020
7.2.12	Emulation Considerations .....	1020
7.2.13	Power Management .....	1020
7.3	DDR PHY.....	1023
7.3.1	Functional Overview .....	1023
7.3.2	Data Slice Block .....	1024

7.3.3	Master DLL .....	1024
7.3.4	Ratio Logic Block .....	1024
7.3.5	Command Write, Write, and Read Operation .....	1024
7.3.6	DDR PHY Training Process .....	1025
7.4	Electrical Characteristics Control .....	1025
7.4.1	Output Impedance Calibration .....	1025
7.4.2	IO Configuration and Slew Rate Control .....	1026
7.4.3	ODT Control .....	1027
7.5	DDR2/3 SDRAM Memory Initialization .....	1027
7.5.1	DDR2 SDRAM Memory Initialization .....	1027
7.5.2	DDR3 SDRAM Memory Initialization .....	1028
7.6	Interfacing the DDR2/3 Memory Controller to DDR Memory Devices .....	1030
7.6.1	Configuring DDR2/3 Memory Controller Registers to Meet DDR2 SDRAM Specifications .....	1030
7.6.2	Configuring DDR2/3 Memory Controller Registers to Meet DDR3 SDRAM Specifications .....	1033
7.7	DDR2/3 SDRAM Device Configuration Steps .....	1039
7.8	DDR2/3 Configuration Registers .....	1040
7.8.1	DDR2/3 Memory Controller Registers .....	1040
7.8.2	DDR2/3 PHY Registers .....	1071
7.8.3	DDR Related Control Module Registers .....	1081
<b>8</b>	<b>Enhanced Direct Memory Access Controller .....</b>	<b>1085</b>
8.1	Overview .....	1086
8.2	Features .....	1086
8.3	Terminology Used in This Document .....	1087
8.3.1	Functional Overview .....	1089
8.3.2	Types of EDMA3 Transfers .....	1092
8.3.3	Parameter RAM (PaRAM) .....	1094
8.3.4	Initiating a DMA Transfer .....	1105
8.3.5	Completion of a DMA Transfer .....	1108
8.3.6	Event, Channel, and PaRAM Mapping .....	1109
8.3.7	EDMA3 Channel Controller Regions .....	1111
8.3.8	Chaining EDMA3 Channels .....	1113
8.3.9	EDMA3 Interrupts .....	1114
8.3.10	Memory Protection .....	1120
8.3.11	Event Queue(s) .....	1124
8.3.12	EDMA3 Transfer Controller (EDMA3TC) .....	1126
8.3.13	Event Dataflow .....	1129
8.3.14	EDMA3 Prioritization .....	1129
8.3.15	EDMA3 Operating Frequency (Clock Control) .....	1131
8.3.16	Reset Considerations .....	1131
8.3.17	Power Management .....	1131
8.3.18	Emulation Considerations .....	1131
8.4	EDMA Transfer Examples .....	1132
8.4.1	Block Move Example .....	1132
8.4.2	Subframe Extraction Example .....	1134
8.4.3	Data Sorting Example .....	1135
8.4.4	Peripheral Servicing Example .....	1137
8.5	EDMA3 Registers .....	1151
8.5.1	EDMA3 Channel Controller Registers .....	1151
8.5.2	EDMA3 Transfer Controller Registers .....	1203
8.6	Appendix A .....	1228
8.6.1	Debug Checklist .....	1228
8.6.2	Miscellaneous Programming/Debug Tips .....	1229
8.7	Setting Up a Transfer .....	1230

<b>9</b>	<b>3PSW Ethernet Subsystem (EMAC)</b> .....	<b>1232</b>
9.1	Introduction.....	1233
9.1.1	Features.....	1233
9.1.2	Functional Block Diagram.....	1234
9.1.3	Interface Mode Selection.....	1234
9.1.4	Subsystem Signal Summary.....	1234
9.1.5	Clocking.....	1236
9.1.6	Interrupt Support.....	1237
9.1.7	Memory Map.....	1237
9.1.8	3PSW Ports.....	1238
9.2	CPSW Architecture.....	1239
9.2.1	CPSW_3G.....	1239
9.2.2	Common Platform Time Sync (CPTS).....	1265
9.2.3	CPPI Buffer Descriptors.....	1270
9.2.4	MDIO.....	1277
9.2.5	Interrupts.....	1279
9.2.6	Interrupt Pacing.....	1283
9.2.7	Reset Isolation.....	1284
9.2.8	CPSW_3G Network Statistics.....	1284
9.3	Software Operation.....	1285
9.3.1	Transmit Operation.....	1285
9.3.2	Receive Operation.....	1287
9.3.3	MDIO Software Interface.....	1289
9.3.4	Initialization and Configuration of CPSW.....	1290
9.4	Registers.....	1291
9.4.1	CPSW_3G Module.....	1291
9.4.2	MDIO Module.....	1372
9.4.3	CPSW Subsystem Module.....	1380
<b>10</b>	<b>General-Purpose I/O (GPIO) Interface</b> .....	<b>1387</b>
10.1	Introduction.....	1388
10.1.1	Purpose of the Peripheral.....	1388
10.1.2	Features.....	1388
10.1.3	Block Diagram.....	1389
10.2	Architecture.....	1390
10.2.1	Operating Modes.....	1390
10.2.2	Clocking and Reset Strategy.....	1390
10.2.3	Interrupt Features.....	1391
10.2.4	General-Purpose Interface Basic Programming Model.....	1393
10.3	GPIO Registers.....	1397
10.3.1	GPIO_REVISION Register.....	1398
10.3.2	GPIO_SYSCONFIG Register.....	1399
10.3.3	GPIO_EOI Register.....	1400
10.3.4	GPIO_IRQSTATUS_RAW_0 Register.....	1401
10.3.5	GPIO_IRQSTATUS_RAW_1 Register.....	1401
10.3.6	GPIO_IRQSTATUS_0 Register.....	1402
10.3.7	GPIO_IRQSTATUS_1 Register.....	1402
10.3.8	GPIO_IRQENABLE_SET_0 Register.....	1403
10.3.9	GPIO_IRQENABLE_SET_1 Register.....	1403
10.3.10	GPIO_IRQENABLE_CLR_0 Register.....	1404
10.3.11	GPIO_IRQENABLE_CLR_1 Register.....	1404
10.3.12	GPIO_IRQWAKEN_0 Register.....	1405
10.3.13	GPIO_IRQWAKEN_1 Register.....	1406
10.3.14	GPIO_SYSSTATUS Register.....	1407



10.3.15	GPIO_CTRL Register .....	1408
10.3.16	GPIO_OE Register .....	1408
10.3.17	GPIO_DATAIN Register .....	1409
10.3.18	GPIO_DATAOUT Register .....	1409
10.3.19	GPIO_LEVELDETECT0 Register .....	1410
10.3.20	GPIO_LEVELDETECT1 Register .....	1410
10.3.21	GPIO_RISINGDETECT Register .....	1411
10.3.22	GPIO_FALLINGDETECT Register .....	1411
10.3.23	GPIO_DEBOUNCENABLE Register .....	1412
10.3.24	GPIO_DEBOUNCINGTIME Register .....	1412
10.3.25	GPIO_CLEARDATAOUT Register .....	1413
10.3.26	GPIO_SETDATAOUT Register .....	1413
<b>11</b>	<b>General-Purpose Memory Controller (GPMC) .....</b>	<b>1414</b>
11.1	Introduction .....	1415
11.1.1	Overview .....	1415
11.1.2	Block Diagram .....	1415
11.2	Architecture .....	1417
11.2.1	GPMC Signals .....	1417
11.2.2	GPMC Modes .....	1419
11.2.3	GPMC Integration .....	1421
11.2.4	GPMC Functional Description .....	1422
11.3	Basic Programming Model .....	1496
11.3.1	GPMC High-Level Programming Model Overview .....	1496
11.3.2	GPMC Initialization .....	1498
11.3.3	GPMC Configuration in NOR Mode .....	1498
11.3.4	GPMC Configuration in NAND Mode .....	1499
11.3.5	Set Memory Access .....	1501
11.3.6	GPMC Timing Parameters .....	1502
11.4	Use Cases And Tips .....	1515
11.4.1	How to Set GPMC Timing Parameters for Typical Accesses .....	1515
11.4.2	How to Choose a Suitable Memory to Use With the GPMC .....	1523
11.5	Registers .....	1527
11.5.1	GPMC_REVISION .....	1528
11.5.2	GPMC_SYSCONFIG .....	1528
11.5.3	GPMC_SYSSTATUS .....	1529
11.5.4	GPMC_IRQSTATUS .....	1530
11.5.5	GPMC_IRQENABLE .....	1531
11.5.6	GPMC_TIMEOUT_CONTROL .....	1532
11.5.7	GPMC_ERR_ADDRESS .....	1532
11.5.8	GPMC_ERR_TYPE .....	1533
11.5.9	GPMC_CONFIG .....	1534
11.5.10	GPMC_STATUS .....	1535
11.5.11	GPMC_CONFIG1_i .....	1536
11.5.12	GPMC_CONFIG2_i .....	1539
11.5.13	GPMC_CONFIG3_i .....	1540
11.5.14	GPMC_CONFIG4_i .....	1542
11.5.15	GPMC_CONFIG5_i .....	1544
11.5.16	GPMC_CONFIG6_i .....	1545
11.5.17	GPMC_CONFIG7_i .....	1546
11.5.18	GPMC_NAND_COMMAND_i .....	1547
11.5.19	GPMC_NAND_ADDRESS_i .....	1547
11.5.20	GPMC_NAND_DATA_i .....	1547
11.5.21	GPMC_PREFETCH_CONFIG1 .....	1548

11.5.22	GPMC_PREFETCH_CONFIG2.....	1550
11.5.23	GPMC_PREFETCH_CONTROL .....	1550
11.5.24	GPMC_PREFETCH_STATUS .....	1551
11.5.25	GPMC_ECC_CONFIG .....	1552
11.5.26	GPMC_ECC_CONTROL .....	1553
11.5.27	GPMC_ECC_SIZE_CONFIG .....	1554
11.5.28	GPMC_ECCj_RESULT .....	1556
11.5.29	GPMC_BCH_RESULT0_i .....	1557
11.5.30	GPMC_BCH_RESULT1_i .....	1557
11.5.31	GPMC_BCH_RESULT2_i .....	1557
11.5.32	GPMC_BCH_RESULT3_i .....	1558
11.5.33	GPMC_BCH_RESULT4_i .....	1558
11.5.34	GPMC_BCH_RESULT5_i .....	1559
11.5.35	GPMC_BCH_RESULT6_i .....	1559
11.5.36	GPMC_BCH_SWDATA .....	1559
<b>12</b>	<b>High Definition Video Processing Subsystem (Broad-market) .....</b>	<b>1560</b>
12.1	Introduction.....	1561
12.1.1	Acronyms & Definitions.....	1561
12.1.2	HD_VPSS Block Diagram.....	1562
12.1.3	Features .....	1562
12.2	Chroma Up-Sampler (CHR_US) Module.....	1565
12.2.1	CHR_US Functional Description .....	1565
12.2.2	CUR_US Features .....	1565
12.3	De-Interlacer Module (DEI) .....	1565
12.3.1	DEI Features.....	1565
12.3.2	DEI Functional Description.....	1566
12.4	Compositor Module (COMP).....	1566
12.4.1	COMP Features .....	1566
12.4.2	COMP Functional Description .....	1567
12.5	Graphics (GRPX) Module .....	1568
12.5.1	GRPX Features.....	1568
12.5.2	GRPX Functional Description .....	1568
12.6	High-Definition Video Encoder (HD_VENC) Module .....	1569
12.6.1	HD_VENC Features Supported .....	1569
12.6.2	HD_VENC Functional Description .....	1570
12.7	Noise Filter (NF) Module .....	1571
12.7.1	NF Features.....	1571
12.7.2	NF Functional Description.....	1571
12.8	Scalar (SC).....	1571
12.8.1	SC Features .....	1572
12.8.2	SC Functional Description .....	1572
12.9	Standard-Definition Video Encoder (SD-VENC) Module.....	1573
12.9.1	SD-VENC Features .....	1573
12.9.2	SD-VENC Functional Description .....	1573
12.10	Video Input Parser (VIP) Module .....	1573
12.10.1	VIP Features .....	1573
12.10.2	VIP Functional Description .....	1574
12.11	Other Video Input Ports .....	1581
12.11.1	Bypass Video Input Ports.....	1581
12.11.2	Secondary Video Input Ports.....	1581
12.12	HD Video DAC Features .....	1582
<b>13</b>	<b>High-Definition Multimedia Interface (HDMI) .....</b>	<b>1584</b>
13.1	Introduction.....	1585

13.1.1	Overview .....	1585
13.1.2	Main Features .....	1585
13.1.3	Functional Block Diagram .....	1586
13.1.4	Video Formats and Timings.....	1586
13.1.5	Environment.....	1588
13.2	Architecture .....	1589
13.2.1	Clock Configuration .....	1589
13.2.2	Signals .....	1590
13.2.3	Integration .....	1590
13.2.4	Software Reset .....	1590
13.2.5	Power Management .....	1592
13.2.6	Interrupt Requests .....	1593
13.2.7	DMA Requests .....	1593
13.2.8	Wrapper Functions .....	1593
13.2.9	TXPHY Functions .....	1603
13.2.10	Programming Video Input Mode and Video Output Mode .....	1604
13.3	HDMI Registers.....	1605
13.3.1	HDMI Wrapper Registers .....	1605
13.3.2	HDMI Core System Registers .....	1618
13.3.3	HDMI IP Core Gamut Registers.....	1690
13.3.4	HDMI IP Core Audio Video Registers .....	1693
13.3.5	HDMI IP Core CEC Registers .....	1729
13.3.6	HDMI PHY Registers .....	1745
<b>14</b>	<b>ARM Interrupt Controller (AINTC).....</b>	<b>1748</b>
14.1	Introduction.....	1749
14.1.1	Overview .....	1749
14.1.2	Limitations .....	1749
14.1.3	Functional Block Diagram .....	1749
14.1.4	Environment.....	1749
14.1.5	ARM A8—Interrupt Controller Integration .....	1751
14.2	Architecture .....	1752
14.2.1	Clocking and Reset .....	1752
14.2.2	Interrupt Request Lines.....	1752
14.2.3	Interrupt Processing .....	1752
14.2.4	Module Power Saving .....	1754
14.2.5	Error Handling .....	1754
14.2.6	Interrupt Latency .....	1754
14.3	Basic Programming Model .....	1755
14.3.1	Initialization Sequence.....	1755
14.3.2	INTC Processing Sequence .....	1755
14.3.3	INTC Preemptive Processing Sequence .....	1759
14.3.4	Interrupt Preemption .....	1763
14.3.5	ARM A8 INTC Spurious Interrupt Handling .....	1763
14.4	Registers .....	1764
14.4.1	INTCPS_REVISION Register.....	1765
14.4.2	INTCPS_SYSCONFIG Register .....	1765
14.4.3	INTCPS_SYSSTATUS Register .....	1766
14.4.4	INTCPS_SIR_IRQ Register.....	1766
14.4.5	INTCPS_SIR_FIQ Register .....	1767
14.4.6	INTCPS_CONTROL Register .....	1767
14.4.7	INTCPS_PROTECTION Register.....	1768
14.4.8	INTCPS_IDLE Register .....	1768
14.4.9	INTCPS_IRQ_PRIORITY Register .....	1769

14.4.10	INTCPS_FIQ_PRIORITY Register .....	1769
14.4.11	INTCPS_THRESHOLD Register .....	1770
14.4.12	INTCPS_ITR0-3 Registers .....	1770
14.4.13	INTCPS_MIR0-3 Registers.....	1771
14.4.14	INTCPS_MIR_CLEAR0-3 Registers .....	1771
14.4.15	INTCPS_MIR_SET0-3 Registers .....	1771
14.4.16	INTCPS_ISR_SET0-3 Registers .....	1772
14.4.17	INTCPS_ISR_CLEAR0-3 Registers.....	1772
14.4.18	INTCPS_PENDING_IRQ0-3 Registers .....	1772
14.4.19	INTCPS_PENDING_FIQ0-3 Registers .....	1773
14.4.20	INTCPS_ILR0-127 Registers.....	1773
<b>15</b>	<b>Inter-Integrated Circuit (I2C) Controller Module.....</b>	<b>1774</b>
15.1	Introduction.....	1775
15.1.1	Overview.....	1775
15.1.2	Functional Block Diagram .....	1775
15.1.3	Features .....	1775
15.2	Architecture .....	1776
15.2.1	I2C Master/Slave Contoller Signals.....	1776
15.2.2	I2C Reset.....	1777
15.2.3	Data Validity .....	1777
15.2.4	START & STOP Conditions.....	1778
15.2.5	I2C Operation .....	1778
15.2.6	Arbitration .....	1780
15.2.7	I2C Clock Generation and I2C Clock Synchronization .....	1780
15.2.8	Prescaler (SCLK/ICLK).....	1781
15.2.9	Noise Filter .....	1781
15.2.10	I2C Interrupts.....	1781
15.2.11	DMA Events .....	1782
15.2.12	Interrupt and DMA Events .....	1782
15.2.13	FIFO Management .....	1782
15.2.14	How to Program I2C.....	1786
15.3	I2C Registers .....	1788
15.3.1	I2C_REVNB_LO Register (Module Revision LOW BYTES).....	1789
15.3.2	I2C_REVNB_HI Register (HIGH BYTES) (Module Revision) .....	1790
15.3.3	I2C_SYSC Register (System Configuration) .....	1791
15.3.4	I2C_EOI Register (I2C End of Interrupt) .....	1792
15.3.5	I2C_IRQSTATUS_RAW Register (I2C Status Raw) .....	1793
15.3.6	I2C_IRQSTATUS Register (I2C Status) .....	1797
15.3.7	I2C_IRQENABLE_SET Register (I2C Interrupt Enable Set) .....	1799
15.3.8	I2C_IRQENABLE_CLR Register (I2C Interrupt Enable Clear).....	1801
15.3.9	I2C_WE Register (I2C Wakeup Enable) .....	1803
15.3.10	I2C_DMARXENABLE_SET Register (Receive DMA Enable Set) .....	1806
15.3.11	I2C_DMATXENABLE_SET Register (Transmit DMA Enable Set) .....	1806
15.3.12	I2C_DMARXENABLE_CLR Register (Receive DMA Enable Clear) .....	1807
15.3.13	I2C_DMATXENABLE_CLR Register (Transmit DMA Enable Clear) .....	1807
15.3.14	I2C_DMARXWAKE_EN Register (Receive DMA Wakeup).....	1808
15.3.15	I2C_DMATXWAKE_EN Register (Transmit DMA Wakeup) .....	1810
15.3.16	I2C_SYSS Register (System Status) .....	1812
15.3.17	I2C_BUF Register (Buffer Configuration).....	1813
15.3.18	I2C_CNT Register (Data Counter) .....	1815
15.3.19	I2C_DATA Register (Data Access).....	1816
15.3.20	I2C_CON Register (I2C Configuration) .....	1817
15.3.21	I2C_OA Register (I2C Own Address).....	1819

15.3.22	I2C_SA Register (I2C Slave Address) .....	1820
15.3.23	I2C_PSC Register (I2C Clock Prescaler).....	1821
15.3.24	I2C_SCLL Register (I2C SCL Low Time) .....	1822
15.3.25	I2C_SCLH Register (I2C SCL High Time) .....	1822
15.3.26	I2C_SYSTEST Register (System Test).....	1823
15.3.27	I2C_BUFSTAT Register (I2C Buffer Status) .....	1826
15.3.28	I2C_OA1 Register (OA1) (Own Address 1) .....	1827
15.3.29	I2C_OA2 Register (I2C Own Address 2) .....	1828
15.3.30	I2C_OA3 Register (I2C Own Address 3) .....	1829
15.3.31	I2C_ACTOA Register (Active Own Address) .....	1830
15.3.32	I2C_SBLOCK Register (I2C Clock Blocking Enable) .....	1831
<b>16</b>	<b>Multichannel Audio Serial Port (McASP) .....</b>	<b>1832</b>
16.1	Introduction.....	1833
16.1.1	Purpose of the Peripheral .....	1833
16.1.2	Features .....	1833
16.1.3	Protocols Supported .....	1834
16.1.4	Functional Block Diagram .....	1835
16.1.5	Supported Use Case Statement .....	1838
16.1.6	Industry Standard Compliance Statement .....	1838
16.1.7	Definition of Terms .....	1842
16.2	Architecture .....	1845
16.2.1	Overview .....	1845
16.2.2	Clock and Frame Sync Generators .....	1845
16.2.3	Memory Map .....	1849
16.2.4	Signal Descriptions.....	1849
16.2.5	Pin Multiplexing.....	1849
16.2.6	Transfer Modes.....	1850
16.2.7	General Architecture .....	1857
16.2.8	Operation .....	1862
16.2.9	Reset Considerations .....	1879
16.2.10	Setup and Initialization .....	1879
16.2.11	Interrupts .....	1883
16.2.12	EDMA Event Support .....	1885
16.2.13	Power Management .....	1887
16.2.14	Emulation Considerations .....	1887
16.3	McASP Registers.....	1888
16.3.1	Revision Identification Register (REV) .....	1891
16.3.2	Pin Function Register (PFUNC) .....	1891
16.3.3	Pin Direction Register (PDIR) .....	1893
16.3.4	Pin Data Output Register (PDOUT) .....	1895
16.3.5	Pin Data Input Register (PDIN).....	1897
16.3.6	Pin Data Set Register (PDSET) .....	1899
16.3.7	Pin Data Clear Register (PDCLR) .....	1901
16.3.8	Global Control Register (GBLCTL) .....	1903
16.3.9	Audio Mute Control Register (AMUTE).....	1905
16.3.10	Digital Loopback Control Register (DLBCTL).....	1907
16.3.11	Digital Mode Control Register (DITCTL).....	1908
16.3.12	Receiver Global Control Register (RBLCTL).....	1909
16.3.13	Receive Format Unit Bit Mask Register (RMASK) .....	1910
16.3.14	Receive Bit Stream Format Register (RFMT).....	1911
16.3.15	Receive Frame Sync Control Register (AFSRCTL).....	1913
16.3.16	Receive Clock Control Register (ACLKRCTL).....	1914
16.3.17	Receive High-Frequency Clock Control Register (AHCLKRCTL).....	1915

16.3.18	Receive TDM Time Slot Register (RTDM) .....	1916
16.3.19	Receiver Interrupt Control Register (RINTCTL) .....	1917
16.3.20	Receiver Status Register (RSTAT).....	1918
16.3.21	Current Receive TDM Time Slot Registers (RSLOT).....	1919
16.3.22	Receive Clock Check Control Register (RCLKCHK).....	1920
16.3.23	Receiver DMA Event Control Register (REVTCTL).....	1921
16.3.24	Transmitter Global Control Register (XGBLCTL).....	1922
16.3.25	Transmit Format Unit Bit Mask Register (XMASK).....	1923
16.3.26	Transmit Bit Stream Format Register (XFMT) .....	1924
16.3.27	Transmit Frame Sync Control Register (AFSXCTL) .....	1926
16.3.28	Transmit Clock Control Register (ACLKXCTL) .....	1927
16.3.29	Transmit High-Frequency Clock Control Register (AHCLKXCTL) .....	1928
16.3.30	Transmit TDM Time Slot Register (XTDM).....	1929
16.3.31	Transmitter Interrupt Control Register (XINTCTL) .....	1930
16.3.32	Transmitter Status Register (XSTAT) .....	1931
16.3.33	Current Transmit TDM Time Slot Register (XSLOT).....	1932
16.3.34	Transmit Clock Check Control Register (XCLKCHK) .....	1933
16.3.35	Transmitter DMA Event Control Register (XEVTCTL).....	1934
16.3.36	Serializer Control Registers (SRCTL <sub>n</sub> ) .....	1935
16.3.37	DIT Left Channel Status Registers (DITCSRA0-DITCSRA5) .....	1936
16.3.38	DIT Right Channel Status Registers (DITCSRB0-DITCSRB5) .....	1936
16.3.39	DIT Left Channel User Data Registers (DITUDRA0-DITUDRA5) .....	1936
16.3.40	DIT Right Channel User Data Registers (DITUDRB0-DITUDRB5) .....	1936
16.3.41	Transmit Buffer Registers (XBUF <sub>n</sub> ) .....	1937
16.3.42	Receive Buffer Registers (RBUF <sub>n</sub> ).....	1937
16.3.43	Write FIFO Control Register (WFIFOCTL) .....	1938
16.3.44	Write FIFO Status Register (WFIFOSTS) .....	1939
16.3.45	Read FIFO Control Register (RFIFOCTL).....	1940
16.3.46	Read FIFO Status Register (RFIFOSTS).....	1941
<b>17</b>	<b>Multimedia Card (MMC)/Secure Digital (SD)/ Secure Digital I/O (SDIO) Card Interface.....</b>	<b>1942</b>
17.1	Introduction.....	1943
17.1.1	Overview .....	1943
17.1.2	Features .....	1944
17.2	Architecture .....	1945
17.2.1	MMC/SD/SDIO Functional Modes .....	1945
17.2.2	Resets .....	1952
17.2.3	Clocks.....	1953
17.2.4	Power Management .....	1953
17.2.5	Interrupt Requests .....	1956
17.2.6	DMA Modes .....	1959
17.2.7	Mode Selection .....	1962
17.2.8	Buffer Management .....	1962
17.2.9	Transfer Process .....	1965
17.2.10	Transfer or Command Status and Error Reporting.....	1966
17.2.11	Auto Command 12 Timings .....	1970
17.2.12	Transfer Stop.....	1972
17.2.13	Output Signals Generation .....	1973
17.2.14	Card Boot Mode Management .....	1975
17.2.15	CE-ATA Command Completion Disable Management .....	1976
17.2.16	Test Registers .....	1976
17.2.17	MMC/SD/SDIO Hardware Status Features .....	1977
17.3	Low-Level Programming Models .....	1978
17.3.1	Surrounding Modules Global Initialization .....	1978



17.3.2	MMC/SD/SDIO Controller Initialization Flow .....	1978
17.3.3	Operational Modes Configuration .....	1981
17.4	MMC/SD/SDIO Registers .....	1983
17.4.1	IP Revision Identifier Register (MMCHS_HL_REV) .....	1984
17.4.2	IP Module Hardware Configuration Register (MMCHS_HL_HWINFO) .....	1985
17.4.3	Clock Management Configuration (MMCHS_HL_SYSCONFIG) .....	1986
17.4.4	System Configuration Register (MMCHS_SYSCONFIG) .....	1987
17.4.5	System Status Register (MMCHS_SYSSTATUS) .....	1989
17.4.6	Card Status Response Error (MMCHS_CSRE) .....	1989
17.4.7	System Test Register (MMCHS_SYSTEST) .....	1990
17.4.8	Configuration Register (MMCHS_CON) .....	1994
17.4.9	Power Counter Register (MMCHS_PWCNT) .....	1998
17.4.10	SDMA System Address (MMCHS_SDMASA) .....	1998
17.4.11	Transfer Length Configuration Register (MMCHS_BLK) .....	1999
17.4.12	Command Argument Register (MMCHS_ARG) .....	2000
17.4.13	Command and Transfer Mode Register (MMCHS_CMD) .....	2000
17.4.14	Command Response[31:0] Register (MMCHS_RSP10) .....	2004
17.4.15	Command Response[63:32] Register (MMCHS_RSP32) .....	2004
17.4.16	Command Response[95:64] Register (MMCHS_RSP54) .....	2005
17.4.17	Command Response[127:96] Register (MMCHS_RSP76) .....	2005
17.4.18	Data Register (MMCHS_DATA) .....	2006
17.4.19	Present State Register (MMCHS_PSTATE) .....	2007
17.4.20	Control Register (MMCHS_HCTL) .....	2009
17.4.21	SD System Control Register (MMCHS_SYSCTL) .....	2012
17.4.22	Interrupt Status Register (MMCHS_STAT) .....	2014
17.4.23	Interrupt SD Enable Register (MMCHS_IE) .....	2019
17.4.24	Interrupt Signal Enable Register (MMCHS_ISE) .....	2022
17.4.25	Auto CMD12 Error Status Register (MMCHS_AC12) .....	2025
17.4.26	Capabilities Register (MMCHS_CAPA) .....	2026
17.4.27	Force Event Register for Error Interrupt Status (MMCHS_FE) .....	2028
17.4.28	ADMA Error Status Register (MMCHS_ADMAES) .....	2030
17.4.29	ADMA System Address Low Bits Register (MMCHS_ADMASAL) .....	2031
17.4.30	ADMA System Address High Bits Register (MMCHS_ADMAHAH) .....	2031
17.4.31	Versions Register (MMCHS_REV) .....	2032
<b>18</b>	<b>Peripheral Component Interconnect Express (PCIe) Module .....</b>	<b>2033</b>
18.1	Introduction / Feature Overview .....	2034
18.1.1	Purpose of the Peripheral .....	2034
18.1.2	Terminology Used in This Document .....	2034
18.1.3	Features Supported .....	2035
18.1.4	Functional Block Diagram .....	2035
18.1.5	Supported Use Case Statement .....	2037
18.1.6	Industry Standard(s) Compliance Statement .....	2037
18.1.7	Features Not Supported .....	2037
18.2	Peripheral Architecture .....	2038
18.2.1	Clock Control .....	2038
18.2.2	Supported PCIe Transactions .....	2038
18.2.3	Address Translations .....	2038
18.2.4	Address Spaces .....	2044
18.2.5	Bus Mastering .....	2046
18.2.6	PCIe Loopback .....	2046
18.2.7	L3 Memory Map .....	2047
18.2.8	Signal Descriptions .....	2048
18.2.9	Reset Considerations .....	2048

18.2.10	Interrupt Support .....	2048
18.2.11	DMA Support .....	2051
18.2.12	Power Management .....	2052
18.2.13	OC Power Management .....	2055
18.3	Supported Use Case.....	2056
18.3.1	Software Configuration .....	2056
18.3.2	Accessing Read-only Registers in Configuration Space.....	2059
18.3.3	Accessing EP Application Registers from PCIe RC .....	2059
18.4	Encoding of LTSSM State in DEBUG registers .....	2060
18.5	PCIeSS Memory Map .....	2060
18.5.1	Application Registers .....	2060
18.5.2	Configuration Registers Common to Type 0 and Type 1 Headers .....	2102
18.5.3	Configuration Type 0 Registers .....	2104
18.5.4	Configuration Type 1 Registers .....	2112
18.5.5	Power Management Capabilities Registers.....	2119
18.5.6	Message Signaled Interrupts Registers .....	2120
18.5.7	PCI Express Capabilities Registers.....	2122
18.5.8	PCI Express Extended Capabilities Registers .....	2130
18.5.9	Port Logic Registers .....	2138
<b>19</b>	<b>Real-Time Clock (RTC).....</b>	<b>2146</b>
19.1	Introduction.....	2147
19.1.1	Overview .....	2147
19.1.2	Features .....	2147
19.1.3	Functional Block Diagram.....	2147
19.2	Architecture .....	2148
19.2.1	Clock Source.....	2148
19.2.2	Signal Descriptions.....	2148
19.2.3	Interrupt Support .....	2149
19.2.4	Programming/Usage Guide .....	2150
19.2.5	Scratch Registers .....	2154
19.2.6	Power Management .....	2154
19.2.7	Reset Considerations.....	2154
19.3	Registers .....	2155
19.3.1	Seconds Register (SECONDS_REG) .....	2156
19.3.2	Minutes Register (MINUTES_REG) .....	2156
19.3.3	Hours Register (HOURS_REG) .....	2157
19.3.4	Days of the Month Register (DAYS_REG) .....	2157
19.3.5	Month Register (MONTHS_REG).....	2158
19.3.6	Year Register (YEARS_REG) .....	2158
19.3.7	Day of the Week Register (WEEKS_REG) .....	2159
19.3.8	Alarm Second Register (ALARM_SECONDS_REG).....	2159
19.3.9	Alarm Minute Register (ALARM_MINUTES_REG) .....	2160
19.3.10	Alarm Hour Register (ALARM_HOURS_REG) .....	2160
19.3.11	Alarm Day of the Month Register (ALARM_DAYS_REG).....	2161
19.3.12	Alarm Month Register (ALARM_MONTHS_REG).....	2161
19.3.13	Alarm Year Register (ALARM_YEARS_REG) .....	2162
19.3.14	Control Register (CTRL_REG).....	2163
19.3.15	Status Register (STATUS_REG) .....	2165
19.3.16	Interrupt Register (INTERRUPTS_REG) .....	2166
19.3.17	Compensation (LSB) Register (COMP_LSB_REG).....	2167
19.3.18	Compensation (MSB) Register (COMP_MSB_REG) .....	2168
19.3.19	Oscillator Register (OSC_REG) .....	2169
19.3.20	Scratch Registers (SCRATCHx_REG).....	2169



19.3.21	Kick Registers (KICK0R, KICK1R) .....	2170
19.3.22	RTC Revision Register (RTC_REVISION) .....	2171
19.3.23	System Configuration Register (RTC_SYSCONFIG) .....	2171
19.3.24	Wakeup Enable Register (RTC_IRQWAKEEN) .....	2172
<b>20</b>	<b>Serial ATA (SATA) Controller .....</b>	<b>2173</b>
20.1	Introduction .....	2174
20.1.1	Purpose of the Peripheral .....	2174
20.1.2	Features Supported .....	2174
20.1.3	Features Not Supported .....	2175
20.1.4	Functional Block Diagram .....	2176
20.1.5	Industry Standard(s) Compliance .....	2176
20.1.6	Non-Industry Standard(s) Compliance .....	2176
20.1.7	Terminology Used in this Document .....	2177
20.2	Architecture .....	2178
20.2.1	Clock Control .....	2178
20.2.2	Signal Description .....	2179
20.2.3	DMA .....	2179
20.2.4	Transport Layer .....	2179
20.2.5	FIFOs .....	2180
20.2.6	Link Layer .....	2180
20.2.7	PHY .....	2180
20.2.8	Pin Multiplexing .....	2180
20.2.9	Power Management .....	2180
20.2.10	Reset .....	2181
20.2.11	Interfacing to Single and Multiple Devices .....	2181
20.2.12	Initialization .....	2181
20.2.13	Interrupt Support .....	2183
20.2.14	EDMA Event Support .....	2184
20.3	Use Cases .....	2184
20.3.1	Controller Clock, PLL and SERDES Initialization .....	2184
20.3.2	General Utilities: Structures and Subroutines Sample Program Uses .....	2186
20.3.3	Example on Initialization and Spinning Up Device .....	2200
20.3.4	Example of DMA Write Transfer .....	2202
20.3.5	Example of DMA Read Transfer .....	2203
20.4	Registers (Controller and PHY) .....	2204
20.4.1	HBA Capabilities Register (CAP) .....	2206
20.4.2	Global HBA Control Register (GHC) .....	2207
20.4.3	Interrupt Status Register (IS) .....	2208
20.4.4	Ports Implemented Register (PI) .....	2209
20.4.5	AHCI Version Register (VS) .....	2209
20.4.6	Command Completion Coalescing Control Register (CCC_CTL) .....	2210
20.4.7	Command Completion Coalescing Ports Register (CCC_PORTS) .....	2211
20.4.8	BIST Active FIS Register (BISTAFR) .....	2212
20.4.9	BIST Control Register (BISTCR) .....	2212
20.4.10	BIST FIS Count Register (BISTFCTR) .....	2215
20.4.11	BIST Status Register (BISTSR) .....	2215
20.4.12	BIST DWORD Error Count Register (BISTDECR) .....	2216
20.4.13	BIST DWORD Error Count Register (TIMER1MS) .....	2216
20.4.14	Global Parameter 1 Register (GPARAM1R) .....	2217
20.4.15	Global Parameter 2 Register (GPARAM2R) .....	2218
20.4.16	Port Parameter Register (PPARAMR) .....	2219
20.4.17	Version Register (VERSIONR) .....	2220
20.4.18	ID Register (IDR) .....	2220

20.4.19	Port Command List Base Address Register (P0CLB) .....	2221
20.4.20	Port FIS Base Address Register (P0FB) .....	2221
20.4.21	Port Interrupt Status Register (P0IS) .....	2222
20.4.22	Port Interrupt Enable Register (P0IE) .....	2224
20.4.23	Port Command Register (P0CMD) .....	2225
20.4.24	Port Task File Data Register (P0TFD) .....	2227
20.4.25	Port Signature Register (P0SIG) .....	2228
20.4.26	Port Serial ATA Status Register (P0SSTS) .....	2228
20.4.27	Port Serial ATA Control Register (P0SCTL) .....	2230
20.4.28	Port Serial ATA Error Register (P0SEERR) .....	2231
20.4.29	Port Serial ATA Active Register (P0SACT) .....	2233
20.4.30	Port Command Issue Register (P0CI) .....	2233
20.4.31	Port Serial ATA Notification Register (P0SNTF) .....	2234
20.4.32	Port DMA Control Register (P0DMACR) .....	2235
20.4.33	Idle Register (IDLE) .....	2237
20.4.34	PHY Configuration Receive 0 Register (PHY_CFGRX0) .....	2238
20.4.35	PHY Configuration Receive 1 Register (PHY_CFGRX1) .....	2240
20.4.36	PHY Configuration Receive 2 Register (PHY_CFGRX2) .....	2241
20.4.37	PHY Configuration Receive 3 Register (PHY_CFGRX3) .....	2242
20.4.38	PHY Configuration Receive 4 Register (PHY_CFGRX4) .....	2244
20.4.39	Receive Bus PHY-to-Controller Status Register (PHY_STSRX) .....	2245
20.4.40	PHY Configuration Transmit 0 Register (PHY_CFGTX0) .....	2246
20.4.41	PHY Configuration Transmit 1 Register (PHY_CFGTX1) .....	2249
20.4.42	PHY Configuration Transmit 2 Register (PHY_CFGTX2) .....	2251
20.4.43	PHY Configuration Transmit 3 Register (PHY_CFGTX3) .....	2253
20.4.44	PHY Configuration Transmit 4 Register (PHY_CFGTX4) .....	2254
20.4.45	Transmit Bus Controller-to-PHY Status Register (PHY_STSTX) .....	2254
20.5	SATA PLL Registers .....	2255
20.5.1	SATA0 SerDes PLL Configuration Register 0 (SATA0_PLLCFG0) .....	2255
20.5.2	SATA0 SerDes PLL Configuration Register 1 (SATA0_PLLCFG1) .....	2257
20.5.3	SATA0 SerDes PLL Configuration Register 2 (SATA0_PLLCFG2) .....	2258
20.5.4	SATA0 SerDes PLL Configuration Register 3 (SATA0_PLLCFG3) .....	2259
20.5.5	SATA0 SerDes PLL Configuration Register 4 (SATA0_PLLCFG4) .....	2260
20.5.6	SATA0 SerDes PLL Status Register (SATA0_PLLSTATUS) .....	2262
20.5.7	SATA0 SerDes Receive Status Register (SATA0_RXSTATUS) .....	2262
20.5.8	SATA0 SerDes Transmit Status Register (SATA0_TXSTATUS) .....	2263
20.5.9	SATA0 SerDes TEST Configuration Register (SATA0_TESTCFG) .....	2263
20.6	SATA Subsystem Registers .....	2264
20.6.1	Clock Domain Power Control Register (CM_DEFAULT_L3_MED_CLKSTCTRL) .....	2264
20.6.2	Clock Domain SATA Control Register (CM_DEFAULT_SATA_CLKCTRL) .....	2265
<b>21</b>	<b>Serial Port Interface (SPI) .....</b>	<b>2266</b>
21.1	Introduction .....	2267
21.1.1	Overview .....	2267
21.1.2	Features .....	2267
21.2	Architecture .....	2268
21.2.1	SPI Interface .....	2268
21.2.2	SPI Transmission .....	2268
21.2.3	Master Mode .....	2275
21.2.4	Slave Mode .....	2292
21.2.5	Interrupts .....	2296
21.2.6	DMA Requests .....	2297
21.2.7	Emulation Mode .....	2298
21.2.8	Power Saving Management .....	2299

21.2.9	System Test Mode .....	2300
21.2.10	Reset .....	2301
21.2.11	Access to Data Registers .....	2301
21.2.12	Programming Aid .....	2302
21.2.13	Interrupt and DMA Events .....	2305
21.3	SPI Registers .....	2306
21.3.1	McSPI IP Revision Register (MCSPI_HL_REV) .....	2307
21.3.2	McSPI IP Hardware Information Register (MCSPI_HL_HWINFO) .....	2308
21.3.3	McSPI IP System Configuration Register (MCSPI_HL_SYSCONFIG) .....	2309
21.3.4	McSPI Revision Register (MCSPI_REVISION) .....	2310
21.3.5	McSPI System Configuration Register (MCSPI_SYSCONFIG).....	2311
21.3.6	McSPI System Status Register (MCSPI_SYSSTATUS) .....	2312
21.3.7	McSPI Interrupt Status Register (MCSPI_IRQSTATUS) .....	2313
21.3.8	McSPI Interrupt Enable Register (MCSPI_IRQENABLE).....	2316
21.3.9	McSPI Wakeup Enable Register (MCSPI_WAKEUPENABLE) .....	2318
21.3.10	McSPI System Test Register (MCSPI_SYST).....	2319
21.3.11	McSPI Module Control Register (MCSPI_MODULCTRL).....	2321
21.3.12	McSPI Channel (i) Configuration Register (MCSPI_CH(i)CONF) .....	2323
21.3.13	McSPI Channel (i) Status Register (MCSPI_CH(i)STAT) .....	2327
21.3.14	McSPI Channel (i) Control Register (MCSPI_CH(i)CTRL).....	2328
21.3.15	McSPI Channel (i) Transmit Register (MCSPI_TX(i)).....	2329
21.3.16	McSPI Channel (i) Receive Register (MCSPI_RX(i)) .....	2329
21.3.17	McSPI Transfer Levels Register (MCSPI_XFERLEVEL).....	2330
21.3.18	DMA Address Aligned FIFO Transmitter Register (MCSPI_DAFTX) .....	2331
21.3.19	DMA Address Aligned FIFO Receiver Register (MCSPI_DAFRX).....	2331
<b>22</b>	<b>Timers .....</b>	<b>2332</b>
22.1	Introduction.....	2333
22.1.1	Overview .....	2333
22.1.2	Features .....	2333
22.1.3	Functional Block Diagram .....	2334
22.1.4	GP Timer External System Interface .....	2335
22.2	Architecture .....	2336
22.2.1	Functional Description .....	2336
22.2.2	Accessing Registers .....	2342
22.2.3	Posted Mode Selection .....	2342
22.2.4	Write Registers Access.....	2343
22.2.5	Read Registers Access.....	2344
22.2.6	TIDR Register.....	2346
22.2.7	TIOCP_CFG Register .....	2347
22.2.8	IRQ_EOI Register .....	2348
22.2.9	IRQSTATUS_RAW Register.....	2349
22.2.10	IRQSTATUS Register .....	2350
22.2.11	IRQENABLE_SET Register .....	2351
22.2.12	IRQENABLE_CLR Register .....	2352
22.2.13	IRQWAKEEN Register .....	2353
22.2.14	TCLR Register .....	2353
22.2.15	TCRR Register .....	2355
22.2.16	TLDR Register .....	2355
22.2.17	TTGR Register .....	2355
22.2.18	TWPS Register.....	2356
22.2.19	TMAR Register.....	2357
22.2.20	TCAR1 Register .....	2357
22.2.21	TSICR Register .....	2358

	22.2.22 TCAR2 Register .....	2358
<b>23</b>	<b>UART/IrDA/CIR Module .....</b>	<b>2359</b>
23.1	Introduction.....	2360
23.1.1	Main Features .....	2360
23.1.2	UART/Modem Functions .....	2361
23.1.3	IrDA Functions.....	2361
23.1.4	CIR Features.....	2361
23.2	Architecture .....	2362
23.2.1	UART Signal Descriptions .....	2362
23.2.2	UART/IrDA/CIR Mode Selection .....	2362
23.2.3	UART Mode.....	2363
23.2.4	IrDA Mode.....	2367
23.2.5	CIR Mode .....	2376
23.2.6	FIFO Management .....	2381
23.2.7	Interrupts .....	2388
23.2.8	Sleep Modes.....	2390
23.2.9	Idle Modes .....	2390
23.2.10	Programmable Baud Rate Generator .....	2391
23.3	UART Registers .....	2394
23.3.1	Receiver Holding Register (RHR).....	2395
23.3.2	Transmit Holding Register (THR) .....	2395
23.3.3	Interrupt Enable Register (IER) - UART Mode .....	2396
23.3.4	Interrupt Enable Register (IER) - IrDA Mode .....	2397
23.3.5	Interrupt Enable Register (IER) - CIR Mode.....	2398
23.3.6	Interrupt Identification Register (IIR) - UART Mode .....	2399
23.3.7	Interrupt Identification Register (IIR) - IrDA Mode .....	2400
23.3.8	Interrupt Identification Register (IIR) - CIR Mode .....	2401
23.3.9	FIFO Control Register (FCR) .....	2402
23.3.10	Line Control Register (LCR).....	2403
23.3.11	Modem Control Register (MCR) .....	2404
23.3.12	Line Status Register (LSR) - UART Mode.....	2405
23.3.13	Line Status Register (LSR) - IrDA Mode .....	2406
23.3.14	Line Status Register (LSR) - CIR Mode .....	2407
23.3.15	Modem Status Register (MSR) .....	2408
23.3.16	Transmission Control Register (TCR).....	2409
23.3.17	Scratchpad Register (SPR).....	2409
23.3.18	Trigger Level Register (TLR) .....	2410
23.3.19	Mode Definition Register 1 (MDR1) .....	2411
23.3.20	Mode Definition Register 2 (MDR2) .....	2412
23.3.21	Mode Definition Register 3 (MDR3) .....	2413
23.3.22	Status FIFO Line Status Register (SFLSR) .....	2414
23.3.23	RESUME Register .....	2414
23.3.24	Status FIFO Register Low (SFREGL).....	2415
23.3.25	Status FIFO Register High (SFREGH).....	2415
23.3.26	BOF Control Register (BLR) .....	2416
23.3.27	Auxiliary Control Register (ACREG) .....	2417
23.3.28	Supplementary Control Register (SCR) .....	2418
23.3.29	Supplementary Status Register (SSR).....	2419
23.3.30	BOF Length Register (EBLR) .....	2420
23.3.31	Module Version Register (MVR) .....	2421
23.3.32	System Configuration Register (SYSC).....	2422
23.3.33	System Status Register (SYSS) .....	2422
23.3.34	Wake-Up Enable Register (WER) .....	2423

23.3.35	Carrier Frequency Prescaler Register (CFPS).....	2424
23.3.36	Divisor Latches Low Register (DLL).....	2425
23.3.37	Divisor Latches High Register (DLH) .....	2425
23.3.38	Enhanced Feature Register (EFR) .....	2426
23.3.39	XON1/ADDR1 Register .....	2427
23.3.40	XON2/ADDR2 Register .....	2427
23.3.41	XOFF1 Register.....	2428
23.3.42	XOFF2 Register.....	2428
23.3.43	Transmit Frame Length Low Register (TXFLL).....	2429
23.3.44	Transmit Frame Length High Register (TXFLH).....	2429
23.3.45	Received Frame Length Low Register (RXFLL).....	2430
23.3.46	Received Frame Length High Register (RXFLH).....	2430
23.3.47	UART Autobauding Status Register (UASR) .....	2431
<b>24</b>	<b>Universal Serial Bus Subsystem (USBSS).....</b>	<b>2432</b>
24.1	Introduction.....	2433
24.2	Features Supported .....	2433
24.3	Functional Block Diagram .....	2434
24.3.1	L3 Slow Interconnect .....	2434
24.3.2	Memory Mapped Registers .....	2434
24.3.3	USB 2.0 Controller .....	2434
24.3.4	USB PHY .....	2434
24.3.5	USB Pins .....	2435
24.3.6	DMA.....	2435
24.4	Industry Standard(s) Compliance .....	2435
24.5	Architecture .....	2436
24.5.1	USB Controller Operational Mode .....	2436
24.5.2	Clock Control .....	2441
24.5.3	Signal Descriptions.....	2441
24.5.4	VBUS Voltage Sourcing Control .....	2441
24.5.5	D+/D- Pull-up/Pull-Down Resistors .....	2441
24.5.6	Interrupts .....	2442
24.5.7	Subsystem Reset Considerations.....	2445
24.5.8	Clock, PLL, and PHY Initialization .....	2445
24.6	Error Handling .....	2446
24.6.1	Error Handling as a USB Device .....	2446
24.6.2	Babble Event Detection as a USB Host .....	2446
24.7	Protocol Description(s) .....	2447
24.7.1	USB Device Operation .....	2447
24.7.2	USB Host Operation .....	2463
24.8	DMA.....	2479
24.8.1	CPPI Terminology.....	2479
24.8.2	Data Structures .....	2481
24.8.3	Queue Manager .....	2490
24.8.4	Memory Regions and Linking RAM.....	2494
24.8.5	Zero Length Packets.....	2495
24.8.6	CPPI DMA Scheduler.....	2495
24.8.7	CPPI DMA State Registers .....	2497
24.8.8	CPPI DMA Protocols Supported .....	2497
24.8.9	USB Data Flow Using DMA .....	2500
24.9	Registers .....	2506
24.9.1	USBSS Registers .....	2506
24.9.2	USB0 and USB1 Controller Registers.....	2539
24.9.3	CPPI DMA Controller Registers .....	2607

24.9.4	CPPI DMA Scheduler Registers .....	2614
24.9.5	CPPI DMA Queue Manager Registers .....	2617
24.9.6	USB Mentor Core Registers .....	2632
24.9.7	FIFOs .....	2658
<b>25</b>	<b>Watchdog Timer.....</b>	<b>2668</b>
25.1	Introduction.....	2669
25.1.1	Overview .....	2669
25.1.2	Functional Block Diagram .....	2669
25.1.3	Features .....	2669
25.1.4	Watchdog Timer Environment .....	2669
25.2	Architecture .....	2670
25.2.1	Power Management .....	2670
25.2.2	Interrupts .....	2670
25.2.3	General Watchdog Timer Operation.....	2670
25.2.4	Reset Context.....	2671
25.2.5	Overflow/Reset Generation .....	2671
25.2.6	Prescaler Value/Timer Reset Frequency.....	2671
25.2.7	Triggering a Timer Reload .....	2673
25.2.8	Start/Stop Sequence for Watchdog Timers (Using the WDT_WSPR Register) .....	2673
25.2.9	Modifying Timer Count/Load Values and Prescaler Setting .....	2673
25.2.10	Watchdog Counter Register Access Restriction (WDT_WCRR Register) .....	2673
25.2.11	Watchdog Timer Interrupt Generation .....	2674
25.2.12	Watchdog Timers Under Emulation .....	2675
25.2.13	Accessing Watchdog Timer Registers .....	2675
25.3	Low-Level Programming Model .....	2676
25.3.1	Global Initialization .....	2676
25.3.2	Operational Mode Configuration .....	2676
25.4	Watchdog Timer Registers.....	2678
25.4.1	WDT_WIDR Register .....	2679
25.4.2	WDT_WDSC Register .....	2679
25.4.3	WDT_WDST Register .....	2680
25.4.4	WDT_WISR Register .....	2680
25.4.5	WDT_WIER Register .....	2681
25.4.6	WDT_WWER .....	2681
25.4.7	WDT_WCLR Register .....	2681
25.4.8	WDT_WCRR Register.....	2682
25.4.9	WDT_WLDR Register .....	2682
25.4.10	WDT_WTGR Register .....	2683
25.4.11	WDT_WWPS Register .....	2683
25.4.12	WDT_WDLY Register .....	2685
25.4.13	WDT_WSPR Register.....	2685
25.4.14	WDT_WIRQSTATRAW Register .....	2686
25.4.15	WDT_WIRQSTAT Register .....	2687
25.4.16	WDT_WIRQENSET Register .....	2688
25.4.17	WDT_WIRQENCLR Register .....	2689
25.4.18	WDT_WIRQWAKEEN Register.....	2690
	<b>Revision History .....</b>	<b>2691</b>

## List of Figures

1-1.	Dual Cortex-M3 MPU Subsystem Overview .....	123
1-2.	Dual Cortex-M3 MPU Subsystem Integration Overview .....	125
1-3.	Dual Cortex-M3 MPU Subsystem Clocking Scheme.....	126
1-4.	Dual Cortex-M3 MPU Subsystem Reset Scheme .....	127
1-5.	Dual Cortex-M3 MPU Subsystem .....	128
1-6.	Typical MMU Intergration .....	145
1-7.	MMU Block Diagram .....	146
1-8.	MMU Address Translation Process .....	147
1-9.	Translation Hierarchy.....	148
1-10.	First-Level Descriptor Address Calculation .....	148
1-11.	Detailed First-Level Descriptor Address Calculation .....	149
1-12.	Section Translation Summary .....	150
1-13.	Supersection Translation Summary .....	151
1-14.	Two-Level Translation.....	152
1-15.	Small Page Translation Summary .....	153
1-16.	Large Page Translation Summary.....	154
1-17.	TLB-Entry Lock Mechanism .....	155
1-18.	TLB-Entry Structure .....	156
1-19.	MMU Global Initialization .....	158
1-20.	MMU_REVISION .....	161
1-21.	MMU_SYSCONFIG .....	162
1-22.	MMU_SYSSTATUS .....	163
1-23.	MMU_IRQSTATUS .....	164
1-24.	MMU_IRQENABLE .....	165
1-25.	MMU_WALKING_ST .....	166
1-26.	MMU_CNTL .....	166
1-27.	MMU_FAULT_AD.....	167
1-28.	MMU_TTB .....	167
1-29.	MMU_LOCK .....	167
1-30.	MMU_LD_TLB .....	168
1-31.	MMU_CAM .....	168
1-32.	MMU_RAM .....	169
1-33.	MMU_GFLUSH .....	169
1-34.	MMU_FLUSH_ENTRY .....	170
1-35.	MMU_READ_CAM .....	170
1-36.	MMU_READ_RAM .....	171
1-37.	MMU_EMU_FAULT_AD .....	172
1-38.	MMU_FAULT_PC.....	173
1-39.	IPC Overview Diagram.....	178
1-40.	System IPCs.....	179
1-41.	System Mailbox Integration.....	182
1-42.	Mailbox Block Diagram.....	184
1-43.	Revision Register (MAILBOX_REVISION) .....	192
1-44.	System Configuration Register (MAILBOX_SYSCONFIG).....	192
1-45.	Message Register (MAILBOX_MESSAGE_m) .....	193
1-46.	FIFO Status Register (MAILBOX_FIFOSTATUS_m) .....	193
1-47.	Message Status Register (MAILBOX_MSGSTATUS_m) .....	194



1-48.	IRQ RAW Status Register (MAILBOX_IRQSTATUS_RAW_u) .....	195
1-49.	IRQ Clear Status Register (MAILBOX_IRQSTATUS_CLR_u) .....	199
1-50.	IRQ Enable Set Register (MAILBOX_IRQENABLE_SET_u) .....	203
1-51.	IRQ Enable Clear Register (MAILBOX_IRQENABLE_CLR_u) .....	207
1-52.	Spinlock Module .....	211
1-53.	Spinlock Integration.....	212
1-54.	SPINLOCK_LOCK_REG_i Register State Diagram .....	214
1-55.	Take and Release Spinlock .....	216
1-56.	Revision Register (SPINLOCK_REV) .....	217
1-57.	System Configuration Register (SPINLOCK_SYS_CFG) .....	218
1-58.	System Status Register (SPINLOCK_SYSSTAT) .....	219
1-59.	Lock Register (SPINLOCK_LOCK_REG_i) .....	220
1-60.	ELM Integration .....	222
1-61.	ELM Revision Register (ELM_REVISION) .....	234
1-62.	ELM System Configuration Register (ELM_SYSCONFIG).....	234
1-63.	ELM System Status Register (ELM_SYSSTATUS) .....	235
1-64.	ELM Interrupt Status Register (ELM_IRQSTATUS) .....	236
1-65.	ELM Interrupt Enable Register (ELM_IRQENABLE).....	238
1-66.	ELM Location Configuration Register (ELM_LOCATION_CONFIG).....	239
1-67.	ELM Page Definition Register (ELM_PAGE_CTRL) .....	240
1-68.	ELM_SYNDROME_FRAGMENT_0_i Register .....	241
1-69.	ELM_SYNDROME_FRAGMENT_1_i Register .....	241
1-70.	ELM_SYNDROME_FRAGMENT_2_i Register .....	241
1-71.	ELM_SYNDROME_FRAGMENT_3_i Register .....	242
1-72.	ELM_SYNDROME_FRAGMENT_4_i Register .....	242
1-73.	ELM_SYNDROME_FRAGMENT_5_i Register .....	243
1-74.	ELM_SYNDROME_FRAGMENT_6_i Register .....	243
1-75.	ELM_LOCATION_STATUS_i Register .....	244
1-76.	ELM_ERROR_LOCATION_0-15_i Registers .....	245
1-77.	Interrupt Controllers in the Device .....	246
1-78.	System Interconnect.....	248
2-1.	Functional and Interface Clocks .....	255
2-2.	Generic Clock Domain .....	258
2-3.	Clock Domain State Transitions .....	259
2-4.	Power Domain Block Diagram .....	260
2-5.	Clock Structure.....	265
2-6.	Main PLL Clock Structure.....	267
2-7.	USB PLL Clock Structure.....	268
2-8.	: DDR PLL Clock Structure .....	269
2-9.	SERDES and Ethernet Clock Structure.....	270
2-10.	Video Clock Structure .....	271
2-11.	Audio Clock Structure .....	273
2-12.	Timer Clock Structure .....	275
2-13.	Watchdog and Sync Timer Clock Structure .....	275
2-14.	Device Clocking External Clock Sources .....	277
2-15.	Clock Output Pin Options .....	278
2-16.	Oscillator Connection.....	279
2-17.	DPLLs Clocks Structure .....	280
2-18.	DPLLJ Basic Structure .....	283



2-19.	MPU SS POR Sequence .....	295
2-20.	MPU Warm Reset Sequence .....	296
2-21.	POR Sequence of the HDVICP2 .....	297
2-22.	Software Warm Reset Sequence of the HDVICP .....	298
2-23.	Media Controller Power-On Reset Sequence .....	299
2-24.	Media Controller MPU Subsystem Software Warm Reset Sequence .....	300
2-25.	CONTROL_REVISION Register .....	308
2-26.	CONTROL_HWINFO Register .....	309
2-27.	CONTROL_SYSCONFIG Register .....	310
2-28.	PLLSS_MMR_LOCK Register .....	311
2-29.	MPUPLL_PWRCTRL Register .....	312
2-30.	MPUPLL_CLKCTRL Register .....	313
2-31.	MPUPLL_TENABLE Register .....	315
2-32.	MPUPLL_TENABLEDIV Register .....	316
2-33.	MPUPLL_M2NDIV Register .....	317
2-34.	MPUPLL_MN2DIV Register .....	318
2-35.	MPUPLL_FRACDIV Register .....	319
2-36.	MPUPLL_BWCTRL Register .....	320
2-37.	MPUPLL_FRACCTRL Register .....	321
2-38.	MPUPLL_STATUS Register .....	322
2-39.	MPUPLL_M3DIV Register .....	323
2-40.	MPUPLL_RAMPCTRL Register .....	324
2-41.	HDVICPPLL_PWRCTRL Register .....	325
2-42.	HDVICPPLL_CLKCTRL Register .....	326
2-43.	HDVICPPLL_TENABLE Register .....	328
2-44.	HDVICPPLL_TENABLEDIV Register .....	329
2-45.	HDVICPPLL_M2NDIV Register .....	330
2-46.	HDVICPPLL_MN2DIV Register .....	331
2-47.	HDVICPPLL_FRACDIV Register .....	332
2-48.	HDVICPPLL_BWCTRL Register .....	333
2-49.	HDVICPPLL_FRACCTRL Register .....	334
2-50.	HDVICPPLL_STATUS Register .....	335
2-51.	L3PLL_PWRCTRL Register .....	337
2-52.	L3PLL_CLKCTRL Register .....	338
2-53.	L3PLL_TENABLE Register .....	340
2-54.	L3PLL_TENABLEDIV Register .....	341
2-55.	L3PLL_M2NDIV Register .....	342
2-56.	L3PLL_MN2DIV Register .....	343
2-57.	L3PLL_FRACDIV Register .....	344
2-58.	L3PLL_BWCTRL Register .....	345
2-59.	L3PLL_FRACCTRL Register .....	346
2-60.	L3PLL_STATUS Register .....	347
2-61.	ISPPLL_PWRCTRL Register .....	349
2-62.	ISPPLL_CLKCTRL Register .....	350
2-63.	ISPPLL_TENABLE Register .....	352
2-64.	ISPPLL_TENABLEDIV Register .....	353
2-65.	ISPPLL_M2NDIV Register .....	354
2-66.	ISPPLL_MN2DIV Register .....	355
2-67.	ISPPLL_FRACDIV Register .....	356

2-68.	ISPPLL_BWCTRL Register .....	357
2-69.	ISPPLL_FRACCTRL Register .....	358
2-70.	ISPPLL_STATUS Register .....	359
2-71.	DSSPLL_PWRCTRL Register .....	361
2-72.	DSSPLL_CLKCTRL Register .....	362
2-73.	DSSPLL_TENABLE Register .....	364
2-74.	DSSPLL_TENABLEDIV Register .....	365
2-75.	DSSPLL_M2NDIV Register .....	366
2-76.	DSSPLL_MN2DIV Register .....	367
2-77.	DSSPLL_FRACDIV Register .....	368
2-78.	DSSPLL_BWCTRL Register .....	369
2-79.	DSSPLL_FRACCTRL Register .....	370
2-80.	DSSPLL_STATUS Register .....	371
2-81.	VIDEO0PLL_PWRCTRL Register .....	373
2-82.	VIDEO0PLL_CLKCTRL Register .....	374
2-83.	VIDEO0PLL_TENABLE Register .....	376
2-84.	VIDEO0PLL_TENABLEDIV Register .....	377
2-85.	VIDEO0PLL_M2NDIV Register .....	378
2-86.	VIDEO0PLL_MN2DIV Register .....	379
2-87.	VIDEO0PLL_FRACDIV Register .....	380
2-88.	VIDEO0PLL_BWCTRL Register .....	381
2-89.	VIDEO0PLL_FRACCTRL Register .....	382
2-90.	VIDEO0PLL_STATUS Register .....	383
2-91.	VIDEO1PLL_PWRCTRL Register .....	385
2-92.	VIDEO1PLL_CLKCTRL Register .....	386
2-93.	VIDEO1PLL_TENABLE Register .....	388
2-94.	VIDEO1PLL_TENABLEDIV Register .....	389
2-95.	VIDEO1PLL_M2NDIV Register .....	390
2-96.	VIDEO1PLL_MN2DIV Register .....	391
2-97.	VIDEO1PLL_FRACDIV Register .....	392
2-98.	VIDEO1PLL_BWCTRL Register .....	393
2-99.	VIDEO1PLL_FRACCTRL Register .....	394
2-100.	VIDEO1PLL_STATUS Register .....	395
2-101.	HDMIPLL_PWRCTRL Register .....	397
2-102.	HDMIPLL_CLKCTRL Register .....	398
2-103.	HDMIPLL_TENABLE Register .....	400
2-104.	HDMIPLL_TENABLEDIV Register .....	401
2-105.	HDMIPLL_M2NDIV Register .....	402
2-106.	HDMIPLL_MN2DIV Register .....	403
2-107.	HDMIPLL_FRACDIV Register .....	404
2-108.	HDMIPLL_BWCTRL Register .....	405
2-109.	HDMIPLL_FRACCTRL Register .....	406
2-110.	HDMIPLL_STATUS Register .....	407
2-111.	AUDIOPLL_PWRCTRL Register .....	409
2-112.	AUDIOPLL_CLKCTRL Register .....	410
2-113.	AUDIOPLL_TENABLE Register .....	412
2-114.	AUDIOPLL_TENABLEDIV Register .....	413
2-115.	AUDIOPLL_M2NDIV Register .....	414
2-116.	AUDIOPLL_MN2DIV Register .....	415

2-117. AUDIOPLL_FRACDIV Register .....	416
2-118. AUDIOPLL_BWCTRL Register .....	417
2-119. AUDIOPLL_FRACCTRL Register .....	418
2-120. AUDIOPLL_STATUS Register .....	419
2-121. USBPLL_PWRCTRL Register .....	421
2-122. USBPLL_CLKCTRL Register .....	422
2-123. USBPLL_TENABLE Register .....	424
2-124. USBPLL_TENABLEDIV Register.....	425
2-125. USBPLL_M2NDIV Register .....	426
2-126. USBPLL_MN2DIV Register .....	427
2-127. USBPLL_FRACDIV Register.....	428
2-128. USBPLL_BWCTRL Register .....	429
2-129. USBPLL_FRACCTRL Register .....	430
2-130. USBPLL_STATUS Register .....	431
2-131. DDRPLL_PWRCTRL Register .....	433
2-132. DDRPLL_CLKCTRL Register .....	434
2-133. DDRPLL_TENABLE Register .....	436
2-134. DDRPLL_TENABLEDIV Register .....	437
2-135. DDRPLL_M2NDIV Register .....	438
2-136. DDRPLL_MN2DIV Register .....	439
2-137. DDRPLL_FRACDIV Register .....	440
2-138. DDRPLL_BWCTRL Register .....	441
2-139. DDRPLL_FRACCTRL Register .....	442
2-140. DDRPLL_STATUS Register.....	443
2-141. OSC_SRC Register .....	445
2-142. MPU_CLKSRC Register .....	447
2-143. VIDEO_PLL_CLKSRC Register .....	448
2-144. ATL_CLKSRC Register .....	449
2-145. McASP_AHCLK_CLKSRC Register .....	450
2-146. HDMI_I2S_CLKSRC Register.....	452
2-147. DMTIMER_CLKSRC Register .....	453
2-148. CLKOUT_MUX Register .....	455
2-149. RMII_REFCLK_SRC Register .....	456
2-150. SECSS_CLK_SRC Register .....	457
2-151. SYSCLK18_CLKSRC Register .....	458
2-152. WDT0_CLKSRC Register .....	459
2-153. DMTIMER_CLK_CHANGE Register .....	460
2-154. DEEPSLEEP_CTRL Register .....	462
2-155. DEEPSLEEP_STATUS Register .....	463
2-156. PRM_RSTCTRL Register .....	464
2-157. PRM_RSTTIME Register .....	465
2-158. PRM_RSTST Register .....	466
2-159. CM_CLKOUT_CTRL Register .....	467
2-160. REVISION_PRM Register .....	468
2-161. CM_SYSCLK3_CLKSEL Register.....	470
2-162. CM_SYSCLK10_CLKSEL Register .....	471
2-163. CM_VPB3_CLKSEL Register .....	472
2-164. CM_VPC1_CLKSEL Register .....	473
2-165. CM_VPD1_CLKSEL Register.....	474

2-166. CM_SYSCLK19_CLKSEL Register .....	475
2-167. CM_SYSCLK20_CLKSEL Register .....	476
2-168. CM_SYSCLK21_CLKSEL Register .....	477
2-169. CM_SYSCLK22_CLKSEL Register .....	478
2-170. CM_APA_CLKSEL Register .....	479
2-171. CM_SYSCLK18_CLKSEL Register .....	480
2-172. CM_AUDIOCLK_MCASP0_CLKSEL Register .....	481
2-173. CM_AUDIOCLK_MCASP1_CLKSEL Register .....	482
2-174. CM_TIMER1_CLKSEL Register .....	483
2-175. CM_TIMER2_CLKSEL Register .....	484
2-176. CM_TIMER3_CLKSEL Register .....	485
2-177. CM_TIMER4_CLKSEL Register .....	486
2-178. CM_TIMER5_CLKSEL Register .....	487
2-179. CM_TIMER6_CLKSEL Register .....	488
2-180. CM_TIMER7_CLKSEL Register .....	489
2-181. CM_HDMI_CLKSEL Register .....	490
2-182. CM_SYSCLK23_CLKSEL Register .....	491
2-183. CM_DEFAULT_PCI_CLKSTCTRL Register .....	493
2-184. CM_DEFAULT_EMIF_0_CLKCTRL Register .....	494
2-185. CM_DEFAULT_DMM_CLKCTRL Register .....	495
2-186. CM_DEFAULT_FW_CLKCTRL Register .....	496
2-187. CM_DEFAULT_USB_CLKCTRL Register .....	497
2-188. CM_DEFAULT_SATA0_CLKCTRL Register .....	498
2-189. CM_DEFAULT_PCI_CLKCTRL Register .....	499
2-190. CM_HDVICP_CLKSTCTRL Register .....	500
2-191. CM_HDVICP_CLKCTRL Register .....	501
2-192. CM_HDVICP_SL2_CLKCTRL Register .....	502
2-193. CM_ISP_CLKSTCTRL Register .....	503
2-194. CM_ISP_ISP_CLKCTRL Register .....	504
2-195. CM_ISP_FDIF_CLKCTRL Register .....	505
2-196. CM_DSS_CLKSTCTRL Register .....	506
2-197. CM_DSS_CLKCTRL Register .....	507
2-198. CM_DSS_HDMI_CLKCTRL Register .....	508
2-199. PM_DEFAULT_PWRSTCTRL Register .....	509
2-200. RM_DEFAULT_RSTCTRL Register .....	510
2-201. RM_DEFAULT_RSTST Register .....	511
2-202. PM_HDVICP_PWRSTCTRL Register .....	513
2-203. PM_HDVICP_PWRSTST Register .....	514
2-204. RM_HDVICP_RSTCTRL Register .....	515
2-205. RM_HDVICP_RSTST Register .....	516
2-206. PM_ISP_PWRSTCTRL Register .....	517
2-207. PM_ISP_PWRSTST Register .....	518
2-208. RM_ISP_RSTCTRL Register .....	519
2-209. RM_ISP_RSTST Register .....	520
2-210. PM_DSS_PWRSTCTRL Register .....	521
2-211. PM_DSS_PWRSTST Register .....	522
2-212. RM_DSS_RSTCTRL Register .....	523
2-213. RM_DSS_RSTST Register .....	524
2-214. CM_ALWON_L3_SLOW_CLKSTCTRL Register .....	527

2-215. CM_ETHERNET_CLKSTCTRL Register .....	529
2-216. CM_ALWON_L3_MED_CLKSTCTRL Register.....	530
2-217. CM_MMU_CLKSTCTRL Register .....	531
2-218. CM_MMUCFG_CLKSTCTRL Register .....	532
2-219. CM_ALWON_OCMC_0_CLKSTCTRL Register .....	533
2-220. CM_ALWON_MPU_CLKSTCTRL Register .....	534
2-221. CM_ALWON_SYSCLK4_CLKSTCTRL Register .....	535
2-222. CM_ALWON_SYSCLK5_CLKSTCTRL Register .....	536
2-223. CM_ALWON_SYSCLK6_CLKSTCTRL Register .....	537
2-224. CM_ALWON_RTC_CLKSTCTRL Register.....	538
2-225. CM_ALWON_L3_FAST_CLKSTCTRL Register.....	539
2-226. CM_ALWON_MCASP0_CLKCTRL Register .....	540
2-227. CM_ALWON_MCASP1_CLKCTRL Register .....	541
2-228. CM_ALWON_UART_0_CLKCTRL Register .....	542
2-229. CM_ALWON_UART_1_CLKCTRL Register .....	543
2-230. CM_ALWON_UART_2_CLKCTRL Register .....	544
2-231. CM_ALWON_GPIO_0_CLKCTRL Register .....	545
2-232. CM_ALWON_GPIO_1_CLKCTRL Register.....	546
2-233. CM_ALWON_I2C_0_CLKCTRL Register .....	547
2-234. CM_ALWON_I2C_1_CLKCTRL Register .....	548
2-235. CM_ALWON_ATL_CLKCTRL Register.....	549
2-236. CM_ALWON_TIMER_4_CLKCTRL Register .....	550
2-237. CM_ALWON_UART_3_CLKCTRL Register .....	551
2-238. CM_ALWON_UART_4_CLKCTRL Register .....	552
2-239. CM_ALWON_UART_5_CLKCTRL Register .....	553
2-240. CM_ALWON_WDTIMER_CLKCTRL Register.....	554
2-241. CM_ALWON_SPI_CLKCTRL Register .....	555
2-242. CM_ALWON_MAILBOX_CLKCTRL Register.....	556
2-243. CM_ALWON_SPINBOX_CLKCTRL Register.....	557
2-244. CM_ALWON_MMUDATA_CLKCTRL Register .....	558
2-245. CM_ALWON_MMUCFG_CLKCTRL Register .....	559
2-246. CM_ALWON_SDIO_CLKCTRL Register .....	560
2-247. CM_ALWON_OCMC_0_CLKCTRL Register .....	561
2-248. CM_ALWON_RESERVED1 Register .....	562
2-249. CM_ALWON_RESERVED2 Register .....	563
2-250. CM_ALWON_CONTROL_CLKCTRL Register .....	564
2-251. CM_ALWON_SECSS_CLKCTRL Register .....	565
2-252. CM_ALWON_GPMC_CLKCTRL Register .....	566
2-253. CM_ALWON_ETHERNET_0_CLKCTRL Register .....	567
2-254. CM_ALWON_ETHERNET_1_CLKCTRL Register .....	568
2-255. CM_ALWON_MPU_CLKCTRL Register.....	569
2-256. CM_ALWON_DEBUGSS_CLKCTRL Register .....	570
2-257. CM_ALWON_L3_CLKCTRL Register.....	572
2-258. CM_ALWON_L4HS_CLKCTRL Register.....	573
2-259. CM_ALWON_L4LS_CLKCTRL Register .....	574
2-260. CM_ALWON_RTC_CLKCTRL Register .....	575
2-261. CM_ALWON_TPCC_CLKCTRL Register .....	576
2-262. CM_ALWON_TPTC0_CLKCTRL Register .....	577
2-263. CM_ALWON_TPTC1_CLKCTRL Register .....	578

2-264. CM_ALWON_TPTC2_CLKCTRL Register .....	579
2-265. CM_ALWON_TPTC3_CLKCTRL Register .....	580
2-266. CM_ALWON_SR_0_CLKCTRL Register .....	581
2-267. CM_ALWON_SR_1_CLKCTRL Register .....	582
2-268. CM_ALWON_SR_2_CLKCTRL Register .....	583
2-269. CM_ALWON_SR_3_CLKCTRL Register .....	584
2-270. CM_ALWON_DCAN_0_1_CLKCTRL Register .....	585
2-271. CM_ALWON_MMCHS_0_CLKCTRL Register .....	586
2-272. CM_ALWON_MMCHS_1_CLKCTRL Register .....	587
2-273. CM_ALWON_MMCHS_2_CLKCTRL Register .....	588
2-274. CM_ALWON_CUST_EFUSE_CLKCTRL Register .....	589
2-275. RM_ALWON_RSTST Register .....	590
3-1. MMR_LOCKx Transition from LOCKED/UNLOCKED State .....	593
3-2. CONTROL_REVISION Register .....	598
3-3. CONTROL_HWINFO Register .....	599
3-4. CONTROL_SYSCONFIG Register .....	600
3-5. CONTROL_STATUS Register .....	601
3-6. BOOTSTAT Register .....	603
3-7. MMR_LOCK0 Register .....	604
3-8. MMR_LOCK1 Register .....	605
3-9. MMR_LOCK2 Register .....	606
3-10. MMR_LOCK3 Register .....	607
3-11. MMR_LOCK4 Register .....	608
3-12. CONTROL_SEC_CTL Register .....	609
3-13. DEVOSC Register .....	610
3-14. AUXOSC Register .....	611
3-15. PCIE_CFG Register .....	612
3-16. DEVICE_ID Register .....	613
3-17. DEV_FEATURE Register .....	614
3-18. INIT_PRIORITY_0 Register .....	616
3-19. INIT_PRIORITY_1 Register .....	617
3-20. MMU_CFG Register .....	618
3-21. TPTC_CFG Register .....	619
3-22. USB_CTRL0 Register .....	620
3-23. USB_STS0 Register .....	622
3-24. USB_CTRL1 Register .....	623
3-25. USB_STS1 Register .....	625
3-26. MAC_ID0_LO Register .....	626
3-27. MAC_ID0_HI Register .....	627
3-28. MAC_ID1_LO Register .....	628
3-29. MAC_ID1_HI Register .....	629
3-30. SW_REVISION Register .....	630
3-31. DCAN_RAMINIT Register .....	631
3-32. GMII_SEL Register .....	632
3-33. OCMEM_PWRDN Register .....	633
3-34. MEDIA_CONTROLLER_MEM_PWRDN Register .....	634
3-35. PWMSS_CTRL Register .....	635
3-36. SD_DAC_CTRL Register .....	636
3-37. SD_DAC0_CAL Register .....	638

3-38.	SD_DAC1_CAL Register .....	639
3-39.	SD_DAC0_REGCTRL Register.....	640
3-40.	SD_DAC0_REGSTATUS Register .....	641
3-41.	SD_DAC1_REGCTRL Register.....	642
3-42.	SD_DAC1_REGSTATUS Register .....	643
3-43.	EMIF_CLK_GATE Register .....	644
3-44.	CONTROL_CAMERA_RX Register .....	645
3-45.	SMRT_CTRL Register .....	647
3-46.	MPU_HW_DBG_SEL Register .....	648
3-47.	MPU_HW_DBG_INFO Register .....	649
3-48.	PRCM_DEBUG_ALWON_DEFAULT Register .....	650
3-49.	PRCM_DEBUG_PD_DOMAIN_STATUS Register.....	652
3-50.	PCIE_PLLCFG0 Register.....	654
3-51.	PCIE_PLLCFG1 Register.....	656
3-52.	PCIE_PLLCFG2 Register.....	657
3-53.	PCIE_PLLCFG3 Register.....	658
3-54.	PCIE_PLLCFG4 Register.....	660
3-55.	PCIE_PLLSTATUS Register .....	661
3-56.	PCIE_RXSTATUS Register .....	662
3-57.	PCIE_TXSTATUS Register.....	663
3-58.	SATA_PLLCFG0 Register .....	664
3-59.	SATA_PLLCFG1 Register .....	665
3-60.	SATA_PLLCFG2 Register.....	666
3-61.	SATA_PLLCFG3 Register.....	667
3-62.	SATA_PLLCFG4 Register .....	669
3-63.	SATA_PLLSTATUS Register .....	670
3-64.	SATA_RXSTATUS Register .....	671
3-65.	SATA_TXSTATUS Register.....	672
3-66.	SATA_TESTCFG Register .....	673
3-67.	VDD_MPU_OPP_050 Register .....	674
3-68.	VDD_MPU_OPP_100 Register .....	675
3-69.	VDD_MPU_OPP_120 Register .....	676
3-70.	VDD_MPU_OPP_166 Register .....	677
3-71.	VDD_HDVICP_OPP_050 Register.....	678
3-72.	VDD_HDVICP_OPP_100 Register.....	679
3-73.	VDD_HDVICP_OPP_120 Register .....	680
3-74.	VDD_HDVICP_OPP_166 Register.....	681
3-75.	VDD_CORE_OPP_050 Register .....	682
3-76.	VDD_CORE_OPP_100 Register .....	683
3-77.	VDD_CORE_OPP_120 Register .....	684
3-78.	VDD_CORE_OPP_166 Register .....	685
3-79.	BB_SCALE Register .....	686
3-80.	USB_VID_PID Register .....	687
3-81.	PCIE_VID_PID Register .....	688
3-82.	PINCTRL Register.....	689
3-83.	CQDETECT_STATUS Register .....	690
3-84.	DDR0_IO_CTRL Register .....	691
3-85.	DDR1_IO_CTRL Register .....	692
3-86.	DDR_VTP_CTRL_0 Register .....	693



3-87.	DDR_VTP_CTRL_1 Register .....	694
3-88.	VREF_CTRL Register .....	695
3-89.	SERDES_REFCLK_CTL Register .....	696
3-90.	Media_Controller_INTMUX_0_3 Register .....	697
3-91.	Media_Controller_INTMUX_4_7 Register .....	698
3-92.	Media_Controller_INTMUX_8_11 Register .....	699
3-93.	Media_Controller_INTMUX_12_15 Register .....	700
3-94.	Media_Controller_INTMUX_16_19 Register .....	701
3-95.	Media_Controller_INTMUX_20_23 Register .....	702
3-96.	Media_Controller_INTMUX_24_27 Register .....	703
3-97.	Media_Controller_INTMUX_28_31 Register .....	704
3-98.	Media_Controller_INTMUX_32_35 Register .....	705
3-99.	Media_Controller_INTMUX_36_39 Register .....	706
3-100.	Media_Controller_INTMUX_40_43 Register .....	707
3-101.	Media_Controller_INTMUX_44_47 Register .....	708
3-102.	Media_Controller_INTMUX_48_51 Register .....	709
3-103.	Media_Controller_INTMUX_52_55 Register .....	710
3-104.	Media_Controller_INTMUX_56 Register .....	711
3-105.	EDMA3CC_EVTMUX_0_3 Register .....	712
3-106.	EDMA3CC_EVTMUX_4_7 Register .....	713
3-107.	EDMA3CC_EVTMUX_8_11 Register .....	714
3-108.	EDMA3CC_EVTMUX_12_15 Register .....	715
3-109.	EDMA3CC_EVTMUX_16_19 Register .....	716
3-110.	EDMA3CC_EVTMUX_20_23 Register .....	717
3-111.	EDMA3CC_EVTMUX_24_27 Register .....	718
3-112.	EDMA3CC_EVTMUX_28_31 Register .....	719
3-113.	EDMA3CC_EVTMUX_32_35 Register .....	720
3-114.	EDMA3CC_EVTMUX_36_39 Register .....	721
3-115.	EDMA3CC_EVTMUX_40_43 Register .....	722
3-116.	EDMA3CC_EVTMUX_44_47 Register .....	723
3-117.	EDMA3CC_EVTMUX_48_51 Register .....	724
3-118.	EDMA3CC_EVTMUX_52_55 Register .....	725
3-119.	EDMA3CC_EVTMUX_56_59 Register .....	726
3-120.	EDMA3CC_EVTMUX_60_63 Register .....	727
3-121.	TIMER_EVTCAPT Register .....	728
3-122.	GPIO_MUX Register .....	729
3-123.	ECAP_EVT_CAPT Register .....	730
3-124.	RESET_ISO Register .....	731
3-125.	HDMI_PHY_CTRL Register .....	732
3-126.	DCAN_RX_CNTRL Register .....	733
3-127.	SMA1 Register .....	734
3-128.	RTC_IDLE Register .....	735
3-129.	MPU_INTMUX_11_8 Register .....	736
3-130.	MPU_INTMUX_15_12 Register .....	737
3-131.	MPU_INTMUX_19_16 Register .....	738
3-132.	MPU_INTMUX_23_20 Register .....	739
3-133.	MPU_INTMUX_27_24 Register .....	740
3-134.	MPU_INTMUX_31_28 Register .....	741
3-135.	MPU_INTMUX_35_32 Register .....	742



3-136. MPU_INTMUX_39_36 Register.....	743
3-137. MPU_INTMUX_43_40 Register.....	744
3-138. MPU_INTMUX_47_44 Register.....	745
3-139. MPU_INTMUX_51_48 Register.....	746
3-140. MPU_INTMUX_55_52 Register.....	747
3-141. MPU_INTMUX_59_56 Register.....	748
3-142. MPU_INTMUX_63_60 Register.....	749
3-143. MPU_INTMUX_67_64 Register.....	750
3-144. MPU_INTMUX_71_68 Register.....	751
3-145. MPU_INTMUX_75_72 Register.....	752
3-146. MPU_INTMUX_79_76 Register.....	753
3-147. MPU_INTMUX_83_80 Register.....	754
3-148. MPU_INTMUX_87_84 Register.....	755
3-149. MPU_INTMUX_91_88 Register.....	756
3-150. MPU_INTMUX_95_92 Register.....	757
3-151. MPU_INTMUX_99_96 Register.....	758
3-152. MPU_INTMUX_103_100 Register.....	759
3-153. MPU_INTMUX_107_104 Register.....	760
3-154. MPU_INTMUX_111_108 Register.....	761
3-155. MPU_INTMUX_115_112 Register.....	762
3-156. MPU_INTMUX_119_116 Register.....	763
3-157. MPU_INTMUX_123_120 Register.....	764
3-158. MPU_INTMUX_127_124 Register.....	765
3-159. INITIATOR_PRIO_0 Register .....	766
3-160. INITIATOR_PRIO_1 Register .....	767
3-161. INITIATOR_PRIO_2 Register .....	768
3-162. INITIATOR_PRIO_3 Register .....	769
3-163. INITIATOR_PRIO_4 Register .....	770
3-164. DEV_FEATURE_2 Register .....	771
3-165. DMAOBS Register.....	772
3-166. INTOBS Register .....	773
3-167. DTC0_CTRL Register .....	774
3-168. DTC1_CTRL Register .....	776
3-169. DTC0_LOAD0 Register .....	778
3-170. DTC0_LOAD1 Register .....	779
3-171. DTC0_LOAD2 Register .....	780
3-172. DTC0_LOAD3 Register .....	781
3-173. DTC1_LOAD0 Register .....	782
3-174. DTC1_LOAD1 Register .....	783
3-175. DTC1_LOAD2 Register .....	784
3-176. DTC1_LOAD3 Register .....	785
3-177. PRUSS_INTMUX_35_32 Register .....	786
3-178. PRUSS_INTMUX_39_36 Register .....	787
3-179. PRUSS_INTMUX_43_40 Register .....	788
3-180. PRUSS_INTMUX_47_44 Register .....	789
3-181. PRUSS_INTMUX_51_48 Register .....	790
3-182. PRUSS_INTMUX_55_52 Register .....	791
3-183. PRUSS_INTMUX_59_56 Register .....	792
3-184. PRUSS_INTMUX_63_60 Register .....	793

3-185. CHIP_HW_DBG_SEL Register .....	794
4-1. ROM Code Architecture.....	798
4-2. ROM Code Boot Procedure .....	799
4-3. ROM Memory Map .....	800
4-4. Public RAM Memory Map.....	802
4-5. ROM Code Start-up Sequence .....	804
4-6. ROM Code Booting Procedure.....	806
4-7. Fast External Boot .....	808
4-8. Memory Booting.....	809
4-9. GPMC XIP Timings.....	811
4-10. Image Shadowing on the Device .....	813
4-11. GPMC NAND Timings .....	814
4-12. NAND Device Detection .....	819
4-13. NAND Invalid Blocks Detection .....	820
4-14. NAND Read Sector Procedure.....	821
4-15. ECC Data Mapping for 2KB Page and 8b BCH Encoding .....	822
4-16. ECC Data Mapping for 4KB Page and 16b BCH Encoding.....	823
4-17. MMC/SD Booting .....	825
4-18. MMC/SD Detection Procedure .....	826
4-19. MMC/SD Booting, Get Booting File .....	828
4-20. MBR Detection Procedure.....	830
4-21. MBR, Get Partition.....	831
4-22. Peripheral Booting Procedure.....	838
4-23. PCIe Peripheral Booting Procedure .....	841
4-24. Image Formats .....	843
5-1. DCAN Block Diagram .....	851
5-2. CAN Module General Initialization Flow .....	852
5-3. CAN Bit-Timing Configuration.....	853
5-4. CAN Core in Silent Mode .....	856
5-5. CAN Core in Loopback Mode .....	856
5-6. CAN Core in External Loopback Mode .....	857
5-7. CAN Core in Loop Back Combined With Silent Mode .....	858
5-8. CAN Interrupt Topology 1 .....	860
5-9. CAN Interrupt Topology 2 .....	860
5-10. Local Power-Down Mode Flow Diagram.....	862
5-11. CPU Handling of a FIFO Buffer (Interrupt Driven).....	871
5-12. Bit Timing .....	872
5-13. The Propagation Time Segment.....	873
5-14. Synchronization on Late and Early Edges .....	875
5-15. Filtering of Short Dominant Spikes .....	876
5-16. Structure of the CAN Core's CAN Protocol Controller .....	877
5-17. Data Transfer Between IF1/IF2 Registers and Message RAM .....	881
5-18. CAN Control Register (DCAN CTL) .....	889
5-19. Error and Status Register (DCAN ES) .....	891
5-20. Parity Error End of Interrupt Register (PARITYERR_EOI) .....	891
5-21. Error Counter Register (DCAN ERRC) .....	893
5-22. Bit Timing Register (DCAN BTR) .....	894
5-23. Interrupt Register (DCAN INT) .....	895
5-24. Test Register (DCAN TEST) .....	896

5-25.	Parity Error Code Register (DCAN PERR) .....	897
5-26.	Auto-Bus-On Time Register (DCAN ABOTR) .....	898
5-27.	Transmission Request X Register (DCAN TXRQ X) .....	899
5-28.	Transmission Request X Register (DCAN TXRQ X) .....	901
5-29.	Interrupt Pending X Register (DCAN INTPND X) .....	903
5-30.	Message Valid X Register (DCAN MSGVAL X) .....	905
5-31.	IF1 Command Registers (DCAN IF1CMD) .....	908
5-32.	IF2 Command Registers (DCAN IF2CMD) .....	908
5-33.	IF1 Mask Register (DCAN IF1MSK) .....	911
5-34.	IF2 Mask Register (DCAN IF2MSK) .....	911
5-35.	IF1 Arbitration Register (DCAN IF1ARB) .....	912
5-36.	IF2 Arbitration Register (DCAN IF2ARB) .....	912
5-37.	IF1 Message Control Register (DCAN IF1MCTL) .....	914
5-38.	IF2 Message Control Register (DCAN IF2MCTL) .....	914
5-39.	IF1 Data A Register (DCAN IF1DATA) .....	916
5-40.	IF1 Data B Register (DCAN IF1DATA) .....	916
5-41.	IF2 Data A Register (DCAN IF2DATA) .....	916
5-42.	IF2 Data B Register (DCAN IF2DATA) .....	916
5-43.	IF3 Observation Register (DCAN IF3OBS).....	917
5-44.	IF3 Mask Register (DCAN IF3MSK) .....	919
5-45.	IF3 Arbitration Register (DCAN IF3ARB) .....	920
5-46.	IF3 Message Control Register (DCAN IF3MCTL) .....	921
5-47.	IF3 Data A Register (DCAN IF3DATA) .....	923
5-48.	IF3 Data A Register (DCAN IF3DATB) .....	923
5-49.	CAN TX I/O Control Register (DCAN TIOC) .....	925
5-50.	CAN RX IO control register (DCAN RIOC) .....	927
6-1.	DMM Integration .....	930
6-2.	DMM Block Diagram .....	931
6-3.	DMM Look-Up Table .....	935
6-4.	DMM PAT Direct Access Translation .....	935
6-5.	DMM PAT In-Direct Access Translation .....	936
6-6.	DMM Section and Memory Mapping .....	938
6-7.	128B and 256B Interleaving .....	939
6-8.	512KB and 1KB Interleaving .....	939
6-9.	Overview of Request Conversion.....	940
6-10.	Memory Map .....	941
6-11.	DMM Address Translations.....	943
6-12.	Image Stored in the Memory Linearly .....	944
6-13.	Image Stored in the Memory by TILER .....	945
6-14.	Address Space Structure for Tiled Modes.....	946
6-15.	4KB Page, 8-bit Mode .....	947
6-16.	4KB Page, 16-bit Mode .....	948
6-17.	4KB Page, 32-bit Mode .....	948
6-18.	Four 1KB Tiles in One 4KB Page .....	949
6-19.	8-bit Sub-tile .....	950
6-20.	16-bit Sub-tile.....	950
6-21.	32-bit Sub-tile.....	951
6-22.	Address Format .....	952
6-23.	TILER Object Containers and Views .....	953

6-24.	Using LUT to Translate Tiled Virtual Address to Physical SDRG Address .....	954
6-25.	Object Container Geometry with 4KB Pages .....	954
6-26.	TILER Page Mapping When Using 4KB Pages .....	955
6-27.	Isometric Transforms in the TILER Container .....	956
6-28.	Paged Mode Addressing.....	957
6-29.	Tiled Mode Addressing in 0° or 180° Orientations, (S = 0) .....	958
6-30.	Tiled Mode Addressing in 90° or 270° Orientations, (S = 1) .....	958
6-31.	Tiled Mode Ordering of Elements in Natural View .....	960
6-32.	Page Mode Ordering of Elements in Natural View .....	960
6-33.	Tiled Mode Ordering of Elements in 0° View with Vertical Mirror .....	961
6-34.	Page Mode Ordering of Elements in 0° View with Vertical Mirror.....	961
6-35.	Tiled Mode Ordering of Elements in 0° View with Horizontal Mirror .....	962
6-36.	Page Mode Ordering of Elements in 0° View with Horizontal Mirror.....	962
6-37.	Tiled Mode Ordering of Elements in 180° View .....	963
6-38.	Page Mode Ordering of Elements in 180° View .....	963
6-39.	Tiled Mode Ordering of Elements in 90° View with Vertical Mirror.....	964
6-40.	Page Mode Ordering of Elements in 90° View with Vertical Mirror .....	964
6-41.	Tiled Mode Ordering of Elements in 270° View .....	965
6-42.	Page Mode Ordering of Elements in 270° View .....	965
6-43.	Tiled Mode Ordering of Elements in 90° View .....	966
6-44.	Page Mode Ordering of Elements in 90° View.....	966
6-45.	Tiled Mode Ordering of Elements in 90° View with Horizontal Mirror.....	967
6-46.	Page Mode Ordering of Elements in 90° View with Horizontal Mirror .....	967
6-47.	Buffer Arrangement for HD Luma Buffers in 128MB 8-bit Mode Container.....	969
6-48.	Buffer Arrangement for HD Chroma Buffers in 128MB 16-bit Mode Container .....	970
6-49.	PAT Descriptor Node.....	971
6-50.	PAT Area Description .....	972
6-51.	DMM Simple Manual Area Refill.....	973
6-52.	DMM Single Auto-configured Area Refill .....	974
6-53.	DMM Chained Auto-configured Area Refill.....	975
6-54.	DMM Synchronised Auto-configured Area Refill.....	976
6-55.	DMM Cyclic Synchronised Auto-configured Area Refill.....	977
6-56.	DMM Section Use-Case 2.....	981
6-57.	DMM_REVISION Register.....	983
6-58.	DMM_SYSCONFIG Register.....	984
6-59.	DMM_LISA_LOCK Register .....	984
6-60.	DMM_LISA_MAP Registers .....	985
6-61.	DMM_TILER_OR Registers .....	986
6-62.	DMM_PAT_CONFIG Register .....	986
6-63.	DMM_PAT_VIEW Registers .....	987
6-64.	DMM_PAT_VIEW_MAP Registers .....	988
6-65.	DMM_PAT_VIEW_MAP_BASE Register.....	989
6-66.	DMM_PAT_IRQ_EOI Register.....	989
6-67.	DMM_PAT_IRQSTATUS_RAW Register .....	991
6-68.	DMM_PAT_IRQSTATUS Register .....	993
6-69.	DMM_PAT_IRQENABLE_SET Register.....	995
6-70.	DMM_PAT_IRQENABLE_CLR Register .....	997
6-71.	DMM_PAT_STATUS Registers.....	999
6-72.	DMM_PAT_DESCR Registers .....	1000

6-73.	DMM_PAT_AREA Registers.....	1000
6-74.	DMM_PAT_CTRL Registers.....	1001
6-75.	DMM_PAT_DATA Registers.....	1001
6-76.	DMM_PEG_PRIO Registers.....	1002
6-77.	DMM_PEG_PRIO_PAT Register .....	1002
7-1.	DDR Block Diagram.....	1005
7-2.	DDR2/3 Memory Controller Signals .....	1006
7-3.	DDR2/3 Subsystem Block Diagram.....	1008
7-4.	DDR2/3 Memory Controller FIFO Block Diagram.....	1009
7-5.	SDRAM Status Register (SDRSTAT) .....	1041
7-6.	SDRAM Configuration Register (SDRCR) .....	1042
7-7.	SDRAM Configuration Register 2 (SDRCR2) .....	1045
7-8.	SDRAM Refresh Control Register (SDRRCR) .....	1046
7-9.	SDRAM Refresh Control Shadow Register (SDRRCRCSR) .....	1047
7-10.	SDRAM Timing 1 Register (SDRTIM1).....	1048
7-11.	SDRAM Timing 1 Shadow Register (SDRTIM1SR) .....	1049
7-12.	SDRAM Timing 2 Register (SDRTIM2).....	1050
7-13.	SDRAM Timing 2 Shadow Register (SDRTIM2SR) .....	1051
7-14.	SDRAM Timing 3 Register (SDRTIM3).....	1052
7-15.	SDRAM Timing 3 Shadow Register (SDRTIM3SR) .....	1053
7-16.	Power Management Control Register (PMCR).....	1054
7-17.	Power Management Control Shadow Register (PMCSR) .....	1056
7-18.	Peripheral Bus Burst Priority Register (PBBPR) .....	1057
7-19.	Performance Counter 1 Register (PERF_CNT_1) .....	1057
7-20.	Performance Counter 2 Register (PERF_CNT_2) .....	1058
7-21.	Performance Counter Config Register (PERF_CNT_CFG) .....	1058
7-22.	Performance Counter Master Region Select Register (PERF_CNT_SEL) .....	1059
7-23.	End of Interrupt Register (EOI) .....	1059
7-24.	System OCP Interrupt RAW Status Register (SOIRSR).....	1060
7-25.	System OCP Interrupt Status Register (SOISR) .....	1060
7-26.	System OCP Interrupt Enable Set Register (SOIESR).....	1061
7-27.	System OCP Interrupt Enable Clear Register (SOIECR) .....	1061
7-28.	SDRAM Output Impedance Calibration Configuration Register (ZQCR) .....	1062
7-29.	Read Write Leveling Ramp Window Register (RDWR_LVL_RMP_WIN) .....	1062
7-30.	Read Write Leveling Ramp Control Register (RDWR_LVL_RMP_CTRL).....	1063
7-31.	Read-Write Leveling Control Register (RWLCR) .....	1064
7-32.	DDR PHY Control Register (DDRPHYCR) .....	1065
7-33.	DDR PHY Control Shadow Register (DDRPHYCSR) .....	1066
7-34.	Priority to Class of Service Mapping Register (PRI_COS_MAP) .....	1067
7-35.	Connection ID to Class of Service 1 Mapping Register(CONNID_COS_1_MAP).....	1068
7-36.	Connection ID to Class of Service 2 Mapping Register (CONNID_COS_2_MAP) .....	1069
7-37.	Read Write Execution Threshold Register (RD_WR_EXEC_THRSH).....	1070
7-38.	DDR PHY Command 0/1/2 Address/Command Slave Ratio Register (CMD0/1/2_REG_PHY_CTRL_SLAVE_RATIO_0) .....	1073
7-39.	DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register (CMD0/1/2_REG_PHY_DLL_LOCK_DIFF_0).....	1073
7-40.	DDR PHY Command 0/1/2 Invert Clockout Selection Register (CMD0/1/2_REG_PHY_INVERT_CLKOUT_0) .....	1074
7-41.	DDR PHY Data Macro 0/1/2/3 Read DQS Slave Ratio Register (DATA0/1/2/3_REG_PHY_RD_DQS_SLAVE_RATIO_0).....	1074

7-42.	DDR PHY Data Macro 0/1/2/3 Write Leveling Init Ratio Register (DATA0/1/2/3_REG_PHY_WRLVL_INIT_RATIO_0) .....	1076
7-43.	DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register (DATA0/1/2/3_REG_PHY_WRLVL_INIT_MODE_0) .....	1077
7-44.	DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register (DATA0_REG_PHY_GATELVL_INIT_RATIO_0) .....	1077
7-45.	DDR PHY Data Macro 0/1/2/3 DQS Gate Training Init Mode Ratio Selection Register (DATA0/1/2/3_REG_PHY_GATELVL_INIT_MODE_0) .....	1078
7-46.	DDR PHY Data Macro 0/1/2/3 DQS Gate Slave Ratio Register (DATA0/1/2/3_REG_PHY_FIFO_WE_SLAVE_RATIO_0) .....	1078
7-47.	DDR PHY Data Macro 0/1/2/3 Write Data Slave Ratio Register (DATA0/1/2/3_REG_PHY_WR_DATA_SLAVE_RATIO_0) .....	1079
7-48.	DDR PHY Data Macro 0/1/2/3 Delay Selection Register (DATA0/1/2/3_REG_PHY_USE_RANK0_DELAYS) .....	1080
7-49.	DDR PHY Data Macro 0/1/2/3 DLL Lock Difference Register (DATA0/1/2/3_REG_PHY_DLL_LOCK_DIFF_0) .....	1080
7-50.	EMIF0 Clock Gate Control Register .....	1081
7-51.	DDR Memory Controller0_IO Control Register (DDR0_IO_CTRL) .....	1082
7-52.	DDR VTP Control Register (DDR_VTP_CTRL_0) .....	1083
8-1.	EDMA3 Controller Block Diagram .....	1089
8-2.	EDMA3 Channel Controller (EDMA3CC) Block Diagram .....	1090
8-3.	EDMA3 Transfer Controller (EDMA3TC) Block Diagram .....	1091
8-4.	Definition of ACNT, BCNT, and CCNT .....	1092
8-5.	A-Synchronized Transfers (ACNT = n, BCNT = 4, CCNT = 3) .....	1093
8-6.	AB-Synchronized Transfers (ACNT = n, BCNT = 4, CCNT = 3) .....	1094
8-7.	PaRAM Set .....	1095
8-8.	Channel Options Parameter (OPT) .....	1097
8-9.	Linked Transfer .....	1104
8-10.	Link-to-Self Transfer .....	1105
8-11.	DMA Channel and QDMA Channel to PaRAM Mapping .....	1110
8-12.	QDMA Channel to PaRAM Mapping .....	1111
8-13.	Shadow Region Registers .....	1112
8-14.	Interrupt Diagram .....	1116
8-15.	Error Interrupt Operation .....	1119
8-16.	PaRAM Set Content for Proxy Memory Protection Example .....	1123
8-17.	Channel Options Parameter (OPT) Example .....	1123
8-18.	Proxy Memory Protection Example .....	1124
8-19.	EDMA3 Prioritization .....	1130
8-20.	Block Move Example .....	1132
8-21.	Block Move Example PaRAM Configuration .....	1133
8-22.	Subframe Extraction Example .....	1134
8-23.	Subframe Extraction Example PaRAM Configuration .....	1134
8-24.	Data Sorting Example .....	1135
8-25.	Data Sorting Example PaRAM Configuration .....	1136
8-26.	Servicing Incoming McASP Data Example .....	1137
8-27.	Servicing Incoming McASP Data Example PaRAM Configuration .....	1138
8-28.	Servicing Peripheral Burst Example .....	1139
8-29.	Servicing Peripheral Burst Example PaRAM Configuration .....	1140
8-30.	Servicing Continuous McASP Data Example .....	1141
8-31.	Servicing Continuous McASP Data Example PaRAM Configuration .....	1142
8-32.	Servicing Continuous McASP Data Example Reload PaRAM Configuration .....	1143



8-33.	Ping-Pong Buffering for McASP Data Example .....	1145
8-34.	Ping-Pong Buffering for McASP Example PaRAM Configuration.....	1146
8-35.	Ping-Pong Buffering for McASP Example Pong PaRAM Configuration .....	1147
8-36.	Ping-Pong Buffering for McASP Example Ping PaRAM Configuration .....	1147
8-37.	Intermediate Transfer Completion Chaining Example.....	1149
8-38.	Single Large Block Transfer Example .....	1150
8-39.	Smaller Packet Data Transfers Example.....	1150
8-40.	Peripheral ID Register (PID) .....	1154
8-41.	EDMA3CC Configuration Register (CCCFG).....	1155
8-42.	DMA Channel Map <i>n</i> Registers (DCHMAP <i>n</i> ).....	1157
8-43.	QDMA Channel Map <i>n</i> Registers (QCHMAP <i>n</i> ) .....	1158
8-44.	DMA Channel Queue <i>n</i> Number Registers (DMAQNUM <i>n</i> ).....	1159
8-45.	QDMA Channel Queue Number Register (QDMAQNUM).....	1160
8-46.	Event Missed Register (EMR) .....	1161
8-47.	Event Missed Register High (EMRH).....	1161
8-48.	Event Missed Clear Register (EMCR) .....	1162
8-49.	Event Missed Clear Register High (EMCRH).....	1162
8-50.	QDMA Event Missed Register (QEMR) .....	1163
8-51.	QDMA Event Missed Clear Register (QEMCR).....	1164
8-52.	EDMA3CC Error Register (CCERR).....	1165
8-53.	EDMA3CC Error Clear Register (CCERRCLR) .....	1166
8-54.	Error Evaluation Register (EEVAL) .....	1167
8-55.	DMA Region Access Enable Register for Region <i>m</i> (DRAE <i>m</i> ) .....	1168
8-56.	DMA Region Access Enable High Register for Region <i>m</i> (DRAEH <i>m</i> ).....	1168
8-57.	QDMA Region Access Enable for Region <i>m</i> (QRAE <i>m</i> ).....	1169
8-58.	Event Queue Entry Registers (QxEy) .....	1170
8-59.	Queue Status Register <i>n</i> (QSTAT <i>n</i> ) .....	1171
8-60.	Queue Watermark Threshold A Register (QWMTHRA).....	1172
8-61.	EDMA3CC Status Register (CCSTAT) .....	1173
8-62.	Memory Protection Fault Address Register (MPFAR).....	1175
8-63.	Memory Protection Fault Status Register (MPFSR) .....	1176
8-64.	Memory Protection Fault Command Register (MPFCR) .....	1177
8-65.	Memory Protection Page Attribute Register (MPPA <i>n</i> ) .....	1178
8-66.	Event Register (ER).....	1180
8-67.	Event Register High (ERH) .....	1180
8-68.	Event Clear Register (ECR) .....	1181
8-69.	Event Clear Register High (ECRH) .....	1181
8-70.	Event Set Register (ESR) .....	1182
8-71.	Event Set Register High (ESRH).....	1183
8-72.	Chained Event Register (CER) .....	1184
8-73.	Chained Event Register High (CERH).....	1185
8-74.	Event Enable Register (EER).....	1186
8-75.	Event Enable Register High (EERH) .....	1186
8-76.	Event Enable Clear Register (EECR) .....	1187
8-77.	Event Enable Clear Register High (EECRH) .....	1187
8-78.	Event Enable Set Register (EESR) .....	1188
8-79.	Event Enable Set Register High (EESRH).....	1188
8-80.	Secondary Event Register (SER) .....	1189
8-81.	Secondary Event Register High (SERH).....	1189



8-82.	Secondary Event Clear Register (SECR) .....	1190
8-83.	Secondary Event Clear Register High (SECRH).....	1190
8-84.	Interrupt Enable Register (IER).....	1191
8-85.	Interrupt Enable Register High (IERH) .....	1191
8-86.	Interrupt Enable Clear Register (IECR) .....	1192
8-87.	Interrupt Enable Clear Register High (IECRH) .....	1192
8-88.	Interrupt Enable Set Register (IESR) .....	1193
8-89.	Interrupt Enable Set Register High (IESRH).....	1193
8-90.	Interrupt Pending Register (IPR) .....	1194
8-91.	Interrupt Pending Register High (IPRH).....	1194
8-92.	Interrupt Clear Register (ICR) .....	1195
8-93.	Interrupt Clear Register High (ICRH) .....	1195
8-94.	Interrupt Evaluate Register (IEVAL) .....	1196
8-95.	QDMA Event Register (QER).....	1197
8-96.	QDMA Event Enable Register (QEER).....	1198
8-97.	QDMA Event Enable Clear Register (QEECR) .....	1199
8-98.	QDMA Event Enable Set Register (QEESR) .....	1200
8-99.	QDMA Secondary Event Register (QSER) .....	1201
8-100.	QDMA Secondary Event Clear Register (QSECR) .....	1202
8-101.	Peripheral ID Register (PID) .....	1204
8-102.	EDMA3TC Configuration Register (TCCFG) .....	1205
8-103.	EDMA3TC Channel Status Register (TCSTAT).....	1206
8-104.	Error Register (ERRSTAT).....	1208
8-105.	Error Enable Register (ERREN).....	1209
8-106.	Error Clear Register (ERRCLR) .....	1210
8-107.	Error Details Register (ERRDET) .....	1211
8-108.	Error Interrupt Command Register (ERRCMD) .....	1212
8-109.	Read Rate Register (RDRATE) .....	1213
8-110.	Source Active Options Register (SAOPT) .....	1214
8-111.	Source Active Source Address Register (SASRC) .....	1216
8-112.	Source Active Count Register (SACNT) .....	1216
8-113.	Source Active Destination Address Register (SADST).....	1217
8-114.	Source Active Source B-Dimension Index Register (SABIDX).....	1217
8-115.	Source Active Memory Protection Proxy Register (SAMPPRXY) .....	1218
8-116.	Source Active Count Reload Register (SACNTRLD).....	1219
8-117.	Source Active Source Address B-Reference Register (SASRCBREF) .....	1219
8-118.	Source Active Destination Address B-Reference Register (SADSTBREF) .....	1220
8-119.	Destination FIFO Options Register (DFOPT $n$ ) .....	1221
8-120.	Destination FIFO Source Address Register (DFSRC $n$ ) .....	1223
8-121.	Destination FIFO Count Register (DFCNT $n$ ) .....	1223
8-122.	Destination FIFO Destination Address Register (DFDST $n$ ) .....	1224
8-123.	Destination FIFO B-Index Register (DFBIDX $n$ ) .....	1224
8-124.	Destination FIFO Memory Protection Proxy Register (DFMPPRXY $n$ ) .....	1225
8-125.	Destination FIFO Count Reload Register (DFCNTRLD $n$ ) .....	1226
8-126.	Destination FIFO Source Address B-Reference Register (DFSRCBREF $n$ ).....	1226
8-127.	Destination FIFO Destination Address B-Reference Register (DFDSTBREF $n$ ) .....	1227
9-1.	3PSW Ethernet Subsystem Top Level Block Diagram .....	1234
9-2.	3PSW Subsystem Clocking Block Diagram .....	1237
9-3.	CPSW_3G Block Diagram .....	1239

9-4.	G/MII Interface Connections .....	1254
9-5.	RMII Interface Connections .....	1256
9-6.	RGMII Interface Connections .....	1258
9-7.	CPTS Block Diagram .....	1265
9-8.	CPTS RCLK Source .....	1265
9-9.	Event FIFO Misalignment Condition .....	1267
9-10.	HW1/4_TSP_PUSH Connection .....	1268
9-11.	Partial Ethernet-II Frames Showing Register Mapping of EtherTypes for a Simple Frame (1), a Single 1Q Tag Added (2), and Two 1Q Tags Added (3).....	1269
9-12.	TX Buffer Descriptor Format .....	1271
9-13.	Receive Buffer Descriptor Format.....	1274
9-14.	TX Queue Head Descriptor .....	1286
9-15.	RX Queue Head Descriptor .....	1288
9-16.	CPSW ID Version Register (CPSW_ID_VER) .....	1296
9-17.	CPSW Control Register (CPSW_CONTROL) .....	1297
9-18.	CPSW Software Reset Register (CPSW_SOFT_RESET).....	1298
9-19.	CPSW Statistics Port Enable Register (CPSW_STAT_PORT_EN) .....	1298
9-20.	CPSW Transmit Priority Type Register (CPSW_PTYPE) .....	1299
9-21.	CPSW Software Idle Register (CPSW_SOFT_IDLE) .....	1300
9-22.	CPSW Throughput Rate Register (CPSW_THRU_RATE) .....	1300
9-23.	CPSW CPGMAC_SL Short Gap Threshold Register (CPSW_GAP_THRESH) .....	1301
9-24.	CPSW Transmit Start Words Register (CPSW_TX_START_WDS).....	1301
9-25.	CPSW Flow Control Register (CPSW_FLOW_CONTROL) .....	1302
9-26.	CPSW Port 0 Maximum FIFO Blocks Register (P0_MAX_BLKs) .....	1302
9-27.	CPSW Port 0 FIFO Block Usage Count (Read Only) Register (P0_BLK_CNT) .....	1303
9-28.	CPSW Port 0 Transmit FIFO Control Register (P0_TX_IN_CTL) .....	1303
9-29.	CPSW Port 0 VLAN Register (P0_PORT_VLAN) .....	1304
9-30.	CPSW Port 0 TX Header Priority to Switch Priority Mapping Register (P0_TX_PRI_MAP) .....	1304
9-31.	CPSW CPDMA TX (Port 0 RX) Packet Priority to Header Priority Mapping Register (CPDMA_TX_PRI_MAP) .....	1305
9-32.	CPSW CPDMA RX (Port 0 TX) Switch Priority to DMA Channel Mapping Register (CPDMA_RX_CH_MAP) .....	1306
9-33.	CPSW Port 1 Maximum FIFO Blocks Register (P1_MAX_BLKs) .....	1307
9-34.	CPSW Port 1 FIFO Block Usage Count (Read Only) Register (P1_BLK_CNT) .....	1307
9-35.	CPSW Port 1 Transmit FIFO Control Register (P1_TX_IN_CTL) .....	1308
9-36.	CPSW Port 1 VLAN Register (P1_PORT_VLAN) .....	1308
9-37.	CPSW Port 1 TX Header Priority to Switch Pri Mapping Register (P1_TX_PRI_MAP) .....	1309
9-38.	CPSW_3G Port 1 Time Sync Control Register (P1_TS_CTL) .....	1310
9-39.	CPSW_3G Port 1 Time Sync Sequence ID and LTYPE Register (P1_TS_SEQ_LTYPE).....	1311
9-40.	CPSW_3G Port 1 Time Sync VLAN2 and VLAN2 Register (P1_TS_VLAN).....	1311
9-41.	CPSW CPGMAC_SL1 Source Address Low Register (SL1_SA_LO) .....	1312
9-42.	CPSW CPGMAC_SL1 Source Address High Register (SL1_SA_HI).....	1312
9-43.	CPSW Port 1 Transmit Queue Send Percentages Register (P1_SEND_PERCENT) .....	1313
9-44.	CPSW Port 2 Maximum FIFO Blocks Register (P2_MAX_BLKs) .....	1314
9-45.	CPSW Port 2 FIFO Block Usage Count (Read Only) Register (P2_BLK_CNT) .....	1314
9-46.	CPSW Port 2 Transmit FIFO Control Register (P2_TX_IN_CTL) .....	1315
9-47.	CPSW Port 2 VLAN Register (P2_PORT_VLAN) .....	1315
9-48.	CPSW Port 2 TX Header Priority to Switch Priority Mapping Register (P2_TX_PRI_MAP) .....	1316
9-49.	CPSW_3GF Port 2 Time Sync Control Register (P2_TS_CTL) .....	1317
9-50.	Port 2 Time Sync Sequence ID and LTYPE Register (P2_TS_SEQ_LTYPE).....	1318

9-51.	CPSW_3GF Port 2 Time Sync VLAN2 and VLAN2 Register (P2_TS_VLAN) .....	1318
9-52.	CPSW CPGMAC_SL2 Source Address Low Register (SL2_SA_LO) .....	1319
9-53.	CPGMAC_SL2 Source Address High Register (SL2_SA_HI).....	1319
9-54.	Port 2 Transmit Queue Send Percentages Register (P2_SEND_PERCENT) .....	1320
9-55.	CPDMA_REGS TX Identification and Version Register (TX_IDVER).....	1321
9-56.	CPDMA_REGS TX Control Register (TX_CONTROL).....	1321
9-57.	CPDMA_REGS TX Teardown Register (TX_TEARDOWN).....	1321
9-58.	CPDMA_REGS RX Identification and Version Register (RX_IDVER) .....	1322
9-59.	CPDMA_REGS RX Control Register (RX_CONTROL) .....	1322
9-60.	CPDMA_REGS RX Teardown Register (RX_TEARDOWN) .....	1322
9-61.	CPDMA_REGS Software Reset Register (SOFT_RESET) .....	1323
9-62.	CPDMA_REGS Control Register (DMACONTROL).....	1323
9-63.	CPDMA_REGS Status Register (DMASTATUS) .....	1325
9-64.	CPDMA_REGS Receive Buffer Offset Register (RX_BUFFER_OFFSET).....	1326
9-65.	CPDMA_REGS Emulation Control Register (EMCONTROL).....	1326
9-66.	CPDMA_REGS Transmit Priority Rate Registers.....	1326
9-67.	CPDMA_INT TX Interrupt Status (raw value) Register (TX_INTSTAT_RAW) .....	1327
9-68.	CPDMA_INT TX Interrupt Status (masked value) Register (TX_INTSTAT_MASKED).....	1327
9-69.	CPDMA_INT TX Interrupt Mask Set Register (TX_INTMASK_SET) .....	1328
9-70.	CPDMA_INT TX Interrupt Mask Clear Register (TX_INTMASK_CLEAR).....	1328
9-71.	CPDMA_INT Input Vector (CPDMA_IN_VECTOR) .....	1329
9-72.	CPDMA_INT End Of Interrupt Vector (CPDMA_EOI_VECTOR) .....	1329
9-73.	CPDMA_INT RX Interrupt Status (raw value) Register (RX_INTSTAT_RAW) .....	1330
9-74.	CPDMA_INT RX Interrupt Status (masked value) Register (RX_INTSTAT_MASKED) .....	1331
9-75.	CPDMA_INT RX Interrupt Mask Set Register (RX_INTMASK_SET) .....	1332
9-76.	CPDMA_INT RX Interrupt Mask Clear Register (RX_INTMASK_CLEAR) .....	1333
9-77.	CPDMA_INT DMA Interrupt Status (raw value) Register (DMA_INTSTAT_RAW).....	1334
9-78.	CPDMA_INT DMA Interrupt Status (masked value) Register (DMA_INTSTAT_MASKED).....	1334
9-79.	CPDMA_INT DMA Interrupt Mask Set Register (DMA_INTMASK_SET).....	1335
9-80.	CPDMA_INT DMA Interrupt Mask Clear Register (DMA_INTMASK_CLEAR) .....	1335
9-81.	CPDMA_INT RX Channel Threshold Pending Channel Registers .....	1336
9-82.	CPDMA_INT RX Channel Free Buffer Count Registers .....	1336
9-83.	CPDMA_STATERAM TX Channel Head Descriptor Pointers .....	1336
9-84.	CPDMA_STATERAM RX Channel Head Descriptor Pointers .....	1337
9-85.	CPDMA_STATERAM TX Channel Completion Pointer Registers .....	1337
9-86.	CPDMA_STATERAM RX Channel Completion Pointer Registers .....	1337
9-87.	Statistics Register .....	1338
9-88.	Statistics Register .....	1342
9-89.	Statistics Register .....	1345
9-90.	Identification and Version Register (CPTS_IDVER) .....	1347
9-91.	Time Sync Control Register (CPTS_CONTROL) .....	1347
9-92.	Reference Clock Select Register (CPTS_RFTCLK_SEL) .....	1348
9-93.	Time Stamp Event Push Register (CPTS_TS_PUSH) .....	1348
9-94.	Time Stamp Load Value Register (CPTS_TS_LOAD_VAL).....	1348
9-95.	Time Stamp Load Enable Register (CPTS_TS_LOAD_EN) .....	1349
9-96.	Time Sync Interrupt Status Register Raw Register (CPTS_INTSTAT_RAW) .....	1349
9-97.	Time Sync Interrupt Status Register Masked Register (CPTS_INTSTAT_MASKED) .....	1349
9-98.	Time Sync Interrupt Enable Register (CPTS_INT_ENABLE) .....	1350
9-99.	Event Interrupt Pop Register (CPTS_EVENT_POP) .....	1350

9-100. Event Low Register (CPTS_EVENT_LOW) .....	1350
9-101. Event High Register (CPTS_EVENT_HIGH) .....	1351
9-102. Address Lookup Engine ID/Version Register (ALE_IDVER) .....	1351
9-103. ALE Control Register (ALE_CONTROL) .....	1352
9-104. ALE Prescale Register (ALE_PRESCALE) .....	1353
9-105. ALE Unknown VLAN Register (ALE_UNKNOWN_VLAN) .....	1354
9-106. ALE Table Control Register (ALE_TBLCTL).....	1354
9-107. ALE Table Word 2 Register (ALE_TBLW2) .....	1355
9-108. ALE Table Word 1 Register (ALE_TBLW1) .....	1355
9-109. ALE Table Word 0 Register (ALE_TBLW0) .....	1355
9-110. ALE Port Control Registers .....	1356
9-111. CPGMAC_SL1 IDVER Register (SL1_IDVER).....	1357
9-112. CPGMAC_SL1 MAC Control Register (SL1_MACCONTROL) .....	1357
9-113. CPGMAC_SL1 MAC Status Register (SL1_MACSTATUS) .....	1359
9-114. CPGMAC_SL1 Software Reset Register (SL1_SOFT_RESET) .....	1360
9-115. CPGMAC_SL1 RX Maximum Length Register (SL1_RX_MAXLEN) .....	1360
9-116. CPGMAC_SL1 Backoff Random Number Generator Test Register (SL1_BOFFTEST).....	1361
9-117. CPGMAC_SL1 RX Pause Timer Register (SL1_RX_PAUSE).....	1361
9-118. CPGMAC_SL1 TX Pause Timer Register (SL1_TX_PAUSE) .....	1362
9-119. CPGMAC_SL1 Emulation Control Register (SL1_EMCONTROL) .....	1362
9-120. CPGMAC_SL1 RX Packet Priority to Header Priority Mapping Register (SL1_RX_Pri_Map).....	1363
9-121. CPGMAC_SL2 IDVER Register (SL2_IDVER).....	1364
9-122. CPGMAC_SL2 MAC Control Register (SL2_MACCONTROL) .....	1364
9-123. CPGMAC_SL2 MAC Status Register (SL2_MACSTATUS) .....	1367
9-124. CPGMAC_SL2 Software Reset Register (SL2_SOFT_RESET) .....	1367
9-125. CPGMAC_SL2 RX Maximum Length Register (SL2_RX_MAXLEN) .....	1368
9-126. CPGMAC_SL2 Backoff Random Number Generator Test Register (SL2_BOFFTEST).....	1368
9-127. CPGMAC_SL2 RX Pause Timer Register (SL2_RX_PAUSE).....	1369
9-128. CPGMAC_SL2 TX Pause Timer Register (SL2_TX_PAUSE) .....	1369
9-129. CPGMAC_SL2 Emulation Control Register (SL2_EMCONTROL) .....	1370
9-130. CPGMAC_SL2 RX Packet Priority to Header Priority Mapping Register (SL2_RX_PRI_MAP).....	1371
9-131. MDIO Version Register (VERSION) .....	1372
9-132. MDIO Control (CONTROL) Register .....	1373
9-133. PHY Alive Status Register (ALIVE) .....	1374
9-134. PHY Link Status Register (LINK).....	1374
9-135. MDIO Link Status Change Interrupt (raw value) Register (LINKINTRAW) .....	1375
9-136. MDIO Link Status Change Interrupt (masked value) Register (LINKINTMASKED) .....	1375
9-137. MDIO User Command Complete Interrupt (raw value) Register (USERINTRAW) .....	1376
9-138. MDIO User Command Complete Interrupt (masked value) Register (USERINTMASKED).....	1376
9-139. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) .....	1377
9-140. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) .....	1377
9-141. MDIO User Access Register 0 (USERACCESS0) .....	1378
9-142. MDIO User PHY Select Register 0 (USERPHYSEL0) .....	1378
9-143. MDIO User Access Register 1 (USERACCESS1) .....	1379
9-144. MDIO User PHY Select Register 1 (USERPHYSEL1) .....	1379
9-145. Subsystem ID Version Register (IDVER) .....	1380
9-146. Subsystem Software Reset Register (SOFT_RESET) .....	1381
9-147. Subsystem Control Register (CONTROL) .....	1381
9-148. Subsystem Interrupt Control Register (INT_CONTROL).....	1382

9-149. Subsystem Receive Threshold Interrupt Enable Register (RX_THRESH_EN) .....	1382
9-150. Subsystem Receive Interrupt Enable Register (RX_EN) .....	1383
9-151. Subsystem Transmit Interrupt Enable Register (TX_EN) .....	1383
9-152. Subsystem Miscellaneous Interrupt Enable Register (MISC_EN) .....	1383
9-153. Subsystem Receive Threshold Masked Interrupt Status Register (RX_THRESH_STAT) .....	1384
9-154. Subsystem Receive Masked Interrupt Status Register (RX_STAT).....	1384
9-155. Subsystem Transmit Masked Interrupt Status Register (TX_STAT) .....	1384
9-156. Subsystem Miscellaneous Masked Interrupt Status Register (MISC_STAT) .....	1385
9-157. Subsystem Receive Interrupts per Millisecond Register (RX_IMAX).....	1385
9-158. Subsystem Transmit Interrupts per Millisecond Register (TX_IMAX) .....	1385
9-159. RGMII Control Read Register (RGMII_CTL) .....	1386
10-1. GPIO Block Diagram.....	1389
10-2. Synchronous Path Block Diagram .....	1389
10-3. Interrupt Request Generation.....	1392
10-4. Write @ GPIO_CLEARDATAOUT Register Example.....	1394
10-5. Write @ GPIO_SETIRQENABLEx Register Example.....	1395
10-6. General-Purpose Interface Used as a Keyboard Interface .....	1396
10-7. GPIO_REVISION Register .....	1398
10-8. GPIO_SYSCONFIG Register.....	1399
10-9. GPIO_EOI Register .....	1400
10-10. GPIO_IRQSTATUS_RAW_0 Register .....	1401
10-11. GPIO_IRQSTATUS_RAW_1 Register .....	1401
10-12. GPIO_IRQSTATUS_0 Register .....	1402
10-13. GPIO_IRQSTATUS_1 Register .....	1402
10-14. GPIO_IRQENABLE_SET_0 Register .....	1403
10-15. GPIO_IRQENABLE_SET_1 Register .....	1403
10-16. GPIO_IRQENABLE_CLR_0 Register .....	1404
10-17. GPIO_IRQENABLE_CLR_1 Register .....	1404
10-18. GPIO_IRQWAKEN_0 Register .....	1405
10-19. GPIO_IRQWAKEN_1 Register.....	1406
10-20. GPIO_SYSSTATUS Register.....	1407
10-21. GPIO_CTRL Register.....	1408
10-22. GPIO_OE Register .....	1408
10-23. GPIO_DATAIN Register .....	1409
10-24. GPIO_DATAOUT Register .....	1409
10-25. GPIO_LEVELDETECT0 Register .....	1410
10-26. GPIO_LEVELDETECT1 Register .....	1410
10-27. GPIO_RISINGDETECT Register.....	1411
10-28. GPIO_FALLINGDETECT Register.....	1411
10-29. GPIO_DEBOUNCENABLE Register.....	1412
10-30. GPIO_DEBOUNCINGTIME Register .....	1412
10-31. GPIO_CLEARDATAOUT Register .....	1413
10-32. GPIO_SETDATAOUT Register.....	1413
11-1. GPMC Block Diagram .....	1416
11-2. GPMC to 16-Bit Address/Data-Multiplexed Memory.....	1419
11-3. GPMC to 16-Bit Nonmultiplexed Memory .....	1420
11-4. GPMC to 8-Bit NAND Device.....	1420
11-5. GPMC Integration .....	1421
11-6. Chip-Select Address Mapping and Decoding Mask .....	1426



11-7. Wait Behavior During an Asynchronous Single Read Access (GPMCFCLKDivider = 1).....	1429
11-8. Wait Behavior During a Synchronous Read Burst Access .....	1431
11-9. Read to Read for an Address-Data Multiplexed Device, On Different CS, Without Bus Turnaround (CS0 Attached to Fast Device) .....	1433
11-10. Read to Read / Write for an Address-Data Multiplexed Device, On Different CS, With Bus Turnaround ...	1433
11-11. Read to Read / Write for a Address-Data or AAD-Multiplexed Device, On Same CS, With Bus Turnaround.....	1434
11-12. Asynchronous Single Read Operation on an Address/Data Multiplexed Device .....	1443
11-13. Two Asynchronous Single Read Accesses on an Address/Data Multiplexed Device (32-Bit Read Split Into 2 x 16-Bit Read).....	1444
11-14. Asynchronous Single Write on an Address/Data-Multiplexed Device .....	1445
11-15. Asynchronous Single-Read on an AAD-Multiplexed Device .....	1446
11-16. Asynchronous Single Write on an AAD-Multiplexed Device.....	1448
11-17. Synchronous Single Read (GPMCFCLKDIVIDER = 0) .....	1450
11-18. Synchronous Single Read (GPMCFCLKDIVIDER = 1) .....	1451
11-19. Synchronous Multiple (Burst) Read (GPMCFCLKDIVIDER = 0).....	1453
11-20. Synchronous Multiple (Burst) Read (GPMCFCLKDIVIDER = 1).....	1454
11-21. Synchronous Single Write on an Address/Data-Multiplexed Device .....	1455
11-22. Synchronous Multiple Write (Burst Write) in Address/Data-Multiplexed Mode.....	1456
11-23. Synchronous Multiple Write (Burst Write) in Address/Address/Data-Multiplexed Mode .....	1457
11-24. Asynchronous Single Read on an Address/Data-Nonmultiplexed Device .....	1459
11-25. Asynchronous Single Write on an Address/Data-Nonmultiplexed Device .....	1460
11-26. Asynchronous Multiple (Page Mode) Read .....	1461
11-27. NAND Command Latch Cycle .....	1466
11-28. NAND Address Latch Cycle .....	1467
11-29. NAND Data Read Cycle .....	1468
11-30. NAND Data Write Cycle .....	1469
11-31. Hamming Code Accumulation Algorithm (1 of 2) .....	1473
11-32. Hamming Code Accumulation Algorithm (2 of 2) .....	1474
11-33. ECC Computation for a 256-Byte Data Stream (Read or Write).....	1474
11-34. ECC Computation for a 512-Byte Data Stream (Read or Write).....	1475
11-35. 128 Word16 ECC Computation .....	1476
11-36. 256 Word16 ECC Computation .....	1476
11-37. Manual Mode Sequence and Mapping .....	1481
11-38. NAND Page Mapping and ECC: Per-Sector Schemes.....	1486
11-39. NAND Page Mapping and ECC: Pooled Spare Schemes .....	1487
11-40. NAND Page Mapping and ECC: Per-Sector Schemes, with Separate ECC .....	1488
11-41. NAND Read Cycle Optimization Timing Description .....	1495
11-42. Programming Model Top-Level Diagram.....	1497
11-43. NOR Interfacing Timing Parameters Diagram.....	1502
11-44. NAND Command Latch Cycle Timing Simplified Example .....	1506
11-45. Synchronous NOR Single Read Simplified Example .....	1512
11-46. Asynchronous NOR Single Write Simplified Example.....	1514
11-47. GPMC Connection to an External NOR Flash Memory .....	1516
11-48. Synchronous Burst Read Access (Timing Parameters in Clock Cycles) .....	1518
11-49. Asynchronous Single Read Access (Timing Parameters in Clock Cycles).....	1520
11-50. Asynchronous Single Write Access (Timing Parameters in Clock Cycles) .....	1522
11-51. GPMC_REVISION .....	1528
11-52. GPMC_SYSCONFIG .....	1528
11-53. GPMC_SYSSTATUS .....	1529

11-54. GPMC_IRQSTATUS.....	1530
11-55. GPMC_IRQENABLE.....	1531
11-56. GPMC_TIMEOUT_CONTROL.....	1532
11-57. GPMC_ERR_ADDRESS.....	1532
11-58. GPMC_ERR_TYPE.....	1533
11-59. GPMC_CONFIG.....	1534
11-60. GPMC_STATUS.....	1535
11-61. GPMC_CONFIG1_i.....	1536
11-62. GPMC_CONFIG2_i.....	1539
11-63. GPMC_CONFIG3_i.....	1540
11-64. GPMC_CONFIG4_i.....	1542
11-65. GPMC_CONFIG5_i.....	1544
11-66. GPMC_CONFIG6_i.....	1545
11-67. GPMC_CONFIG7_i.....	1546
11-68. GPMC_NAND_COMMAND_i.....	1547
11-69. GPMC_NAND_ADDRESS_i.....	1547
11-70. GPMC_NAND_DATA_i.....	1547
11-71. GPMC_PREFETCH_CONFIG1.....	1548
11-72. GPMC_PREFETCH_CONFIG2.....	1550
11-73. GPMC_PREFETCH_CONTROL.....	1550
11-74. GPMC_PREFETCH_STATUS.....	1551
11-75. GPMC_ECC_CONFIG.....	1552
11-76. GPMC_ECC_CONTROL.....	1553
11-77. GPMC_ECC_SIZE_CONFIG.....	1554
11-78. GPMC_ECCj_RESULT.....	1556
11-79. GPMC_BCH_RESULT0_i.....	1557
11-80. GPMC_BCH_RESULT1_i.....	1557
11-81. GPMC_BCH_RESULT2_i.....	1557
11-82. GPMC_BCH_RESULT3_i.....	1558
11-83. GPMC_BCH_RESULT4_i.....	1558
11-84. GPMC_BCH_RESULT5_i.....	1559
11-85. GPMC_BCH_RESULT6_i.....	1559
11-86. GPMC_BCH_SWDATA.....	1559
12-1. Functional Block Diagram.....	1562
12-2. NTSC Analog Video Waveform for one Horizontal Line.....	1575
12-3. Digitized Video.....	1575
12-4. Code Word Embedded Video Format.....	1576
12-5. Digitized Video with F, V, and H Flags in EAV/SAV.....	1576
12-6. 8b Interface Discrete Sync Pixel Multiplexing.....	1577
12-7. 16b Interface Discrete Sync Pixel Multiplexing.....	1577
12-8. 24b Interface RGB Discrete Sync.....	1578
12-9. 2-Way Multiplexing.....	1579
12-10. 4-Way Multiplexing.....	1579
12-11. Line Multiplexing.....	1580
12-12. HD DAC Module.....	1582
12-13. HD DAC Output.....	1583
13-1. HDMI Overview.....	1585
13-2. HDMI Block Diagram.....	1586
13-3. HDMI Environment.....	1588



13-4. HDMI Integration .....	1591
13-5. HDMI Audio Interface Overview .....	1596
13-6. Audio Data Stuffing Behavior .....	1600
13-7. Audio Data Stuffing Behavior with Only Three Stereo Channels Active .....	1601
13-8. L-PCM 16-Bit Format Adaptation .....	1602
13-9. Transmitter Video Data Processing Path .....	1604
13-10. IP Revision Identifier Register (HDMI_WP_REVISION) .....	1605
13-11. Clock Management Configuration Register (HDMI_WP_SYSCONFIG) .....	1606
13-12. Raw Interrupt Status Register (HDMI_WP_IRQSTATUS_RAW) .....	1607
13-13. Interrupt Status Register (HDMI_WP_IRQSTATUS) .....	1608
13-14. Interrupt Enable Register (HDMI_WP_IRQENABLE_SET).....	1609
13-15. Interrupt Disable Register (HDMI_WP_IRQENABLE_CLEAR) .....	1610
13-16. Glitch Filter Register (HDMI_WP_DEBOUNCE) .....	1611
13-17. Configuration of HDMI Wrapper Video Register (HDMI_WP_VIDEO_CFG).....	1612
13-18. Configuration of Clocks Register (HDMI_WP_CLK).....	1613
13-19. Audio Configuration in FIFO Register (HDMI_WP_AUDIO_CFG).....	1614
13-20. Audio Configuration of DMA Register (HDMI_WP_AUDIO_CFG2) .....	1615
13-21. Audio FIFO Control Register (HDMI_WP_AUDIO_CTRL).....	1616
13-22. TX Data of FIFO Register (HDMI_WP_AUDIO_DATA) .....	1617
13-23. Vendor ID Register (VND_IDL).....	1620
13-24. Vendor ID Register (VND_IDH) .....	1621
13-25. Device IDL Register (DEV_IDL).....	1621
13-26. Device IDH Register (DEV_IDH) .....	1621
13-27. Device Revision Register (DEV_REV) .....	1622
13-28. Software Reset Register (SRST).....	1622
13-29. System Control Register 1 (SYS_CTRL1) .....	1623
13-30. System Status Register (SYS_STAT) .....	1624
13-31. System Control Register 3 (SYS_CTRL3) .....	1624
13-32. Data Control Register (DCTL) .....	1625
13-33. HDCP Control Register (HDCP_CTRL) .....	1626
13-34. HDCP BKS <sub>V</sub> Register (BKS <sub>V</sub> _0-BKS <sub>V</sub> _4) .....	1627
13-35. HDCP AN Register (AN_0-AN_7).....	1627
13-36. HDCP AKS <sub>V</sub> Register (AKS <sub>V</sub> _0-AKS <sub>V</sub> _4) .....	1627
13-37. HDCP Ri1 Register (RI1).....	1628
13-38. HDCP Ri2 Register (RI2).....	1628
13-39. HDCP Ri 128 Compare Register (RI_128_COMP).....	1628
13-40. HDCP I Counter Register (I_CNT) .....	1629
13-41. Ri Status Register (RI_STAT) .....	1629
13-42. Ri Command Register (RI_CMD) .....	1630
13-43. Ri Line Start Register (RI_START) .....	1630
13-44. Ri From RX Registers (Low) (RI_RX_L) .....	1631
13-45. Ri From RX Registers (High) (RI_RX_H) .....	1631
13-46. Ri Debug Registers (RI_DEBUG) .....	1632
13-47. VIDEO DE Delay Register (DE_DLY) .....	1632
13-48. VIDEO DE Control Register (DE_CTRL).....	1633
13-49. VIDEO DE Top Register (DE_TOP) .....	1634
13-50. VIDEO DE Count Register (DE_CNTL) .....	1634
13-51. VIDEO DE Count Register (DE_CNTH).....	1634
13-52. VIDEO DE Line Register (DE_LINL) .....	1635

13-53. VIDEO DE Line Register (DE_LINH_1) .....	1635
13-54. Video H Resolution Register (HRES_L).....	1636
13-55. Video H Resolution Register (HRES_H) .....	1636
13-56. Video V Resolution Register (VRES_L).....	1637
13-57. Video V Resolution Register (VRES_H) .....	1637
13-58. Video Interlace Adjustment Register (IADJUST).....	1638
13-59. Video SYNC Polarity Detection Register (POL_DETECT) .....	1639
13-60. Video Hbit to HSYNC Register (HBIT_2HSYNC1) .....	1640
13-61. Video Hbit to HSYNC Register (HBIT_2HSYNC2) .....	1640
13-62. Video Field2 HSYNC Offset Register (FLD2_HS_OFSTL).....	1641
13-63. Video Field2 HSYNC Offset Register (FLD2_HS_OFSTH).....	1641
13-64. Video HSYNC Length Register (HWIDTH1).....	1642
13-65. Video HSYNC Length Register (HWIDTH2).....	1642
13-66. Video Vbit to VSYNC Register (VBIT_TO_VSYNC).....	1643
13-67. Video VSYNC Length Register (VWIDTH).....	1643
13-68. Video Control Register (VID_CTRL) .....	1644
13-69. Video Action Enable Register (VID_ACEN) .....	1645
13-70. Video Mode1 Register (VID_MODE) .....	1646
13-71. Video Blanking Register (VID_BLANK1) .....	1647
13-72. Video Blanking Register (VID_BLANK2) .....	1647
13-73. Video Blanking Register (VID_BLANK3) .....	1647
13-74. Deep Color Header Register (DC_HEADER) .....	1648
13-75. Video Mode2 Register (VID_DITHER) .....	1649
13-76. RGB_2_xvYCC Control Register (RGB2XVYCC_CT) .....	1650
13-77. RGB_2_xvYCC Conversion R_2_Y Register (R2Y_COEFF_LOW).....	1651
13-78. RGB_2_xvYCC Conversion R_2_Y Register (R2Y_COEFF_UP) .....	1651
13-79. RGB_2_xvYCC Conversion G_2_Y Register (G2Y_COEFF_LOW) .....	1652
13-80. RGB_2_xvYCC Conversion G_2_Y Register (G2Y_COEFF_UP).....	1652
13-81. RGB_2_xvYCC Conversion B_2_Y Register (B2Y_COEFF_LOW).....	1653
13-82. RGB_2_xvYCC Conversion B_2_Y Register (B2Y_COEFF_UP) .....	1653
13-83. RGB_2_xvYCC Conversion R_2_Cb Register (R2CB_COEFF_LOW) .....	1654
13-84. RGB_2_xvYCC Conversion R_2_Cb Register (R2CB_COEFF_UP) .....	1654
13-85. RGB_2_xvYCC Conversion G_2_Cb Register (G2CB_COEFF_LOW).....	1655
13-86. RGB_2_xvYCC Conversion G_2_Cb Register (G2CB_COEFF_UP) .....	1655
13-87. RGB_2_xvYCC Conversion B_2_Cb Register (B2CB_COEFF_LOW) .....	1656
13-88. RGB_2_xvYCC Conversion B_2_Cb Register (B2CB_COEFF_UP).....	1656
13-89. RGB_2_xvYCC Conversion R_2_Cr Register (R2CR_COEFF_LOW) .....	1657
13-90. RGB_2_xvYCC Conversion R_2_Cr Register (R2CR_COEFF_UP).....	1657
13-91. RGB_2_xvYCC Conversion G_2_Cr Register (G2CR_COEFF_LOW) .....	1658
13-92. RGB_2_xvYCC Conversion G_2_Cr Register (G2CR_COEFF_UP) .....	1658
13-93. RGB_2_xvYCC Conversion B_2_Cr Register (B2CR_COEFF_LOW).....	1659
13-94. RGB_2_xvYCC Conversion B_2_Cr Register (B2CR_COEFF_UP) .....	1659
13-95. RGB_2_xvYCC RGB Input Offset Register (RGB_OFFSET_LOW) .....	1660
13-96. RGB_2_xvYCC RGB Input Offset Register (RGB_OFFSET_UP).....	1660
13-97. RGB_2_xvYCC Conversion Y Output Offset Register (Y_OFFSET_LOW) .....	1661
13-98. RGB_2_xvYCC Conversion Y Output Offset Register (Y_OFFSET_UP) .....	1661
13-99. RGB_2_xvYCC Conversion CbCr Output Offset Register (CBCR_OFFSET_LOW).....	1662
13-100. RGB_2_xvYCC Conversion CbCr Output Offset Register (CBCR_OFFSET_UP).....	1662
13-101. Interrupt State Register (INTR_STATE) .....	1662

13-102. Interrupt Source Register (INTR1).....	1663
13-103. Interrupt Source Register (INTR2).....	1664
13-104. Interrupt Source Register (INTR3).....	1665
13-105. Interrupt Source Register (INTR4).....	1666
13-106. Interrupt Unmask Register (INT_UNMASK1) .....	1667
13-107. Interrupt Unmask Register (INT_UNMASK2) .....	1668
13-108. Interrupt Unmask Register (INT_UNMASK3) .....	1669
13-109. Interrupt Unmask Register (INT_UNMASK4) .....	1670
13-110. Interrupt Control Register (INT_CTRL) .....	1671
13-111. xvYCC_2_RGB Control Register (XVYCC2RGB_CTL) .....	1672
13-112. xvYCC_2_RGB Conversion Y_2_R Register (Y2R_COEFF_LOW) .....	1673
13-113. xvYCC_2_RGB Conversion Y_2_R Register (Y2R_COEFF_UP).....	1673
13-114. xvYCC_2_RGB Conversion Cr_2_R Register (CR2R_COEFF_LOW) .....	1674
13-115. xvYCC_2_RGB Conversion Cr_2_R Register (C2R2R_COEFF_UP) .....	1674
13-116. xvYCC_2_RGB Conversion Cb_2_B Register (CB2B_COEFF_LOW) .....	1675
13-117. xvYCC_2_RGB Conversion Cb_2_B Register (CB2B_COEFF_UP) .....	1675
13-118. xvYCC_2_RGB Conversion Cr_2_G Register (CR2G_COEFF_LOW).....	1676
13-119. xvYCC_2_RGB Conversion Cr_2_G Register (CR2G_COEFF_UP) .....	1676
13-120. xvYCC_2_RGB Conversion Cb_2_G Register (CB2G_COEFF_LOW) .....	1677
13-121. xvYCC_2_RGB Conversion Cb_2_G Register (CB2G_COEFF_UP).....	1677
13-122. xvYCC_2_RGB Conversion Y Offset Register (YOFFSET1_LOW).....	1678
13-123. xvYCC_2_RGB Conversion Y Offset Register (YOFFSET1_UP) .....	1678
13-124. xvYCC_2_RGB Conversion Offset1 Register (OFFSET1_LOW) .....	1679
13-125. xvYCC_2_RGB Conversion Offset1 Register (OFFSET1_MID).....	1679
13-126. xvYCC_2_RGB Conversion Offset1 Register (OFFSET1_UP) .....	1679
13-127. xvYCC_2_RGB Conversion Offset2 Register (OFFSET2_LOW) .....	1680
13-128. xvYCC_2_RGB Conversion Offset2 Register (OFFSET2_UP) .....	1680
13-129. xvYCC_2_RGB Conversion DC Level Register (DCLEVEL_LOW).....	1681
13-130. xvYCC_2_RGB Conversion DC Level Register (DCLEVEL_UP) .....	1681
13-131. DDC I2C Manual Register (DDC_MAN) .....	1682
13-132. DDC I2C Target Slave Address Register (DDC_ADDR) .....	1683
13-133. DDC I2C Target Segment Address Register (DDC_SEGM).....	1683
13-134. DDC I2C Target Offset Address Register (DDC_OFFSET).....	1683
13-135. DDC I2C Data Count Register (DDC_COUNT1) .....	1684
13-136. DDC I2C Data Count Register (DDC_COUNT2) .....	1684
13-137. DDC I2C Status Register (DDC_STATUS).....	1685
13-138. DDC I2C Command Register (DDC_CMD) .....	1686
13-139. DDC I2C Data Register (DDC_DATA) .....	1687
13-140. DDC I2C FIFO Count Register (DDC_FIFOCNT) .....	1687
13-141. ROM Status Register (EPST) .....	1688
13-142. ROM Command Register (EPCM).....	1689
13-143. Gamut Metadata Register (GAMUT_HEADER1).....	1690
13-144. Gamut Metadata Register (GAMUT_HEADER2).....	1691
13-145. Gamut Metadata Register (GAMUT_HEADER3).....	1692
13-146. Gamut Metadata Registers (GAMUT_DBYTE__0-GAMUT_DBYTE__27).....	1692
13-147. ACR Control Register (ACR_CTRL) .....	1694
13-148. ACR Audio Frequency Register (FREQ_SVAL) .....	1695
13-149. ACR N Software Value Register 1 (N_SVAL1) .....	1696
13-150. ACR N Software Value Register 2 (N_SVAL2) .....	1696

13-151. ACR N Software Value Register 3 (N_SVAL3) .....	1696
13-152. ACR CTS Software Value Register 1 (CTS_SVAL1) .....	1697
13-153. ACR CTS Software Value Register 2 (CTS_SVAL2) .....	1697
13-154. ACR CTS Software Value Register 3 (CTS_SVAL3) .....	1697
13-155. ACR CTS Hardware Value Register 1 (CTS_HVAL1) .....	1698
13-156. ACR CTS Hardware Value Register 2 (CTS_HVAL2) .....	1698
13-157. ACR CTS Hardware Value Register 3 (CTS_HVAL3) .....	1698
13-158. Audio In Mode Register (AUD_MODE) .....	1699
13-159. Audio In S/PDIF Control Register (SPDIF_CTRL) .....	1700
13-160. Audio In S/PDIF Extracted Fs and Length Register (HW_SPDIF_FS) .....	1701
13-161. Audio In I2S Channel Swap Register (SWAP_I2S) .....	1702
13-162. Audio Error Threshold Register (SPDIF_ERTH).....	1703
13-163. Audio In I2S Data In Map Register (I2S_IN_MAP).....	1704
13-164. Audio In I2S Control Register (I2S_IN_CTRL).....	1705
13-165. Audio In I2S Channel Status Register 0 (I2S_CHST0) .....	1706
13-166. Audio In I2S Channel Status Register 0 (I2S_CHST1) .....	1706
13-167. Audio In I2S Channel Status Register 2 (I2S_CHST2) .....	1707
13-168. Audio In I2S Channel Status Register 3 (I2S_CHST3) .....	1707
13-169. Audio In I2S Channel Status Register 4 (I2S_CHST4) .....	1708
13-170. Audio In I2S Channel Status Register 5 (I2S_CHST5) .....	1709
13-171. Audio Sample Rate Conversion Register (ASRC).....	1710
13-172. Audio I2S Input Length Register (I2S_IN_LEN) .....	1711
13-173. HDMI Control Register (HDMI_CTRL) .....	1712
13-174. Audio Path Status Register (AUDO_TXSTAT).....	1713
13-175. Audio Input Data Rate Adjustment Register 1 (AUD_PAR_BUSCLK_1).....	1714
13-176. Audio Input Data Rate Adjustment Register 2 (AUD_PAR_BUSCLK_2).....	1714
13-177. Audio Input Data Rate Adjustment Register 3 (AUD_PAR_BUSCLK_3).....	1714
13-178. Test Control Register (TEST_TXCTRL) .....	1715
13-179. Diagnostic Power Down Register (DPD) .....	1716
13-180. Packet Buffer Control 1 Register (PB_CTRL1) .....	1717
13-181. Packet Buffer Control 2 Register (PB_CTRL2) .....	1718
13-182. AVI InfoFrame Register (AVI_TYPE).....	1719
13-183. AVI InfoFrame Register (AVI_VERS) .....	1719
13-184. AVI InfoFrame Register (AVI_LEN) .....	1719
13-185. AVI InfoFrame Register (AVI_CHSUM).....	1720
13-186. AVI InfoFrame Registers (AVI_DBYTE_0-AVI_DBYTE_14) .....	1720
13-187. SPD InfoFrame Register (SPD_TYPE) .....	1721
13-188. SPD InfoFrame Register (SPD_VERS).....	1721
13-189. SPD InfoFrame Register (SPD_LEN) .....	1721
13-190. SPD InfoFrame Register (SPD_CHSUM) .....	1722
13-191. SPD InfoFrame Registers (SPD_DBYTE_0-SPD_DBYTE_26) .....	1722
13-192. Audio InfoFrame Register (AUDIO_TYPE).....	1723
13-193. Audio InfoFrame Register (AUDIO_VERS).....	1723
13-194. Audio InfoFrame Register (AUDIO_LEN).....	1723
13-195. Audio InfoFrame Register (AUDIO_CHSUM) .....	1724
13-196. Audio InfoFrame Registers (AUDIO_DBYTE_0-AUDIO_DBYTE_9).....	1724
13-197. MPEG InfoFrame Register (MPEG_TYPE) .....	1725
13-198. MPEG InfoFrame Register (MPEG_VERS) .....	1725
13-199. MPEG InfoFrame Register (MPEG_LEN) .....	1725

13-200. MPEG InfoFrame Register (MPEG_CHSUM).....	1726
13-201. MPEG InfoFrame Registers (MPEG_DBYTE_0-MPEG_DBYTE_26) .....	1726
13-202. Generic Packet Registers (GEN_DBYTE_0-GEN_DBYTE_30) .....	1726
13-203. General Control Packet Register (CP_BYTE1) .....	1727
13-204. Generic Packet 2 Registers (GEN2_DBYTE_0-GEN2_DBYTE_30).....	1727
13-205. CEC Slave ID Register (CEC_ADDR_ID) .....	1728
13-206. CEC Device ID Register (CEC_DEV_ID).....	1729
13-207. CEC Specification Register (CEC_SPEC).....	1730
13-208. EC Specification Suffix Register (CEC_SUFF) .....	1730
13-209. CEC Firmware Revision Register (CEC_FW).....	1731
13-210. CEC Debug Register 0 (CEC_DBG_0) .....	1731
13-211. CEC Debug Register 1 (CEC_DBG_1) .....	1731
13-212. CEC Debug Register 2 (CEC_DBG_2) .....	1732
13-213. CEC Debug Register 3 (CEC_DBG_3) .....	1733
13-214. CEC Tx Initialization Register (CEC_TX_INIT) .....	1734
13-215. CEC Tx Destination Register (CEC_TX_DEST).....	1734
13-216. CEC Setup Register (CEC_SETUP) .....	1735
13-217. CEC Tx Command Register (CEC_TX_COMMAND).....	1735
13-218. CEC Tx Operand Registers (CEC_TX_OPERAND_0-CEC_TX_OPERAND_14) .....	1736
13-219. CEC Transmit Data Register (CEC_TRANSMIT_DATA).....	1736
13-220. CEC Capture ID0 Register (CEC_CA_7_0).....	1737
13-221. CEC Capture ID0 Register (CEC_CA_15_8) .....	1737
13-222. CEC Interrupt Enable Register 0 (CEC_INIT_ENABLE_0) .....	1738
13-223. CEC Interrupt Enable Register 1 (CEC_INIT_ENABLE_1) .....	1739
13-224. CEC Interrupt Status Register 0 (CEC_INIT_STATUS_0) .....	1740
13-225. CEC Interrupt Status Register 1 (CEC_INIT_STATUS_1) .....	1741
13-226. CEC RX Control Register (CEC_RX_CONTROL).....	1742
13-227. CEC Rx Count Register (CEC_RX_COUNT) .....	1742
13-228. CEC Rx Command Header Register (CEC_RX_CMD_HEADER).....	1743
13-229. CEC Rx Command Register (CEC_RX_COMMAND) .....	1743
13-230. CEC Rx Operand Registers (CEC_RX_OPERAND_0-CEC_RX_OPERAND_14).....	1744
13-231. TMDS Control Register 2 (TMDS_CNTL2).....	1745
13-232. TMDS Control Register 3 (TMDS_CNTL3).....	1746
13-233. BIST Control Register (BIST_CNTL).....	1747
13-234. TMDS Control Register 9 (TMDS_CNTL9).....	1747
14-1. Interrupt Controller .....	1749
14-2. Interrupt Controller Block Diagram .....	1750
14-3. ARM A8 Subsystem INTC Integration.....	1751
14-4. IRQ/FIQ Processing Sequence.....	1758
14-5. Nested IRQ/FIQ Processing Sequence .....	1762
14-6. INTCPS_REVISION Register.....	1765
14-7. INTCPS_SYSCONFIG Register.....	1765
14-8. INTCPS_SYSSTATUS Register .....	1766
14-9. INTCPS_SIR_IRQ Register.....	1766
14-10. INTCPS_SIR_FIQ Register .....	1767
14-11. INTCPS_CONTROL Register .....	1767
14-12. INTCPS_PROTECTION Register.....	1768
14-13. INTCPS_IDLE Register.....	1768
14-14. INTCPS_IRQ_PRIORITY Register .....	1769



14-15. INTCPS_FIQ_PRIORITY Register .....	1769
14-16. INTCPS_THRESHOLD Register .....	1770
14-17. INTCPS_ITRn Register .....	1770
14-18. INTCPS_MIRn Register .....	1771
14-19. INTCPS_MIR_CLEARn Register .....	1771
14-20. INTCPS_MIR_SETn Register .....	1771
14-21. INTCPS_ISR_SETn Register .....	1772
14-22. INTCPS_ISR_CLEARn Register .....	1772
14-23. INTCPS_PENDING_IRQn Register .....	1772
14-24. INTCPS_PENDING_FIQn Register .....	1773
14-25. INTCPS_ILRm Register .....	1773
15-1. I2C Functional Block Diagram .....	1775
15-2. Multiple I2C Modules Connected.....	1776
15-3. Bit Transfer on the I2C Bus .....	1777
15-4. Start and Stop Condition Events .....	1778
15-5. I2C Data Transfer .....	1778
15-6. I2C Data Transfer Formats.....	1779
15-7. Arbitration Procedure Between Two Master Transmitters .....	1780
15-8. Synchronization of Two I2C Clock Generators.....	1780
15-9. Receive FIFO Interrupt Request Generation .....	1782
15-10. Transmit FIFO Interrupt Request Generation .....	1783
15-11. Receive FIFO DMA Request Generation .....	1784
15-12. Transmit FIFO DMA Request Generation (High Threshold).....	1784
15-13. Transmit FIFO DMA Request Generation (Low Threshold) .....	1785
15-14. I2C_REVNB_LO Register (Module Revision) (LOW BYTES) .....	1789
15-15. I2C_REVNB_HI Register (HIGH BYTES) (Module Revision) .....	1790
15-16. I2C_SYSC Register (System Configuration) .....	1791
15-17. I2C_EOI Register (I2C End of Interrupt) .....	1792
15-18. I2C_IRQSTATUS_RAW Register (I2C Status Raw).....	1793
15-19. I2C_IRQSTATUS Register (I2C Status).....	1797
15-20. I2C_IRQENABLE_SET Register (I2C Interrupt Enable Set) .....	1799
15-21. I2C_IRQENABLE_CLR Register (I2C Interrupt Enable Clear) .....	1801
15-22. I2C_WE Register (I2C Wakeup Enable) .....	1803
15-23. I2C_DMARXENABLE_SET Register (Receive DMA Enable Set) .....	1806
15-24. I2C_DMATXENABLE_SET Register (Transmit DMA Enable Set) .....	1806
15-25. I2C_DMARXENABLE_CLR Register (Receive DMA Enable Clear) .....	1807
15-26. I2C_DMATXENABLE_CLR Register (Transmit DMA Enable Clear) .....	1807
15-27. I2C_DMARXWAKE_EN Register (Receive DMA Wakeup) .....	1808
15-28. I2C_DMATXWAKE_EN Register (Transmit DMA Wakeup) .....	1810
15-29. I2C_SYSS Register (System Status) .....	1812
15-30. I2C_BUF Register (Buffer Configuration) .....	1813
15-31. I2C_CNT Register (Data Counter) .....	1815
15-32. I2C_DATA Register (Data Access) .....	1816
15-33. I2C_CON Register (I2C Configuration).....	1817
15-34. I2C_OA Register (I2C Own Address) .....	1819
15-35. I2C_SA Register (I2C Own Address).....	1820
15-36. I2C_PSC Register (I2C Own Address).....	1821
15-37. Clock Divider.....	1821
15-38. I2C_SCLL Register (I2C SCL Low Time) .....	1822

15-39. I2C_SCLH Register (I2C SCL High Time) .....	1822
15-40. I2C_SYSTEST Register (System Test) .....	1823
15-41. I2C_BUFSTAT Register (I2C Buffer Status).....	1826
15-42. I2C_OA1 Register (OA1) (Own Address 1).....	1827
15-43. I2C_OA2 Register (I2C Own Address 2).....	1828
15-44. I2C_OA3 Register (I2C Own Address 3).....	1829
15-45. I2C_ACTOA Register (Active Own Address) .....	1830
15-46. I2C_SBLOCK Register (I2C Clock Blocking Enable).....	1831
16-1. McASP Block Diagram .....	1835
16-2. McASP to Parallel 2-Channel DACs.....	1836
16-3. McASP to 6-Channel DAC and 2-Channel DAC .....	1836
16-4. McASP to Digital Amplifier .....	1837
16-5. McASP as Digital Audio Encoder .....	1837
16-6. McASP as 16 Channel Digital Processor .....	1837
16-7. TDM Format–6 Channel TDM Example .....	1838
16-8. TDM Format Bit Delays from Frame Sync .....	1839
16-9. Inter-Integrated Sound (I2S) Format.....	1839
16-10. Biphase-Mark Code (BMC) .....	1840
16-11. S/PDIF Subframe Format .....	1841
16-12. S/PDIF Frame Format .....	1842
16-13. Definition of Bit, Word, and Slot .....	1843
16-14. Bit Order and Word Alignment Within a Slot Examples .....	1843
16-15. Definition of Frame and Frame Sync Width .....	1844
16-16. Transmit Clock Generator Block Diagram .....	1846
16-17. Receive Clock Generator Block Diagram .....	1847
16-18. Frame Sync Generator Block Diagram .....	1848
16-19. Burst Frame Sync Mode.....	1850
16-20. Transmit DMA Event (AXEVT) Generation in TDM Time Slots .....	1852
16-21. Individual Serializer and Connections Within McASP .....	1857
16-22. Receive Format Unit .....	1859
16-23. Transmit Format Unit .....	1859
16-24. McASP I/O Pin Control Block Diagram.....	1861
16-25. Processor Service Time Upon Transmit DMA Event (AXEVT) .....	1863
16-26. Processor Service Time Upon Receive DMA Event (AREVT) .....	1865
16-27. McASP Audio FIFO (AFIFO) Block Diagram .....	1867
16-28. Data Flow Through Transmit Format Unit, Illustrated .....	1870
16-29. Data Flow Through Receive Format Unit, Illustrated .....	1872
16-30. Transmit Clock Failure Detection Circuit Block Diagram.....	1876
16-31. Receive Clock Failure Detection Circuit Block Diagram .....	1877
16-32. Serializers in Loopback Mode .....	1878
16-33. Audio Mute (AMUTE) Block Diagram.....	1884
16-34. DMA Events in an Audio Example–Two Events (Scenario 1).....	1886
16-35. DMA Events in an Audio Example–Four Events (Scenario 2) .....	1886
16-36. DMA Events in an Audio Example .....	1887
16-37. Revision Identification Register (REV) .....	1891
16-38. Pin Function Register (PFUNC) .....	1891
16-39. Pin Direction Register (PDIR).....	1893
16-40. Pin Data Output Register (PDOUT).....	1895
16-41. Pin Data Input Register (PDIN).....	1897



16-42. Pin Data Set Register (PDSET) .....	1899
16-43. Pin Data Clear Register (PDCLR).....	1901
16-44. Global Control Register (GBLCTL).....	1903
16-45. Audio Mute Control Register (AMUTE).....	1905
16-46. Digital Loopback Control Register (DLBCTL) .....	1907
16-47. Digital Mode Control Register (DITCTL) .....	1908
16-48. Receiver Global Control Register (RGBLCTL) .....	1909
16-49. Receive Format Unit Bit Mask Register (RMASK).....	1910
16-50. Receive Bit Stream Format Register (RFMT) .....	1911
16-51. Receive Frame Sync Control Register (AFSRCTL) .....	1913
16-52. Receive Clock Control Register (ACLKCTL) .....	1914
16-53. Receive High-Frequency Clock Control Register (AHCLKCTL) .....	1915
16-54. Receive TDM Time Slot Register (RTDM) .....	1916
16-55. Receiver Interrupt Control Register (RINTCTL).....	1917
16-56. Receiver Status Register (RSTAT) .....	1918
16-57. Current Receive TDM Time Slot Registers (RSLOT) .....	1919
16-58. Receive Clock Check Control Register (RCLKCHK) .....	1920
16-59. Receiver DMA Event Control Register (REVTCTL) .....	1921
16-60. Transmitter Global Control Register (XGBLCTL) .....	1922
16-61. Transmit Format Unit Bit Mask Register (XMASK) .....	1923
16-62. Transmit Bit Stream Format Register (XFMT).....	1924
16-63. Transmit Frame Sync Control Register (AFSXCTL).....	1926
16-64. Transmit Clock Control Register (ACLKXCTL).....	1927
16-65. Transmit High-Frequency Clock Control Register (AHCLKXCTL).....	1928
16-66. Transmit TDM Time Slot Register (XTDM) .....	1929
16-67. Transmitter Interrupt Control Register (XINTCTL) .....	1930
16-68. Transmitter Status Register (XSTAT).....	1931
16-69. Current Transmit TDM Time Slot Register (XSLOT) .....	1932
16-70. Transmit Clock Check Control Register (XCLKCHK).....	1933
16-71. Transmitter DMA Event Control Register (XEVTCTL).....	1934
16-72. Serializer Control Registers (SRCTL <sub>n</sub> ) .....	1935
16-73. DIT Left Channel Status Registers (DITCSRA0-DITCSRA5) .....	1936
16-74. DIT Right Channel Status Registers (DITCSRB0-DITCSRB5).....	1936
16-75. DIT Left Channel User Data Registers (DITUDRA0-DITUDRA5).....	1936
16-76. DIT Right Channel User Data Registers (DITUDRB0-DITUDRB5).....	1936
16-77. Transmit Buffer Registers (XBUF <sub>n</sub> ).....	1937
16-78. Receive Buffer Registers (RBUF <sub>n</sub> ) .....	1937
16-79. Write FIFO Control Register (WFIFOCTL).....	1938
16-80. Write FIFO Status Register (WFIFOSTS).....	1939
16-81. Read FIFO Control Register (RFIFOCTL) .....	1940
16-82. Read FIFO Status Register (RFIFOSTS) .....	1941
17-1. MMC/SD/SDIO Overview .....	1943
17-2. MMC/SD Connectivity to an MMC/SD Card .....	1945
17-3. MMC/SD Connectivity to an MMC/SD Card .....	1946
17-4. Sequential Read Operation (MMC Cards Only).....	1948
17-5. Sequential Write Operation (MMC Cards Only).....	1948
17-6. Multiple Block Read Operation (MMC Cards Only) .....	1949
17-7. Multiple Block Write Operation (MMC Cards Only) .....	1949
17-8. Command Token Format.....	1950

17-9. 48-Bit Response Packet (R1, R3, R4, R5, R6).....	1950
17-10. 136-Bit Response Packet (R2) .....	1950
17-11. Data Packet for Sequential Transfer (1-Bit) .....	1951
17-12. Data Packet for Block Transfer (1-Bit) .....	1951
17-13. Data Packet for Block Transfer (4-Bit).....	1951
17-14. Data Packet for Block Transfer (8-Bit).....	1952
17-15. DMA Receive Mode.....	1960
17-16. DMA Transmit Mode .....	1961
17-17. Buffer Management for a Write.....	1963
17-18. Buffer Management for a Read .....	1964
17-19. Busy Timeout for R1b, R5b Responses.....	1967
17-20. Busy Timeout After Write CRC Status .....	1967
17-21. Write CRC Status Timeout.....	1968
17-22. Read Data Timeout .....	1968
17-23. Boot Acknowledge Timeout When Using CMD0.....	1969
17-24. Boot Acknowledge Timeout When CMD Held Low .....	1969
17-25. Auto CMD12 Timing During Write Transfer.....	1970
17-26. Auto Command 12 Timings During Read Transfer .....	1971
17-27. Output Driven on Falling Edge .....	1973
17-28. Output Driven on Rising Edge.....	1974
17-29. Boot Mode With CMD0 .....	1975
17-30. Boot Mode With CMD Line Tied to 0 .....	1975
17-31. MMC/SD/SDIO Controller Software Reset Flow .....	1979
17-32. MMC/SD/SDIO Controller Bus Configuration Flow .....	1980
17-33. MMC/SD/SDIO Controller Card Identification and Selection - Part 1 .....	1981
17-34. MMC/SD/SDIO Controller Card Identification and Selection - Part 2 .....	1982
17-35. IP Revision Identifier Register (MMCHS_HL_REV) .....	1984
17-36. IP Module Hardware Configuration Register (MMCHS_HL_HWINFO) .....	1985
17-37. Clock Management Configuration (MMCHS_HL_SYSCONFIG .....	1986
17-38. System Configuration Register (MMCHS_SYSCONFIG) .....	1987
17-39. System Status Register (MMCHS_SYSSTATUS) .....	1989
17-40. Card Status Response Error (MMCHS_CSRE) .....	1989
17-41. System Test Register (MMCHS_SYSTEST) .....	1990
17-42. Configuration Register (MMCHS_CON).....	1994
17-43. Power Counter Register (MMCHS_PWCNT).....	1998
17-44. Card Status Response Error (MMCHS_SDMASA) .....	1998
17-45. Transfer Length Configuration Register (MMCHS_BLK).....	1999
17-46. Command Argument Register (MMCHS_ARG).....	2000
17-47. Command and Transfer Mode Register (MMCHS_CMD) .....	2000
17-48. Command Response[31:0] Register (MMCHS_RSP10) .....	2004
17-49. Command Response[63:32] Register (MMCHS_RSP32) .....	2004
17-50. Command Response[95:64] Register (MMCHS_RSP54) .....	2005
17-51. Command Response[127:96] Register (MMCHS_RSP76) .....	2005
17-52. Data Register (MMCHS_DATA).....	2006
17-53. Present State Register (MMCHS_PSTATE).....	2007
17-54. Control Register (MMCHS_HCTL) .....	2009
17-55. SD System Control Register (MMCHS_SYSCTL) .....	2012
17-56. Interrupt Status Register (MMCHS_STAT) .....	2014
17-57. Interrupt SD Enable Register (MMCHS_IE) .....	2019

17-58. Interrupt Signal Enable Register (MMCHS_ISE).....	2022
17-59. Auto CMD12 Error Status Register (MMCHS_AC12) .....	2025
17-60. Capabilities Register (MMCHS_CAPA) .....	2026
17-61. Interrupt Signal Enable Register (MMCHS_FE).....	2028
17-62. ADMA Error Status Register (MMCHS_ADMAES) .....	2030
17-63. ADMA System Address Low Bits (MMCHS_ADMASAL) .....	2031
17-64. ADMA System Address High Bits Register (MMCHS_ADMASAH) .....	2031
17-65. Versions Register (MMCHS_REV).....	2032
18-1. PCIe Subsystem (PCIESS) Block Diagram.....	2036
18-2. Address Space Zero Regions .....	2045
18-3. PCI Express Power Management State Transitions.....	2053
18-4. ASPM Link State Transitions Diagram .....	2054
18-5. Software driven Link Power State Transition .....	2054
18-6. PID Register .....	2063
18-7. CMD_STATUS Register.....	2063
18-8. CFG_SETUP Register.....	2065
18-9. IOBASE Register .....	2065
18-10. TLPCFG Register .....	2065
18-11. RSTCMD Register .....	2066
18-12. PMCMD Register.....	2066
18-13. PMCFG Register .....	2067
18-14. ACT_STATUS Register .....	2067
18-15. OB_SIZE Register.....	2067
18-16. DIAG_CTRL Register.....	2068
18-17. ENDIAN Register .....	2068
18-18. PRIORITY Register .....	2069
18-19. IRQ_EOI Register .....	2069
18-20. MSI_IRQ Register .....	2069
18-21. EP_IRQ_SET Register .....	2070
18-22. EP_IRQ_CLR Register .....	2070
18-23. EP_IRQ_STATUS Register .....	2071
18-24. GPR0 Register.....	2071
18-25. GPR1 Register.....	2071
18-26. GPR2 Register.....	2071
18-27. GPR3 Register.....	2072
18-28. MSI0_STATUS_RAW Register.....	2072
18-29. MSI0_IRQ_STATUS Register .....	2072
18-30. MSI0_IRQ_ENABLE_SET Register .....	2073
18-31. MSI0_IRQ_ENABLE_CLR Register .....	2073
18-32. IRQ_STATUS_RAW Register .....	2073
18-33. IRQ_STATUS Register .....	2074
18-34. IRQ_ENABLE_SET Register .....	2074
18-35. IRQ_ENABLE_CLR Register .....	2075
18-36. ERR_IRQ_STATUS_RAW Register .....	2075
18-37. ERR_IRQ_STATUS Register.....	2076
18-38. ERR_IRQ_ENABLE_SET Register .....	2076
18-39. ERR_IRQ_ENABLE_CLR Register .....	2077
18-40. PMRST_IRQ_STATUS_RAW Register .....	2077
18-41. PMRST_IRQ_STATUS Register .....	2078

18-42. PMRST_ENABLE_SET Register.....	2078
18-43. PMRST_ENABLE_CLR Register .....	2079
18-44. OB_OFFSET_INDEXn Register.....	2079
18-45. OB_OFFSETn_HI Register .....	2079
18-46. IB_BAR0 Register .....	2080
18-47. IB_START0_LO Register .....	2080
18-48. IB_START0_HI Register .....	2080
18-49. IB_OFFSET0 Register.....	2081
18-50. IB_BAR1 Register .....	2081
18-51. IB_START1_LO Register .....	2082
18-52. IB_START1_HI Register .....	2082
18-53. IB_OFFSET1 Register.....	2082
18-54. IB_BAR2 Register .....	2083
18-55. IB_START2_LO Register .....	2083
18-56. IB_START2_HI Register .....	2083
18-57. IB_OFFSET2 Register.....	2084
18-58. IB_BAR3 Register .....	2084
18-59. IB_START3_LO Register .....	2084
18-60. IB_START3_HI Register .....	2085
18-61. IB_OFFSET3 Register.....	2085
18-62. PCS_CFG0 Register.....	2085
18-63. PCS_CFG1 Register.....	2086
18-64. PCS_STATUS Register .....	2086
18-65. SERDES_STATUS Register.....	2087
18-66. SERDES_RXCFG0 Register .....	2087
18-67. SERDES_RXCFG1 Register .....	2089
18-68. SERDES_RXCFG2 Register .....	2091
18-69. SERDES_RXCFG3 Register .....	2092
18-70. SERDES_RXCFG4 Register .....	2093
18-71. SERDES_TXCFG0 Register.....	2095
18-72. SERDES_TXCFG1 Register.....	2098
18-73. SERDES_TXCFG2 Register.....	2100
18-74. SERDES_TXCFG3 Register.....	2101
18-75. SERDES_TXCFG4 Register.....	2102
18-76. VENDOR_DEVICE_ID Register.....	2103
18-77. STATUS_COMMAND Register.....	2103
18-78. CLASSCODE_REVID Register.....	2104
18-79. BIST_HEADER Register .....	2105
18-80. BAR0 Register .....	2105
18-81. BAR1 Register .....	2106
18-82. BAR1 Register .....	2107
18-83. BAR2 Register .....	2107
18-84. BAR3 Register .....	2108
18-85. BAR3 Register .....	2108
18-86. BAR4 Register .....	2108
18-87. BAR5 Register .....	2109
18-88. BAR5 Register .....	2109
18-89. CARDBUS Register.....	2110
18-90. SUBSYS_VNDR_ID Register.....	2110

18-91. EXPNSN_ROM Register .....	2110
18-92. CAP_PTR Register .....	2111
18-93. Reserved Register .....	2111
18-94. INT_PIN Register.....	2112
18-95. BIST_HEADER Register .....	2112
18-96. BAR0 Register .....	2113
18-97. BAR1 Register.....	2113
18-98. BAR1 Register.....	2114
18-99. BUSNUM Register .....	2114
18-100. SECSTAT Register .....	2115
18-101. MEMSPACE Register .....	2115
18-102. PREFETCH_MEM Register .....	2116
18-103. PREFETCH_BASE Register .....	2116
18-104. PREFETCH_LIMIT Register.....	2117
18-105. IOSPACE Register.....	2117
18-106. CAP_PTR Register .....	2117
18-107. EXPNSN_ROM Register.....	2118
18-108. BRIDGE_INT Register .....	2118
18-109. PMCAP Register .....	2119
18-110. PM_CTL_STAT Register .....	2120
18-111. MSI_CAP Register.....	2121
18-112. MSI_LOW32 Register .....	2121
18-113. MSI_UP32 Register .....	2121
18-114. MSI_DATA Register .....	2122
18-115. PCIES_CAP Register .....	2123
18-116. DEVICE_CAP Register .....	2123
18-117. DEV_STAT_CTRL Register .....	2124
18-118. LINK_CAP Register .....	2125
18-119. LINK_STAT_CTRL Register.....	2126
18-120. SLOT_CAP Register .....	2127
18-121. SLOT_STAT_CTRL Register.....	2127
18-122. ROOT_CTRL_CAP Register .....	2128
18-123. ROOT_STATUS Register.....	2129
18-124. DEV_CAP2 Register .....	2129
18-125. DEV_STAT_CTRL2 Register.....	2130
18-126. LINK_CTRL2 Register .....	2130
18-127. PCIE_EXTCAP Register .....	2131
18-128. PCIE_UNCERR Register .....	2132
18-129. PCIE_UNCERR_MASK Register .....	2132
18-130. PCIE_UNCERR_SVRTY Register.....	2133
18-131. PCIE_CERR Register .....	2134
18-132. PCIE_CERR_MASK Register .....	2134
18-133. PCIE_ACCR Register .....	2135
18-134. HDR_LOG0 Register .....	2135
18-135. HDR_LOG1 Register .....	2136
18-136. HDR_LOG2 Register .....	2136
18-137. HDR_LOG3 Register .....	2136
18-138. RC_ERR_CMD Register.....	2137
18-139. RC_ERR_ST Register .....	2137

18-140. ERR_SRC_ID Register .....	2138
18-141. PL_ACKTIMER Register .....	2138
18-142. PL_OMSG Register .....	2139
18-143. PL_FORCE_LINK Register .....	2139
18-144. ACK_FREQ Register .....	2139
18-145. PL_LINK_CTRL Register .....	2140
18-146. LANE_SKEW Register .....	2141
18-147. SYM_NUM Register .....	2141
18-148. SYMTIMER_FLTMASK Register .....	2142
18-149. FLT_MASK2 Register .....	2143
18-150. DEBUG0 Register .....	2143
18-151. DEBUG1 Register .....	2144
18-152. PL_GEN2 Register .....	2145
19-1. RTC Block Diagram .....	2147
19-2. RTC Functional Block Diagram .....	2148
19-3. Kick Register State Machine Diagram .....	2150
19-4. Flow Control for Updating RTC Registers .....	2152
19-5. Compensation Illustration .....	2153
19-6. Seconds Register (SECONDS_REG) .....	2156
19-7. Minutes Register (MINUTES_REG) .....	2156
19-8. Hours Register (HOURS_REG) .....	2157
19-9. Days of the Month Register (DAYS_REG) .....	2157
19-10. Month Register (MONTHS_REG) .....	2158
19-11. Year Register (YEARS_REG) .....	2158
19-12. Day of the Week Register (WEEKS_REG) .....	2159
19-13. Alarm Second Register (ALARM_SECONDS_REG) .....	2159
19-14. Alarm Minute Register (ALARM_MINUTES_REG) .....	2160
19-15. Alarm Hour Register (ALARM_HOURS_REG) .....	2160
19-16. Alarm Day of the Month (ALARM_DAYS_REG) .....	2161
19-17. Alarm Month Register (ALARM_MONTHS_REG) .....	2161
19-18. Alarm Year Register (ALARM_YEARS_REG) .....	2162
19-19. Control Register (CTRL_REG) .....	2163
19-20. Status Register (STATUS_REG) .....	2165
19-21. Interrupt Register (INTERRUPTS_REG) .....	2166
19-22. Compensation (LSB) Register (COMP_LSB_REG) .....	2167
19-23. Compensation (MSB) Register (COMP_MSB_REG) .....	2168
19-24. Oscillator Register (OSC_REG) .....	2169
19-25. Scratch Registers (SCRATCHx_REG) .....	2169
19-26. Kick0 Register (KICK0R) .....	2170
19-27. Kick1 Register (KICK1R) .....	2170
19-28. RTC Revision Register (RTC_REVISION) .....	2171
19-29. System Configuration Register (RTC_SYSCONFIG) .....	2171
19-30. Wakeup Enable Register (RTC_IRQWAKEEN) .....	2172
20-1. SATA Core Block Diagram .....	2176
20-2. HBA Capabilities Register (CAP) .....	2206
20-3. Global HBA Control Register (GHC) .....	2207
20-4. Interrupt Status Register (IS) .....	2208
20-5. Ports Implemented Register (PI) .....	2209
20-6. AHCI Version Register (VS) .....	2209



20-7.	Command Completion Coalescing Control Register (CCC_CTL) .....	2210
20-8.	Command Completion Coalescing Ports Register (CCC_PORTS).....	2211
20-9.	BIST Active FIS Register (BISTAFR).....	2212
20-10.	BIST Control Register (BISTCR) .....	2213
20-11.	BIST FIS Count Register (BISTFCTR) .....	2215
20-12.	BIST Status Register (BISTSR) .....	2215
20-13.	BIST DWORD Error Count Register (BISTDECR).....	2216
20-14.	BIST DWORD Error Count Register (TIMER1MS) .....	2216
20-15.	Global Parameter 1 Register (GPARAM1R).....	2217
20-16.	Global Parameter 2 Register (GPARAM2R).....	2218
20-17.	Port Parameter Register (PPARAMR).....	2219
20-18.	Version Register (VERSIONR) .....	2220
20-19.	ID Register (IDR) .....	2220
20-20.	Port Command List Base Address Register (POCLB) .....	2221
20-21.	Port FIS Base Address Register (POFB) .....	2221
20-22.	Port Interrupt Status Register (POIS) .....	2222
20-23.	Port Interrupt Enable Register (POIE) .....	2224
20-24.	Port Command Register (POCMD).....	2225
20-25.	Port Task File Data Register (POTFD) .....	2227
20-26.	Port Signature Register (POSIG) .....	2228
20-27.	Port Serial ATA Status Register (POSSTS).....	2228
20-28.	Port Serial ATA Control Register (POSCTL) .....	2230
20-29.	Port Serial ATA Error Register (POSERR) .....	2231
20-30.	Port Serial ATA Active Register (POSACT) .....	2233
20-31.	Port Command Issue Register (POCI) .....	2233
20-32.	Port Serial ATA Notification Register (POSNTF) .....	2234
20-33.	Port DMA Control Register (PODMACR) .....	2235
20-34.	Idle Register (IDLE) .....	2237
20-35.	PHY Configuration Receive 0 Register (PHY_CFGRX0) .....	2238
20-36.	PHY Configuration Receive 1 Register (PHY_CFGRX1) .....	2240
20-37.	PHY Configuration Receive 2 Register (PHY_CFGRX2) .....	2241
20-38.	PHY Configuration Receive 3 Register (PHY_CFGRX3) .....	2242
20-39.	PHY Configuration Receive 4 Register (PHY_CFGRX4) .....	2244
20-40.	Receive Bus PHY-to-Controller Status Register (PHY_STSRX).....	2245
20-41.	PHY Configuration Transmit 0 Register (PHY_CFGTX0).....	2246
20-42.	SERDES_TXCFG1 Register.....	2249
20-43.	PHY Configuration Transmit 2 Register (PHY_CFGTX2).....	2251
20-44.	PHY Configuration Transmit 3 Register (PHY_CFGTX3).....	2253
20-45.	PHY Configuration Transmit 4 Register (PHY_CFGTX4).....	2254
20-46.	Transmit Bus Controller-to-PHY Status Register (PHY_STSTX) .....	2254
20-47.	SATA0 SerDes PLL Configuration Register 0 (SATA0_PLLCFG0) .....	2255
20-48.	SATA0 SerDes PLL Configuration Register 1 (SATA0_PLLCFG1) .....	2257
20-49.	SATA0 SerDes PLL Configuration Register 2 (SATA0_PLLCFG2) .....	2258
20-50.	SATA0 SerDes PLL Configuration Register 3 (SATA0_PLLCFG3) .....	2259
20-51.	SATA0 SerDes PLL Configuration Register 4 (SATA0_PLLCFG4) .....	2260
20-52.	SATA0 SerDes PLL Status Register (SATA0_PLLSTATUS) .....	2262
20-53.	SATA0 SerDes Receive Status Register (SATA0_RXSTATUS).....	2262
20-54.	SATA0 SerDes Transmit Status Register (SATA0_TXSTATUS) .....	2263
20-55.	SATA0 SerDes TEST Configuration Register (SATA0_TESTCFG).....	2263



20-56. Clock Domain Power Control Register (CM_DEFAULT_L3_MED_CLKSTCTRL) .....	2264
20-57. Clock Domain SATA Control Register (CM_DEFAULT_SATA_CLKCTRL).....	2265
21-1. SPI System Overview .....	2267
21-2. SPI Full-Duplex Transmission .....	2269
21-3. SPI Half-Duplex Transmission (Receive-only Slave) .....	2270
21-4. SPI Half-Duplex Transmission (Transmit-Only Slave).....	2270
21-5. Phase and Polarity Combinations.....	2272
21-6. Full Duplex Single Transfer Format with PHA = 0 .....	2273
21-7. Full Duplex Single Transfer Format With PHA = 1 .....	2274
21-8. Continuous Transfers With $\overline{\text{SPT\_SCS}}[n]$ Maintained Active (Single-Data-Pin Interface Mode) .....	2279
21-9. Continuous Transfers With $\overline{\text{SPT\_SCS}}[n]$ Maintained Active (Dual-Data-Pin Interface Mode) .....	2279
21-10. Extended SPI Transfer With Start Bit PHA = 1.....	2281
21-11. Chip-Select $\overline{\text{SPT\_SCS}}[n]$ Timing Controls .....	2282
21-12. Transmit/Receive Mode With No FIFO Used.....	2285
21-13. Transmit/Receive Mode With Only Receive FIFO Enabled .....	2285
21-14. Transmit/Receive Mode With Only Transmit FIFO Used .....	2286
21-15. Transmit/Receive Mode With Both FIFO Direction Used .....	2286
21-16. Transmit-Only Mode With FIFO Used .....	2287
21-17. Receive-Only Mode With FIFO Used .....	2287
21-18. Buffer Almost Full Level (AFL).....	2288
21-19. Buffer Almost Empty Level (AEL) .....	2289
21-20. Master Single Channel Initial Delay.....	2290
21-21. 3-Pin Mode System Overview .....	2291
21-22. Example of SPI Slave with One Master and Multiple Slave Devices on Channel 0.....	2293
21-23. SPI Half-Duplex Transmission (Receive-Only Slave) .....	2295
21-24. SPI Half-Duplex Transmission (Transmit-Only Slave).....	2296
21-25. McSPI IP Revision Register (MCSPI_HL_REV) .....	2307
21-26. McSPI IP Hardware Information Register (MCSPI_HL_HWINFO) .....	2308
21-27. McSPI IP System Configuration Register (MCSPI_HL_SYSCONFIG) .....	2309
21-28. McSPI Revision Register (MCSPI_REVISION) .....	2310
21-29. McSPI System Configuration Register (MCSPI_SYSCONFIG).....	2311
21-30. McSPI System Status Register (MCSPI_SYSSTATUS) .....	2312
21-31. McSPI Interrupt Status Register (MCSPI_IRQSTATUS).....	2313
21-32. McSPI Interrupt Enable Register (MCSPI_IRQENABLE).....	2316
21-33. McSPI Wakeup Enable Register (MCSPI_WAKEUPENABLE) .....	2318
21-34. McSPI System Test Register (MCSPI_SYST) .....	2319
21-35. McSPI Module Control Register (MCSPI_MODULCTRL) .....	2321
21-36. McSPI Channel (i) Configuration Register (MCSPI_CH(i)CONF).....	2323
21-37. McSPI Channel (i) Status Register (MCSPI_CH(i)STAT).....	2327
21-38. McSPI Channel (i) Control Register (MCSPI_CH(I)CTRL) .....	2328
21-39. McSPI Channel (i) Transmit Register (MCSPI_TX(i)) .....	2329
21-40. McSPI Channel (i) Receive Register (MCSPI_RX(i)).....	2329
21-41. McSPI Transfer Levels Register (MCSPI_XFERLEVEL) .....	2330
21-42. DMA Address Aligned FIFO Transmitter Register (MCSPI_DAFTX).....	2331
21-43. DMA Address Aligned FIFO Receiver Register (MCSPI_DAFRX) .....	2331
22-1. Timer Block Diagram .....	2334
22-2. GP Timers External System Interface .....	2335
22-3. TCRR Timing Value.....	2336
22-4. Capture Wave Example for CAPT_MODE = 0 .....	2337

22-5. Capture Wave Example for CAPT_MODE = 1 .....	2338
22-6. Timing Diagram of Pulse-Width Modulation with SCPWM = 0 .....	2339
22-7. Timing Diagram of Pulse-Width Modulation with SCPWM = 1 .....	2340
22-8. TIDR Register.....	2346
22-9. TIOCP_CFG Register .....	2347
22-10. IRQ_EOI Register .....	2348
22-11. IRQSTATUS_RAW Register.....	2349
22-12. IRQSTATUS Register .....	2350
22-13. IRQENABLE_SET Register.....	2351
22-14. IRQENABLE_CLR Register.....	2352
22-15. IRQWAKEEN Register .....	2353
22-16. TCLR Register .....	2353
22-17. TCRR Register .....	2355
22-18. TLDR Register .....	2355
22-19. TTGR Register.....	2356
22-20. TWPS Register .....	2356
22-21. TMAR Register .....	2357
22-22. TCAR1 Register .....	2357
22-23. TSICR Register.....	2358
22-24. TCAR2 Register .....	2358
23-1. UART to UART Connection With Full Handshaking .....	2363
23-2. UART Frame Data Format .....	2363
23-3. UART IrDA to External IR Device .....	2367
23-4. IrDA SIR Frame Format .....	2368
23-5. IrDA SIR Encoding Mechanism .....	2369
23-6. IrDA SIR Decoding Mechanism .....	2370
23-7. SIR Free Format Mode .....	2371
23-8. MIR Transmit Frame Format.....	2373
23-9. MIR Baud Rate Adjustment Mechanism .....	2374
23-10. Serial Infrared Interaction Pulse (SIP).....	2374
23-11. RC-5 Bit Encoding .....	2377
23-12. SIRC Bit Encoding .....	2377
23-13. RC-5 Standard Packet Format .....	2378
23-14. SIRC Packet Format .....	2378
23-15. SIRC Bit Transmission Example .....	2378
23-16. CIR Pulse Modulation.....	2379
23-17. CIR Modulation Duty Cycle .....	2380
23-18. FIFO Management .....	2381
23-19. Receive FIFO Interrupt Request Generation .....	2382
23-20. Transmit FIFO Interrupt Request Generation .....	2382
23-21. Receive FIFO DMA Request Generation (32 Characters).....	2384
23-22. Transmit FIFO DMA Request Generation (56 Spaces) .....	2384
23-23. Transmit FIFO DMA Request Generation (8 Spaces).....	2385
23-24. Transmit FIFO DMA Request Generation (1 Space) .....	2385
23-25. Transmission Process .....	2386
23-26. Reception Process .....	2386
23-27. BAUD Rate Generator .....	2391
23-28. Receiver Holding Register (RHR) .....	2395
23-29. Transmit Holding Register (THR) .....	2395

23-30. UART Interrupt Enable Register (IER) .....	2396
23-31. IrDA Interrupt Enable Register (IER) .....	2397
23-32. CIR Interrupt Enable Register (IER) .....	2398
23-33. UART Interrupt Identification Register (IIR).....	2399
23-34. IrDA Interrupt Identification Register (IIR).....	2400
23-35. CIR Interrupt Identification Register (IIR) .....	2401
23-36. FIFO Control Register (FCR) .....	2402
23-37. Line Control Register (LCR) .....	2403
23-38. Modem Control Register (MCR).....	2404
23-39. UART Line Status Register (LSR) .....	2405
23-40. IrDA Line Status Register (LSR) .....	2406
23-41. CIR Line Status Register (LSR) .....	2407
23-42. Modem Status Register (MSR).....	2408
23-43. Transmission Control Register (TCR) .....	2409
23-44. Scratchpad Register (SPR) .....	2409
23-45. Trigger Level Register (TLR) .....	2410
23-46. Mode Definition Register 1 (MDR1).....	2411
23-47. Mode Definition Register 2 (MDR2).....	2412
23-48. Mode Definition Register 3 (MDR3).....	2413
23-49. Status FIFO Line Status Register (SFLSR).....	2414
23-50. RESUME Register .....	2414
23-51. Status FIFO Register Low (SFREGL) .....	2415
23-52. Status FIFO Register High (SFREGH) .....	2415
23-53. BOF Control Register (BLR) .....	2416
23-54. Auxiliary Control Register (ACREG) .....	2417
23-55. Supplementary Control Register (SCR) .....	2418
23-56. Supplementary Status Register (SSR) .....	2419
23-57. BOF Length Register (EBLR).....	2420
23-58. Module Version Register (MVR).....	2421
23-59. System Configuration Register (SYSC) .....	2422
23-60. System Status Register (SYSS).....	2422
23-61. Wake-Up Enable Register (WER).....	2423
23-62. Carrier Frequency Prescaler Register (CFPS) .....	2424
23-63. Divisor Latches Low Register (DLL) .....	2425
23-64. Divisor Latches High Register (DLH) .....	2425
23-65. Enhanced Feature Register (EFR).....	2426
23-66. XON1/ADDR1 Register.....	2427
23-67. XON2/ADDR2 Register.....	2427
23-68. XOFF1 Register .....	2428
23-69. XOFF2 Register .....	2428
23-70. Transmit Frame Length Low Register (TXFLL) .....	2429
23-71. Transmit Frame Length High Register (TXFLH) .....	2429
23-72. Received Frame Length Low Register (RXFLL) .....	2430
23-73. Received Frame Length High Register (RXFLH) .....	2430
23-74. UART Autobauding Status Register (UASR) .....	2431
24-1. USB Subsystem Block Diagram.....	2434
24-2. CPU Actions at Transfer Phases.....	2449
24-3. TX State .....	2449
24-4. RX State .....	2450

24-5. No Data Phase .....	2450
24-6. Flow Chart of Setup Stage of a Control Transfer in Peripheral Mode.....	2452
24-7. Flow Chart of Transmit Data Stage of a Control Transfer in Peripheral Mode.....	2453
24-8. Flow Chart of Receive Data Stage of a Control Transfer in Peripheral Mode .....	2454
24-9. Flow Chart of Setup Stage of a Control Transfer in Host Mode .....	2464
24-10. Flow Chart of Data Stage (IN Data Phase) of a Control Transfer in Host Mode .....	2466
24-11. Flow Chart of Data Stage (OUT Data Phase) of a Control Transfer in Host Mode .....	2468
24-12. Flow Chart of Status Stage of Zero Data Request or Write Request of a Control Transfer in Host Mode ..	2470
24-13. Chart of Status Stage of a Read Request of a Control Transfer in Host Mode.....	2472
24-14. Packet Descriptor Layout.....	2481
24-15. Buffer Descriptor (BD) Layout .....	2485
24-16. Teardown Descriptor Layout.....	2488
24-17. Relationship Between Memory Regions and Linking RAM.....	2495
24-18. High-level Transmit and Receive Data Transfer Example .....	2500
24-19. Transmit Descriptors and Queue Status Configuration .....	2501
24-20. Transmit USB Data Flow Example (Initialization) .....	2502
24-21. Receive Buffer Descriptors and Queue Status Configuration .....	2504
24-22. Receive USB Data Flow Example (Initialization).....	2505
24-23. USBSS Revision Register (REVREG).....	2507
24-24. USBSS SYSCONFIG Register (SYSCONFIG).....	2508
24-25. USBSS End of Interrupt Register (EOI) .....	2510
24-26. USBSS IRQ_STATUS_RAW (IRQSTATRAW) .....	2511
24-27. USBSS IRQ_STATUS (IRQSTAT).....	2512
24-28. USBSS IRQ_ENABLE_SET Register (IRQENABLER) .....	2513
24-29. USBSS IRQ_ENABLE_CLR Register (IRQCLEAR) .....	2514
24-30. USBSS IRQ_DMA_THRESHOLD_TX0_0 Register (IRQDMATHOLDTX00) .....	2515
24-31. USBSS IRQ_DMA_THRESHOLD_TX0_1 Register (IRQDMATHOLDTX01) .....	2515
24-32. USBSS IRQ_DMA_THRESHOLD_TX0_2 Register (IRQDMATHOLDTX02) .....	2516
24-33. USBSS IRQ_DMA_THRESHOLD_TX0_3 Register (IRQDMATHOLDTX03) .....	2516
24-34. USBSS IRQ_DMA_THRESHOLD_RX0_0 Register (IRQDMATHOLDRX00) .....	2517
24-35. USBSS IRQ_DMA_THRESHOLD_RX0_1 Register (IRQDMATHOLDRX01) .....	2517
24-36. USBSS IRQ_DMA_THRESHOLD_RX0_2 Register (IRQDMATHOLDRX02) .....	2518
24-37. USBSS IRQ_DMA_THRESHOLD_RX0_3 Register (IRQDMATHOLDRX03) .....	2518
24-38. USBSS IRQ_DMA_THRESHOLD_TX1_0 Register (IRQDMATHOLDTX10) .....	2519
24-39. USBSS IRQ_DMA_THRESHOLD_TX1_1 Register (IRQDMATHOLDTX11) .....	2519
24-40. USBSS IRQ_DMA_THRESHOLD_TX1_2 Register (IRQDMATHOLDTX12) .....	2520
24-41. USBSS IRQ_DMA_THRESHOLD_TX1_3 Register (IRQDMATHOLDTX13) .....	2520
24-42. USBSS IRQ_DMA_THRESHOLD_RX1_0 Register (IRQDMATHOLDRX10) .....	2521
24-43. USBSS IRQ_DMA_THRESHOLD_RX1_1 Register (IRQDMATHOLDRX11) .....	2521
24-44. USBSS IRQ_DMA_THRESHOLD_RX1_2 Register (IRQDMATHOLDRX12) .....	2522
24-45. USBSS IRQ_DMA_THRESHOLD_RX1_3 Register (IRQDMATHOLDRX13) .....	2522
24-46. USBSS IRQ_DMA_ENABLE_0 Register (IRQDMAENABLE0) .....	2523
24-47. USBSS IRQ_DMA_ENABLE_1 Register (IRQDMAENABLE1) .....	2525
24-48. USBSS IRQ_FRAME_THRESHOLD_TX0_0 Register (IRQFRAMETHOLDTX00) .....	2527
24-49. USBSS IRQ_FRAME_THRESHOLD_TX0_1 Register (IRQFRAMETHOLDTX01) .....	2527
24-50. USBSS IRQ_FRAME_THRESHOLD_TX0_2 Register (IRQFRAMETHOLDTX02) .....	2528
24-51. USBSS IRQ_FRAME_THRESHOLD_TX0_3 Register (IRQFRAMETHOLDTX03) .....	2528
24-52. USBSS IRQ_FRAME_THRESHOLD_RX0_0 Register (IRQFRAMETHOLDRX00).....	2529
24-53. USBSS IRQ_FRAME_THRESHOLD_RX0_1 Register (IRQFRAMETHOLDRX01).....	2529

24-54. USBSS IRQ_FRAME_THRESHOLD_RX0_2 Register (IRQFRAMETHOLDRX02).....	2530
24-55. USBSS IRQ_FRAME_THRESHOLD_RX0_3 Register (IRQFRAMETHOLDRX03).....	2530
24-56. USBSS IRQ_FRAME_THRESHOLD_TX1_0 Register (IRQFRAMETHOLDTX10) .....	2531
24-57. USBSS IRQ_FRAME_THRESHOLD_TX1_1 Register (IRQFRAMETHOLDTX11) .....	2531
24-58. USBSS IRQ_FRAME_THRESHOLD_TX1_2 Register (IRQFRAMETHOLDTX12) .....	2532
24-59. USBSS IRQ_FRAME_THRESHOLD_TX1_3 Register (IRQFRAMETHOLDTX13) .....	2532
24-60. USBSS IRQ_FRAME_THRESHOLD_RX1_0 Register (IRQFRAMETHOLDRX10).....	2533
24-61. USBSS IRQ_FRAME_THRESHOLD_RX1_1 Register (IRQFRAMETHOLDRX11).....	2533
24-62. USBSS IRQ_FRAME_THRESHOLD_RX1_2 Register (IRQFRAMETHOLDRX12).....	2534
24-63. USBSS IRQ_FRAME_THRESHOLD_RX1_3 Register (IRQFRAMETHOLDRX13).....	2534
24-64. USBSS IRQ_FRAME_ENABLE_0 Register (IRQFRAMEENABLE0) .....	2535
24-65. USBSS IRQ_FRAME_ENABLE_1 Register (IRQFRAMEENABLE1) .....	2537
24-66. USB0 Revision Register (USB0REV).....	2540
24-67. USB0 Control Register (USB0CTRL).....	2541
24-68. USB0 Status Register (USB0STAT) .....	2542
24-69. USB0 IRQ_MERGED_STATUS Register (USB0IRQMSTAT) .....	2542
24-70. USB0 IRQ_EOI Register (USB0IRQEOI) .....	2543
24-71. USB0 IRQ_STATUS_RAW_0 Register (USB0IRQSTATRAW0) .....	2544
24-72. USB0 IRQ_STATUS_RAW_1 Register (USB0IRQSTATRAW1) .....	2546
24-73. USB0 IRQ_STATUS_0 Register (USB0IRQSTAT0) .....	2548
24-74. USB0 IRQ_STATUS_1 Register (USB0IRQSTAT1) .....	2550
24-75. USB0 IRQ_ENABLE_SET_0 Register (USB0IRQENABLESET0).....	2552
24-76. USB0 IRQ_ENABLE_SET_1 Register (USB0IRQENABLESET1).....	2554
24-77. USB0 IRQ_ENABLE_CLR_0 Register (USB0IRQENABLECLR0) .....	2556
24-78. USB0 IRQ_ENABLE_CLR_1 Register (USB0IRQENABLECLR1) .....	2558
24-79. USB0 Tx Mode Register (USB0TXMODE) .....	2560
24-80. USB0 Rx Mode Register (USB0RXMODE).....	2562
24-81. USB0 Generic RNDIS EPn Size Register (USB0GENRNDISEPn) .....	2564
24-82. USB0 Auto Req Register (USB0AUTOREQ).....	2565
24-83. USB0 SRP Fix Time Register (USB0SRPFIXTIME) .....	2568
24-84. USB0 Teardown Register (USB0TDOWN) .....	2568
24-85. USB0 Threshold XDMA Idle Register .....	2569
24-86. USB0 PHY UTMI Register (USB0UTMI).....	2570
24-87. USB0 MGC UTMI Loopback Register (USB0UTMILB) .....	2571
24-88. USB0 Mode Register (USB0MODE).....	2572
24-89. USB1 Revision Register (USB1REV).....	2574
24-90. USB1 Control Register (USB1CTRL).....	2575
24-91. USB1 Status Register (USB1STAT) .....	2576
24-92. USB1 IRQ_MERGED_STATUS Register (USB1IRQMSTAT) .....	2576
24-93. USB1 IRQ_EOI Register (USB1IRQEOI) .....	2577
24-94. USB1 IRQ_STATUS_RAW_0 Register (USB1IRQSTATRAW0) .....	2578
24-95. USB1 IRQ_STATUS_RAW_1 Register (USB1IRQSTATRAW1) .....	2580
24-96. USB1 IRQ_STATUS_0 Register (USB1IRQSTAT0) .....	2582
24-97. USB1 IRQ_STATUS_1 Register (USB1IRQSTAT1) .....	2584
24-98. USB1 IRQ_ENABLE_SET_0 Register (USB1IRQENABLESET0).....	2586
24-99. USB1 IRQ_ENABLE_SET_1 Register (USB1IRQENABLESET1).....	2588
24-100. USB1 IRQ_ENABLE_CLR_0 Register (USB1IRQENABLECLR0).....	2590
24-101. USB1 IRQ_ENABLE_CLR_1 Register (USB1IREENABLECLR1) .....	2592
24-102. USB1 Tx Mode Register (USB1TXMODE) .....	2594



24-103. USB1 Rx Mode Register (USB1RXMODE) .....	2596
24-104. USB1 Generic RNDIS EP N Size Register (USB1GENRNDISEPn).....	2598
24-105. USB1 Auto Req Register (USB1AUTOREQ) .....	2599
24-106. USB1 SRP Fix Time Register (USB1SRPFIXTIME) .....	2602
24-107. USB1 Teardown Register (USB1TDOWN).....	2602
24-108. USB1 Threshold XDMA Idle Register .....	2603
24-109. USB1 PHY UTMI Register (USB1UTMI) .....	2604
24-110. USB1 MGC UTMI Loopback Register (USB1UTMILB) .....	2605
24-111. USB1 Mode Register (USB1MODE) .....	2606
24-112. CPPI DMA Revision Register (DMAREVID) .....	2608
24-113. CPPI DMA Teardown Free Descriptor Queue Control Register (TDFDQ).....	2608
24-114. CPPI DMA Emulation Control Register (DMAEMU).....	2609
24-115. Tx Channel N Global Configuration Register (TXGCRn) .....	2609
24-116. Rx Channel N Global Configuration Register (RXGCRn) .....	2610
24-117. Rx Channel N Host Packet Configuration Register A (RXHPCRAn) .....	2612
24-118. Rx Channel N Host Packet Configuration Register B (RXHPCRBn) .....	2613
24-119. CPPI DMA Scheduler Control Register (DMA_SCHED_CTRL) .....	2614
24-120. CPPI DMA Scheduler Table Word N (WORDn) .....	2615
24-121. Queue Manager Revision Register (QMGRREVID).....	2618
24-122. Queue Manager Queue Diversion Register (DIVERSION).....	2618
24-123. Queue Manager Free Descriptor/Buffer Starvation Count Register 0 (FDBSC0) .....	2619
24-124. Queue Manager Free Descriptor/Buffer Starvation Count Register 1 (FDBSC1) .....	2619
24-125. Queue Manager Free Descriptor/Buffer Starvation Count Register 2 (FDBSC2) .....	2620
24-126. Queue Manager Free Descriptor/Buffer Starvation Count Register 3 (FDBSC3) .....	2620
24-127. Queue Manager Free Descriptor/Buffer Starvation Count Register 4 (FDBSC4) .....	2621
24-128. Queue Manager Free Descriptor/Buffer Starvation Count Register 5 (FDBSC5) .....	2621
24-129. Queue Manager Free Descriptor/Buffer Starvation Count Register 6 (FDBSC6) .....	2622
24-130. Queue Manager Free Descriptor/Buffer Starvation Count Register 7 (FDBSC7) .....	2622
24-131. Queue Manager Linking RAM Region 0 Base Address Register (LRAM0BASE).....	2623
24-132. Queue Manager Linking RAM Region 0 Size Register (LRAM0SIZE) .....	2623
24-133. Queue Manager Linking RAM Region 1 Base Address Register (LRAM1BASE).....	2624
24-134. Queue Manager Queue Pending Register 0 (PEND0) .....	2624
24-135. Queue Manager Queue Pending Register 1 (PEND1) .....	2625
24-136. Queue Manager Queue Pending Register 2 (PEND2) .....	2625
24-137. Queue Manager Queue Pending Register 3 (PEND3) .....	2625
24-138. Queue Manager Queue Pending Register 4 (PEND4) .....	2626
24-139. Queue Manager Memory Region R Base Address Register (QMEMRBASER).....	2626
24-140. Queue Manager Memory Region R Control Register (QMEMRCTRLr) .....	2627
24-141. Queue Manager Queue N Register A (CTRLAn).....	2628
24-142. Queue Manager Queue N Register B (CTRLBn).....	2628
24-143. Queue Manager Queue N Register C (CTRLCn) .....	2629
24-144. Queue Manager Queue N Register D (CTRLDn) .....	2629
24-145. Queue Manager Queue N Register A (QSTATAn).....	2630
24-146. Queue Manager Queue N Status Register B (QSTATBn) .....	2630
24-147. Queue Manager Queue N Status Register C (QSTATCn) .....	2631
24-148. Function Address Register (USBn_FADDR) .....	2633
24-149. Power Management Register (USBn_POWER) .....	2633
24-150. Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 15 (USBn_INTRTX).....	2634
24-151. Interrupt Register for Receive Endpoints 1 to 15 (INTRRX) .....	2635



24-152. Interrupt Enable Register for INTRTX (INTRTXE).....	2636
24-153. Interrupt Enable Register for INTRRX (INTRRXE) .....	2637
24-154. Interrupt Register for Common USB Interrupts (USBn_INTRUSB) .....	2638
24-155. Interrupt Enable Register for INTRUSB (USBn_INTRUSBE) .....	2638
24-156. Frame Number Register (USBn_FRAME) .....	2639
24-157. Index Register for Selecting the Endpoint Status and Control Registers (USBn_INDEX) .....	2639
24-158. Register to Enable the USB 2.0 Test Modes (USBn_TESTMODE) .....	2640
24-159. Maximum Packet Size for Peripheral/Host Transmit Endpoint Register (USBn_TXMAXP) .....	2641
24-160. Control Status Register for Endpoint 0 in Peripheral Mode (USBn_PERI_CSR0) .....	2642
24-161. Control Status Register for Endpoint 0 in Host Mode (USBn_HOST_CSR0) .....	2643
24-162. Control Status Register for Peripheral Transmit Endpoint (USBn_PERI_TXCSR) .....	2644
24-163. Control Status Register for Host Transmit Endpoint (USBn_HOST_TXCSR) .....	2645
24-164. Maximum Packet Size for Peripheral/Host Receive Endpoint Register (USBn_RXMAXP) .....	2646
24-165. Control Status Register for Peripheral Receive Endpoint (USBn_PERI_RXCSR) .....	2647
24-166. Control Status Register for Host Receive Endpoint (USBn_HOST_RXCSR) .....	2649
24-167. Count 0 Register (USBn_COUNT0) .....	2650
24-168. Receive Count Register (USBn_RXCOUNT) .....	2651
24-169. Type Register (Host Mode Only) (USBn_HOST_TYPE0) .....	2651
24-170. Transmit Type Register (Host Mode Only) (USBn_HOST_TXTYPE) .....	2652
24-171. NAKLimit0 Register (Host Mode Only) (USBn_HOST_NAKLIMIT0) .....	2653
24-172. Transmit Interval Register (Host Mode Only) (USBn_HOST_TXINTERVAL) .....	2654
24-173. Receive Type Register (Host Mode Only) (USBn_HOST_RXTYPE) .....	2655
24-174. Receive Interval Register (Host Mode Only) (USBn_HOST_RXINTERVAL) .....	2656
24-175. Configuration Data Register (USBn_CONFIGDATA) .....	2657
24-176. Transmit and Receive FIFO Register for Endpoint 0 - 15 (USBn_FIFO0 – USBn_FIFO15) .....	2658
24-177. Device Control Register (USBn_DEVCTL) .....	2659
24-178. Transmit Endpoint FIFO Size Register (USBn_TXFIFOSZ) .....	2660
24-179. Receive Endpoint FIFO Size Register (USBn_RXFIFOSZ) .....	2661
24-180. Transmit Endpoint FIFO Address Register (USBn_TXFIFOADDR) .....	2661
24-181. Receive Endpoint FIFO Address Register (USBn_RXFIFOADDR) .....	2662
24-182. Hardware Version Register (USBn_HWVERS) .....	2662
24-183. Transmit Function Address Register (USBn_TXFUNCADDRm) .....	2663
24-184. Transmit Hub Address Register (USBn_TXHUBADDRm) .....	2664
24-185. Transmit Hub Port Register (USBn_TXHUBPORTm) .....	2664
24-186. Receive Function Address Register (USBn_RXFUNCADDRm) .....	2665
24-187. Receive Hub Address Register (USBn_RXHUBADDRm) .....	2665
24-188. Receive Hub Port Register (USBn_RXHUBPORTm) .....	2666
25-1. Watchdog Timer Block Diagram.....	2669
25-2. 32-Bit Watchdog Timer Functional Block Diagram .....	2670
25-3. Watchdog Timers General Functional View .....	2671
25-4. WDT_WIDR Register .....	2679
25-5. WDT_WDSC Register .....	2679
25-6. WDT_WDST Register .....	2680
25-7. WDT_WISR Register .....	2680
25-8. WDT_WIER Register .....	2681
25-9. WDT_WWER Register .....	2681
25-10. WDT_WCLR Register .....	2682
25-11. WDT_WCRR Register .....	2682
25-12. WDT_WLDR Register .....	2683

---

25-13. WDT_WTGR Register .....	2683
25-14. WDT_WWPS Register.....	2683
25-15. WDT_WDLY .....	2685
25-16. WDT_WSPR Register .....	2685
25-17. WDT_WIRQSTATRAW Register.....	2686
25-18. WDT_WIRQSTAT Register .....	2687
25-19. WDT_WIRQENSET Register .....	2688
25-20. WDT_WIRQENCLR Register.....	2689
25-21. WDT_WIRQWAKEEN Register .....	2690

## List of Tables

1-1.	Integration Attributes .....	125
1-2.	Hardware Requests .....	125
1-3.	Clocks .....	125
1-4.	Resets .....	126
1-5.	Shared Cache Configuration .....	129
1-6.	Shared Cache MMU Configuration .....	129
1-7.	Registers .....	131
1-8.	Configuration Registers (CACHE_CFG) Field Descriptions .....	132
1-9.	Interrupt Register (CACHE_INT) Field Descriptions .....	132
1-10.	Interface Configuration Register (CACHE_OCP) Field Descriptions .....	132
1-11.	Maintenance Configuration Register (CACHE_MAINT) Field Descriptions .....	133
1-12.	Maintenance Start Configuration Register (CACHE_MTSTART) Field Descriptions .....	134
1-13.	Maintenance End Configuration Register (CACHE_MTEND) Field Descriptions .....	134
1-14.	Cache Test Address Register (CACHE_CTADDR) Field Descriptions .....	134
1-15.	Cache Test Data Register (CACHE_CTDATA) Field Descriptions .....	134
1-16.	Counter Timer Control Register (CACHE_SCTM_CTCNTL) Field Descriptions .....	135
1-17.	Counter Timer STM Control Register (CACHE_SCTM_CTSTMCNTL) Field Descriptions .....	135
1-18.	Counter Timer STM Master ID Register (CACHE_SCTM_CTSTMMSTID) Field Descriptions .....	136
1-19.	Counter Timer STM Interval Register (CACHE_SCTM_CTSTMINTVL) Field Descriptions .....	136
1-20.	Counter Timer STM Count Select Register 0(CACHE_SCTM_CTSTMSEL0) Field Descriptions .....	136
1-21.	Counter Timer Interval Number Debug Event Register (CACHE_SCTM_TINTVL_R_i) Field Descriptions ..	136
1-22.	Counter Timer Number Debug Event Register (CACHE_SCTM_CTDBGNUM) Field Descriptions .....	136
1-23.	Counter Timer Global Enable Register 0(CACHE_SCTM_CTGNBL0) Field Description .....	137
1-24.	Counter Timer Global Reset Register 0(CACHE_SCTM_CTGRST0) Field Descriptions .....	137
1-25.	Counter Timer Control Register 0-31(CACHE_SCTM_CTCRWT_i) Field Descriptions .....	137
1-26.	Counter Timer Count Register 0-31(CACHE_SCTM_CTCNTR_k) Field Descriptions .....	137
1-27.	Maintenance Configuration Register (CACHE_MAINT) Field Descriptions .....	138
1-28.	Large Page Translated Address (CACHE_MMU_LARGE_XLTE_l) Field Descriptions .....	138
1-29.	Large Page Policy(CACHE_MMU_LARGE_POLY_l) Field Descriptions .....	138
1-30.	Medium Page Address (CACHE_MMU_MED_ADDR_m) Field Descriptions .....	139
1-31.	Medium Page Translated Address (CACHE_MMU_MED_XLTE_m) Field Descriptions .....	139
1-32.	Medium Page Translated Address (CACHE_MMU_MED_XLTE_m) Field Descriptions .....	139
1-33.	Medium Page Policy(CACHE_MMU_MED_POLY_m) Field Descriptions .....	140
1-34.	Small Page Address (CACHE_MMU_SMALL_ADDR_n) Field Descriptions .....	141
1-35.	Small Page Translated Address (CACHE_MMU_SMALL_XLTE_n) Field Descriptions .....	141
1-36.	Small Page Policy(CACHE_MMU_SMALL_POLY_n) Field Descriptions .....	141
1-37.	Small Page Maintenance Configuration(CACHE_MMU_SMALL_MAINT_n) Field Descriptions .....	142
1-38.	MMU Start/End Maintenance Config Register (CACHE_MMU_MAINT) Field Descriptions .....	143
1-39.	Maintenance Start Address Register (CACHE_MMU_MTSTART) Field Descriptions .....	144
1-40.	Maintenance End Address Register (CACHE_MMU_MTEND) Field Descriptions .....	144
1-41.	Maintenance Status Register (CACHE_MMU_MAINTST) Field Descriptions .....	144
1-42.	MMU Configuration Register (CACHE_MMU_MMUCONFIG) Field Descriptions .....	144
1-43.	First-Level Descriptor Format .....	149
1-44.	Second-Level Descriptor Format .....	153
1-45.	MMU Local Power Management Features .....	157
1-46.	Events .....	157
1-47.	Error Handling .....	157

1-48.	Configure a TLB Entry .....	159
1-49.	MMU Writing TLB Entries Statically .....	159
1-50.	Protecting TLB Entries .....	159
1-51.	Deleting TLB Entries .....	160
1-52.	Read TLB Entries .....	160
1-53.	MMU Instance Summary .....	161
1-54.	MMU Registers.....	161
1-55.	MMU_REVISION Field Descriptions .....	161
1-56.	MMU_SYSCONFIG Field Descriptions .....	162
1-57.	MMU_SYSSTATUS Field Descriptions .....	163
1-58.	MMU_IRQSTATUS Field Descriptions.....	164
1-59.	MMU_IRQENABLE Field Descriptions.....	165
1-60.	MMU_WALKING_ST Field Descriptions.....	166
1-61.	MMU_CNTL Field Descriptions .....	166
1-62.	MMU_FAULT_AD Field Descriptions .....	167
1-63.	MMU_TTB Field Descriptions .....	167
1-64.	MMU_LOCK Field Descriptions.....	167
1-65.	MMU_LD_TLB Field Descriptions .....	168
1-66.	MMU_CAM Field Descriptions .....	168
1-67.	MMU_RAM Field Descriptions .....	169
1-68.	MMU_GFLUSH Field Descriptions .....	169
1-69.	MMU_FLUSH_ENTRY Field Descriptions.....	170
1-70.	MMU_READ_CAM Field Descriptions .....	170
1-71.	MMU_READ_RAM Field Descriptions .....	171
1-72.	MMU_EMU_FAULT_AD Field Descriptions.....	172
1-73.	MMU_FAULT_PC Field Descriptions .....	173
1-74.	Cortex-A8 MPU INTC Interrupt Mapping .....	174
1-75.	Hardware Spinlock Configuration .....	180
1-76.	Integration Attributes .....	182
1-77.	Clocks and Resets.....	182
1-78.	Hardware Requests .....	182
1-79.	Mailbox Implementation.....	183
1-80.	Local Power Management Features .....	184
1-81.	Interrupt Events .....	185
1-82.	Global Initialization of Surrounding Modules for System Mailbox .....	187
1-83.	Global Initialization of Surrounding Modules for HDVICP2 Mailbox .....	187
1-84.	Global Initialization of Surrounding Modules for HDVICP2-1 Mailbox .....	188
1-85.	Global Initialization of Surrounding Modules for HDVICP2-2 Mailbox .....	188
1-86.	Mailbox Global Initialization .....	189
1-87.	Sending a Message (Polling Method) .....	189
1-88.	Sending a Message (Interrupt Method) .....	189
1-89.	Receiving a Message (Polling Method) .....	190
1-90.	Receiving a Message (Interrupt Method) .....	190
1-91.	Events Servicing in Sending Mode .....	190
1-92.	Events Servicing in Receiving Mode .....	190
1-93.	Mailboxes .....	191
1-94.	Mailbox Registers Mapping Summary .....	191
1-95.	Revision Register (MAILBOX_REVISION) Field Descriptions.....	192
1-96.	System Configuration Register (MAILBOX_SYSCONFIG) Field Descriptions .....	192

1-97. Message Register (MAILBOX_MESSAGE_m) Field Descriptions .....	193
1-98. FIFO Status Register (MAILBOX_FIFOSTATUS_m) Field Descriptions .....	193
1-99. Message Status Register (MAILBOX_MSGSTATUS_m) Field Descriptions .....	194
1-100. IRQ RAW Status Register (MAILBOX_IRQSTATUS_RAW_u) Field Descriptions .....	195
1-101. IRQ Clear Status Register (MAILBOX_IRQSTATUS_CLR_u) Field Descriptions .....	199
1-102. IRQ Enable Set Register (MAILBOX_IRQENABLE_SET_u) Field Descriptions .....	203
1-103. IRQ Enable Clear Register (MAILBOX_IRQENABLE_CLR_u) Field Descriptions .....	207
1-104. Integration Attributes .....	212
1-105. Clocks and Resets.....	212
1-106. Local Power Management Features .....	213
1-107. Global Initialization of Surrounding Modules .....	215
1-108. Spinlock System Bug Recovery .....	215
1-109. Spin Lock Module Registers Offset .....	217
1-110. Revision Register (SPINLOCK_REV) Field Descriptions .....	217
1-111. System Configuration Register (SPINLOCK_SYS_CFG) Field Descriptions .....	218
1-112. System Status Register (SPINLOCK_SYSSTAT) Field Descriptions.....	219
1-113. Lock Register (SPINLOCK_LOCK_REG_i) Field Descriptions.....	220
1-114. Integration Attributes .....	222
1-115. Clocks and Resets.....	223
1-116. Hardware Requests .....	223
1-117. Local Power Management Features .....	223
1-118. Events .....	224
1-119. ELM_LOCATION_STATUS_i Value Decoding Table.....	225
1-120. ELM Processing Initialization.....	226
1-121. ELM Processing Completion for Continuous Mode .....	227
1-122. ELM Processing Completion for Page Mode .....	227
1-123. Use Case: Continuous Mode.....	228
1-124. 16-bit NAND Sector Buffer Address Map.....	230
1-125. Use Case: Page Mode .....	230
1-126. ELM Registers Mapping Summary .....	233
1-127. ELM Revision Register (ELM_REVISION) Field Descriptions .....	234
1-128. ELM System Configuration Register (ELM_SYSCONFIG) Field Descriptions .....	234
1-129. ELM System Status Register (ELM_SYSSTATUS) Field Descriptions.....	235
1-130. ELM Interrupt Status Register (ELM_IRQSTATUS) Field Descriptions .....	236
1-131. ELM Interrupt Enable Register (ELM_IRQENABLE) Field Descriptions .....	238
1-132. ELM Location Configuration Register (ELM_LOCATION_CONFIG) Field Descriptions .....	239
1-133. ELM Page Definition Register (ELM_PAGE_CTRL) Field Descriptions.....	240
1-134. ELM_SYNDROME_FRAGMENT_0_i Register Field Descriptions.....	241
1-135. ELM_SYNDROME_FRAGMENT_1_i Register Field Descriptions.....	241
1-136. ELM_SYNDROME_FRAGMENT_2_i Register Field Descriptions .....	241
1-137. ELM_SYNDROME_FRAGMENT_3_i Register Field Descriptions.....	242
1-138. ELM_SYNDROME_FRAGMENT_4_i Register Field Descriptions.....	242
1-139. ELM_SYNDROME_FRAGMENT_5_i Register Field Descriptions.....	243
1-140. ELM_SYNDROME_FRAGMENT_6_i Register Field Descriptions.....	243
1-141. ELM_LOCATION_STATUS_i Register Field Descriptions .....	244
1-142. ELM_ERROR_LOCATION_0-15_i Registers Field Descriptions.....	245
1-143. L3 Master/Slave Connectivity .....	250
1-144. L4 Peripheral Connectivity.....	251
2-1. Master Module Standby-Mode Settings .....	256

2-2.	Master Module Standby Status .....	256
2-3.	Module Idle Mode Settings .....	256
2-4.	Slave Module Idle Status .....	257
2-5.	Slave Module Mode Settings in PRCM .....	257
2-6.	Module Clock Enabling Condition .....	258
2-7.	Clock Domain Functional Clock States .....	259
2-8.	Clock Domain States .....	259
2-9.	Clock Transition Mode Settings .....	260
2-10.	States of a Memory Area in a Power Domain .....	261
2-11.	States of a Logic Area in a Power Domain .....	261
2-12.	Power Domain Control and Status Registers .....	261
2-13.	PRCM Functional Interfaces .....	262
2-14.	PLL Names and Types .....	266
2-15.	Main PLL Clock Source .....	267
2-16.	Main PLL Supported Configurable Dividers .....	268
2-17.	Clock Multiplexing Used With Main PLLs .....	268
2-18.	USB PLL Supported Dividers .....	269
2-19.	Clock Multiplexing Used With SERDES PLL .....	270
2-20.	Video PLL Supported Dividers .....	272
2-21.	Clock Multiplexing Used With Video PLLs .....	272
2-22.	Audio Frequencies .....	273
2-23.	Audio PLL Supported Dividers .....	274
2-24.	Audio PLL Clock Sources .....	274
2-25.	Timer Clock Structure .....	276
2-26.	Clkout Divider Options .....	278
2-27.	AUXOSC Oscillator Settings .....	279
2-28.	DEVOSC Oscillator Settings .....	279
2-29.	Clock Functions .....	281
2-30.	Frequency Ranges .....	281
2-31.	Frequency Ranges .....	282
2-32.	Output Clocks in Locked Condition .....	284
2-33.	Output Clocks Before Lock and During Relock Modes .....	284
2-34.	DPLLLJ Frequency Ranges .....	285
2-35.	DPLLLJ Frequency Factors .....	285
2-36.	Modes of Operations .....	285
2-37.	Reset Sources .....	291
2-38.	Voltage and Power Domains .....	301
2-39.	Power Domain State Table .....	301
2-40.	Device Modules .....	302
2-41.	PRCM Memory Mapped Registers .....	304
2-42.	PLLSS REGISTERS .....	305
2-43.	CONTROL_REVISION Register Field Descriptions .....	308
2-44.	CONTROL_HWINFO Register Field Descriptions .....	309
2-45.	CONTROL_SYSCONFIG Register Field Descriptions .....	310
2-46.	PLLSS_MMR_LOCK Register Field Descriptions .....	311
2-47.	MPUPLL_PWRCTRL Register Field Descriptions .....	312
2-48.	MPUPLL_CLKCTRL Register Field Descriptions .....	313
2-49.	MPUPLL_TENABLE Register Field Descriptions .....	315
2-50.	MPUPLL_TENABLEDIV Register Field Descriptions .....	316



2-51.	MPUPLL_M2NDIV Register Field Descriptions .....	317
2-52.	MPUPLL_MN2DIV Register Field Descriptions .....	318
2-53.	MPUPLL_FRACDIV Register Field Descriptions .....	319
2-54.	MPUPLL_BWCTRL Register Field Descriptions .....	320
2-55.	MPUPLL_FRACCTRL Register Field Descriptions .....	321
2-56.	MPUPLL_STATUS Register Field Descriptions .....	322
2-57.	MPUPLL_M3DIV Register Field Descriptions .....	323
2-58.	MPUPLL_RAMCTRL Register Field Descriptions .....	324
2-59.	HDVICPPLL_PWRCTRL Register Field Descriptions .....	325
2-60.	HDVICPPLL_CLKCTRL Register Field Descriptions .....	326
2-61.	HDVICPPLL_TENABLE Register Field Descriptions .....	328
2-62.	HDVICPPLL_TENABLEDIV Register Field Descriptions .....	329
2-63.	HDVICPPLL_M2NDIV Register Field Descriptions .....	330
2-64.	HDVICPPLL_MN2DIV Register Field Descriptions .....	331
2-65.	HDVICPPLL_FRACDIV Register Field Descriptions .....	332
2-66.	HDVICPPLL_BWCTRL Register Field Descriptions .....	333
2-67.	HDVICPPLL_FRACCTRL Register Field Descriptions .....	334
2-68.	HDVICPPLL_STATUS Register Field Descriptions .....	335
2-69.	L3PLL_PWRCTRL Register Field Descriptions .....	337
2-70.	L3PLL_CLKCTRL Register Field Descriptions .....	338
2-71.	L3PLL_TENABLE Register Field Descriptions .....	340
2-72.	L3PLL_TENABLEDIV Register Field Descriptions .....	341
2-73.	L3PLL_M2NDIV Register Field Descriptions .....	342
2-74.	L3PLL_MN2DIV Register Field Descriptions .....	343
2-75.	L3PLL_FRACDIV Register Field Descriptions .....	344
2-76.	L3PLL_BWCTRL Register Field Descriptions .....	345
2-77.	L3PLL_FRACCTRL Register Field Descriptions .....	346
2-78.	L3PLL_STATUS Register Field Descriptions .....	347
2-79.	ISPLL_PWRCTRL Register Field Descriptions .....	349
2-80.	ISPLL_CLKCTRL Register Field Descriptions .....	350
2-81.	ISPLL_TENABLE Register Field Descriptions .....	352
2-82.	ISPLL_TENABLEDIV Register Field Descriptions .....	353
2-83.	ISPLL_M2NDIV Register Field Descriptions .....	354
2-84.	ISPLL_MN2DIV Register Field Descriptions .....	355
2-85.	ISPLL_FRACDIV Register Field Descriptions .....	356
2-86.	ISPLL_BWCTRL Register Field Descriptions .....	357
2-87.	ISPLL_FRACCTRL Register Field Descriptions .....	358
2-88.	ISPLL_STATUS Register Field Descriptions .....	359
2-89.	DSSPLL_PWRCTRL Register Field Descriptions .....	361
2-90.	DSSPLL_CLKCTRL Register Field Descriptions .....	362
2-91.	DSSPLL_TENABLE Register Field Descriptions .....	364
2-92.	DSSPLL_TENABLEDIV Register Field Descriptions .....	365
2-93.	DSSPLL_M2NDIV Register Field Descriptions .....	366
2-94.	DSSPLL_MN2DIV Register Field Descriptions .....	367
2-95.	DSSPLL_FRACDIV Register Field Descriptions .....	368
2-96.	DSSPLL_BWCTRL Register Field Descriptions .....	369
2-97.	DSSPLL_FRACCTRL Register Field Descriptions .....	370
2-98.	DSSPLL_STATUS Register Field Descriptions .....	371
2-99.	VIDEOPLL_PWRCTRL Register Field Descriptions .....	373

2-100. VIDEO0PLL_CLKCTRL Register Field Descriptions.....	374
2-101. VIDEO0PLL_TENABLE Register Field Descriptions.....	376
2-102. VIDEO0PLL_TENABLEDIV Register Field Descriptions .....	377
2-103. VIDEO0PLL_M2NDIV Register Field Descriptions.....	378
2-104. VIDEO0PLL_MN2DIV Register Field Descriptions.....	379
2-105. VIDEO0PLL_FRACDIV Register Field Descriptions .....	380
2-106. VIDEO0PLL_BWCTRL Register Field Descriptions.....	381
2-107. VIDEO0PLL_FRACCTRL Register Field Descriptions.....	382
2-108. VIDEO0PLL_STATUS Register Field Descriptions .....	383
2-109. VIDEO1PLL_PWRCTRL Register Field Descriptions.....	385
2-110. VIDEO1PLL_CLKCTRL Register Field Descriptions.....	386
2-111. VIDEO1PLL_TENABLE Register Field Descriptions.....	388
2-112. VIDEO1PLL_TENABLEDIV Register Field Descriptions .....	389
2-113. VIDEO1PLL_M2NDIV Register Field Descriptions.....	390
2-114. VIDEO1PLL_MN2DIV Register Field Descriptions.....	391
2-115. VIDEO1PLL_FRACDIV Register Field Descriptions .....	392
2-116. VIDEO1PLL_BWCTRL Register Field Descriptions.....	393
2-117. VIDEO1PLL_FRACCTRL Register Field Descriptions.....	394
2-118. VIDEO1PLL_STATUS Register Field Descriptions .....	395
2-119. HDMIPLL_PWRCTRL Register Field Descriptions.....	397
2-120. HDMIPLL_CLKCTRL Register Field Descriptions.....	398
2-121. HDMIPLL_TENABLE Register Field Descriptions.....	400
2-122. HDMIPLL_TENABLEDIV Register Field Descriptions .....	401
2-123. HDMIPLL_M2NDIV Register Field Descriptions.....	402
2-124. HDMIPLL_MN2DIV Register Field Descriptions.....	403
2-125. HDMIPLL_FRACDIV Register Field Descriptions .....	404
2-126. HDMIPLL_BWCTRL Register Field Descriptions.....	405
2-127. HDMIPLL_FRACCTRL Register Field Descriptions.....	406
2-128. HDMIPLL_STATUS Register Field Descriptions .....	407
2-129. AUDIOPLL_PWRCTRL Register Field Descriptions .....	409
2-130. AUDIOPLL_CLKCTRL Register Field Descriptions .....	410
2-131. AUDIOPLL_TENABLE Register Field Descriptions .....	412
2-132. AUDIOPLL_TENABLEDIV Register Field Descriptions .....	413
2-133. AUDIOPLL_M2NDIV Register Field Descriptions .....	414
2-134. AUDIOPLL_MN2DIV Register Field Descriptions .....	415
2-135. AUDIOPLL_FRACDIV Register Field Descriptions .....	416
2-136. AUDIOPLL_BWCTRL Register Field Descriptions .....	417
2-137. AUDIOPLL_FRACCTRL Register Field Descriptions .....	418
2-138. AUDIOPLL_STATUS Register Field Descriptions.....	419
2-139. USBPLL_PWRCTRL Register Field Descriptions .....	421
2-140. USBPLL_CLKCTRL Register Field Descriptions .....	422
2-141. USBPLL_TENABLE Register Field Descriptions .....	424
2-142. USBPLL_TENABLEDIV Register Field Descriptions .....	425
2-143. USBPLL_M2NDIV Register Field Descriptions .....	426
2-144. USBPLL_MN2DIV Register Field Descriptions .....	427
2-145. USBPLL_FRACDIV Register Field Descriptions .....	428
2-146. USBPLL_BWCTRL Register Field Descriptions .....	429
2-147. USBPLL_FRACCTRL Register Field Descriptions .....	430
2-148. USBPLL_STATUS Register Field Descriptions.....	431

2-149. DDRPLL_PWRCTRL Register Field Descriptions.....	433
2-150. DDRPLL_CLKCTRL Register Field Descriptions.....	434
2-151. DDRPLL_TENABLE Register Field Descriptions.....	436
2-152. DDRPLL_TENABLEDIV Register Field Descriptions.....	437
2-153. DDRPLL_M2NDIV Register Field Descriptions.....	438
2-154. DDRPLL_MN2DIV Register Field Descriptions.....	439
2-155. DDRPLL_FRACDIV Register Field Descriptions.....	440
2-156. DDRPLL_BWCTRL Register Field Descriptions.....	441
2-157. DDRPLL_FRACCTRL Register Field Descriptions.....	442
2-158. DDRPLL_STATUS Register Field Descriptions.....	443
2-159. OSC_SRC Register Field Descriptions.....	445
2-160. MPU_CLKSRC Register Field Descriptions.....	447
2-161. VIDEO_PLL_CLKSRC Register Field Descriptions.....	448
2-162. ATL_CLKSRC Register Field Descriptions.....	449
2-163. McASP_AHCLK_CLKSRC Register Field Descriptions.....	450
2-164. HDMI_I2S_CLKSRC Register Field Descriptions.....	452
2-165. DMTIMER_CLKSRC Register Field Descriptions.....	453
2-166. CLKOUT_MUX Register Field Descriptions.....	455
2-167. RMII_REFCLK_SRC Register Field Descriptions.....	456
2-168. SECSS_CLK_SRC Register Field Descriptions.....	457
2-169. SYSCLK18_CLKSRC Register Field Descriptions.....	458
2-170. WDT0_CLKSRC Register Field Descriptions.....	459
2-171. DMTIMER_CLK_CHANGE Register Field Descriptions.....	460
2-172. DEEPSLEEP_CTRL Register Field Descriptions.....	462
2-173. DEEPSLEEP_STATUS Register Field Descriptions.....	463
2-174. PRM_DEVICE REGISTERS.....	464
2-175. PRM_RSTCTRL Register Field Descriptions.....	464
2-176. PRM_RSTTIME Register Field Descriptions.....	465
2-177. PRM_RSTST Register Field Descriptions.....	466
2-178. CM_DEVICE REGISTERS.....	467
2-179. CM_CLKOUT_CTRL Register Field Descriptions.....	467
2-180. OCP_SOCKET_PRM REGISTERS.....	468
2-181. REVISION_PRM Register Field Descriptions.....	468
2-182. CM_DPLL REGISTERS.....	469
2-183. CM_SYSCLK3_CLKSEL Register Field Descriptions.....	470
2-184. CM_SYSCLK10_CLKSEL Register Field Descriptions.....	471
2-185. CM_VPB3_CLKSEL Register Field Descriptions.....	472
2-186. CM_VPC1_CLKSEL Register Field Descriptions.....	473
2-187. CM_VPD1_CLKSEL Register Field Descriptions.....	474
2-188. CM_SYSCLK19_CLKSEL Register Field Descriptions.....	475
2-189. CM_SYSCLK20_CLKSEL Register Field Descriptions.....	476
2-190. CM_SYSCLK21_CLKSEL Register Field Descriptions.....	477
2-191. CM_SYSCLK22_CLKSEL Register Field Descriptions.....	478
2-192. CM_APA_CLKSEL Register Field Descriptions.....	479
2-193. CM_SYSCLK18_CLKSEL Register Field Descriptions.....	480
2-194. CM_AUDIOCLK_MCASP0_CLKSEL Register Field Descriptions.....	481
2-195. CM_AUDIOCLK_MCASP1_CLKSEL Register Field Descriptions.....	482
2-196. CM_TIMER1_CLKSEL Register Field Descriptions.....	483
2-197. CM_TIMER2_CLKSEL Register Field Descriptions.....	484

2-198. CM_TIMER3_CLKSEL Register Field Descriptions.....	485
2-199. CM_TIMER4_CLKSEL Register Field Descriptions.....	486
2-200. CM_TIMER5_CLKSEL Register Field Descriptions.....	487
2-201. CM_TIMER6_CLKSEL Register Field Descriptions.....	488
2-202. CM_TIMER7_CLKSEL Register Field Descriptions.....	489
2-203. CM_HDMI_CLKSEL Register Field Descriptions.....	490
2-204. CM_SYSCLK23_CLKSEL Register Field Descriptions.....	491
2-205. CM_DEFAULT REGISTERS.....	492
2-206. CM_DEFAULT_PCI_CLKSTCTRL Register Field Descriptions.....	493
2-207. CM_DEFAULT_EMIF_0_CLKCTRL Register Field Descriptions.....	494
2-208. CM_DEFAULT_DMM_CLKCTRL Register Field Descriptions.....	495
2-209. CM_DEFAULT_FW_CLKCTRL Register Field Descriptions.....	496
2-210. CM_DEFAULT_USB_CLKCTRL Register Field Descriptions.....	497
2-211. CM_DEFAULT_SATA0_CLKCTRL Register Field Descriptions.....	498
2-212. CM_DEFAULT_PCI_CLKCTRL Register Field Descriptions.....	499
2-213. CM_HDVICP REGISTERS.....	500
2-214. CM_HDVICP_CLKSTCTRL Register Field Descriptions.....	500
2-215. CM_HDVICP_CLKCTRL Register Field Descriptions.....	501
2-216. CM_HDVICP_SL2_CLKCTRL Register Field Descriptions.....	502
2-217. CM_ISP REGISTERS.....	503
2-218. CM_ISP_CLKSTCTRL Register Field Descriptions.....	503
2-219. CM_ISP_ISP_CLKCTRL Register Field Descriptions.....	504
2-220. CM_ISP_FDIF_CLKCTRL Register Field Descriptions.....	505
2-221. CM_DSS REGISTERS.....	506
2-222. CM_DSS_CLKSTCTRL Register Field Descriptions.....	506
2-223. CM_DSS_CLKCTRL Register Field Descriptions.....	507
2-224. CM_DSS_HDMI_CLKCTRL Register Field Descriptions.....	508
2-225. PRM_DEFAULT REGISTERS.....	509
2-226. PM_DEFAULT_PWRSTCTRL Register Field Descriptions.....	509
2-227. RM_DEFAULT_RSTCTRL Register Field Descriptions.....	510
2-228. RM_DEFAULT_RSTST Register Field Descriptions.....	511
2-229. PRM_HDVICP REGISTERS.....	513
2-230. PM_HDVICP_PWRSTCTRL Register Field Descriptions.....	513
2-231. PM_HDVICP_PWRSTST Register Field Descriptions.....	514
2-232. RM_HDVICP_RSTCTRL Register Field Descriptions.....	515
2-233. RM_HDVICP_RSTST Register Field Descriptions.....	516
2-234. PRM_ISP REGISTERS.....	517
2-235. PM_ISP_PWRSTCTRL Register Field Descriptions.....	517
2-236. PM_ISP_PWRSTST Register Field Descriptions.....	518
2-237. RM_ISP_RSTCTRL Register Field Descriptions.....	519
2-238. RM_ISP_RSTST Register Field Descriptions.....	520
2-239. PRM_DSS REGISTERS.....	521
2-240. PM_DSS_PWRSTCTRL Register Field Descriptions.....	521
2-241. PM_DSS_PWRSTST Register Field Descriptions.....	522
2-242. RM_DSS_RSTCTRL Register Field Descriptions.....	523
2-243. RM_DSS_RSTST Register Field Descriptions.....	524
2-244. CM_ALWON REGISTERS.....	525
2-245. CM_ALWON_L3_SLOW_CLKSTCTRL Register Field Descriptions.....	527
2-246. CM_ETHERNET_CLKSTCTRL Register Field Descriptions.....	529

2-247. CM_ALWON_L3_MED_CLKSTCTRL Register Field Descriptions .....	530
2-248. CM_MMU_CLKSTCTRL Register Field Descriptions .....	531
2-249. CM_MMUCFG_CLKSTCTRL Register Field Descriptions .....	532
2-250. CM_ALWON_OCMC_0_CLKSTCTRL Register Field Descriptions.....	533
2-251. CM_ALWON_MPU_CLKSTCTRL Register Field Descriptions .....	534
2-252. CM_ALWON_SYSClk4_CLKSTCTRL Register Field Descriptions.....	535
2-253. CM_ALWON_SYSClk5_CLKSTCTRL Register Field Descriptions.....	536
2-254. CM_ALWON_SYSClk6_CLKSTCTRL Register Field Descriptions.....	537
2-255. CM_ALWON_RTC_CLKSTCTRL Register Field Descriptions .....	538
2-256. CM_ALWON_L3_FAST_CLKSTCTRL Register Field Descriptions .....	539
2-257. CM_ALWON_MCASP0_CLKCTRL Register Field Descriptions .....	540
2-258. CM_ALWON_MCASP1_CLKCTRL Register Field Descriptions .....	541
2-259. CM_ALWON_UART_0_CLKCTRL Register Field Descriptions .....	542
2-260. CM_ALWON_UART_1_CLKCTRL Register Field Descriptions .....	543
2-261. CM_ALWON_UART_2_CLKCTRL Register Field Descriptions .....	544
2-262. CM_ALWON_GPIO_0_CLKCTRL Register Field Descriptions .....	545
2-263. CM_ALWON_GPIO_1_CLKCTRL Register Field Descriptions .....	546
2-264. CM_ALWON_I2C_0_CLKCTRL Register Field Descriptions .....	547
2-265. CM_ALWON_I2C_1_CLKCTRL Register Field Descriptions .....	548
2-266. CM_ALWON_ATL_CLKCTRL Register Field Descriptions .....	549
2-267. CM_ALWON_TIMER_4_CLKCTRL Register Field Descriptions .....	550
2-268. CM_ALWON_UART_3_CLKCTRL Register Field Descriptions .....	551
2-269. CM_ALWON_UART_4_CLKCTRL Register Field Descriptions .....	552
2-270. CM_ALWON_UART_5_CLKCTRL Register Field Descriptions .....	553
2-271. CM_ALWON_WDTIMER_CLKCTRL Register Field Descriptions .....	554
2-272. CM_ALWON_SPI_CLKCTRL Register Field Descriptions .....	555
2-273. CM_ALWON_MAILBOX_CLKCTRL Register Field Descriptions .....	556
2-274. CM_ALWON_SPINBOX_CLKCTRL Register Field Descriptions .....	557
2-275. CM_ALWON_MMUDATA_CLKCTRL Register Field Descriptions.....	558
2-276. CM_ALWON_MMUCFG_CLKCTRL Register Field Descriptions .....	559
2-277. CM_ALWON_SDIO_CLKCTRL Register Field Descriptions.....	560
2-278. CM_ALWON_OCMC_0_CLKCTRL Register Field Descriptions .....	561
2-279. CM_ALWON_RESERVED1 Register Field Descriptions.....	562
2-280. CM_ALWON_RESERVED2 Register Field Descriptions.....	563
2-281. CM_ALWON_CONTROL_CLKCTRL Register Field Descriptions .....	564
2-282. CM_ALWON_SECSS_CLKCTRL Register Field Descriptions .....	565
2-283. CM_ALWON_GPMC_CLKCTRL Register Field Descriptions .....	566
2-284. CM_ALWON_ETHERNET_0_CLKCTRL Register Field Descriptions.....	567
2-285. CM_ALWON_ETHERNET_1_CLKCTRL Register Field Descriptions.....	568
2-286. CM_ALWON_MPU_CLKCTRL Register Field Descriptions .....	569
2-287. CM_ALWON_DEBUGSS_CLKCTRL Register Field Descriptions .....	570
2-288. CM_ALWON_L3_CLKCTRL Register Field Descriptions .....	572
2-289. CM_ALWON_L4HS_CLKCTRL Register Field Descriptions .....	573
2-290. CM_ALWON_L4LS_CLKCTRL Register Field Descriptions .....	574
2-291. CM_ALWON_RTC_CLKCTRL Register Field Descriptions.....	575
2-292. CM_ALWON_TPCC_CLKCTRL Register Field Descriptions .....	576
2-293. CM_ALWON_TPTC0_CLKCTRL Register Field Descriptions.....	577
2-294. CM_ALWON_TPTC1_CLKCTRL Register Field Descriptions.....	578
2-295. CM_ALWON_TPTC2_CLKCTRL Register Field Descriptions.....	579



2-296. CM_ALWON_TPTC3_CLKCTRL Register Field Descriptions .....	580
2-297. CM_ALWON_SR_0_CLKCTRL Register Field Descriptions .....	581
2-298. CM_ALWON_SR_1_CLKCTRL Register Field Descriptions .....	582
2-299. CM_ALWON_SR_2_CLKCTRL Register Field Descriptions .....	583
2-300. CM_ALWON_SR_3_CLKCTRL Register Field Descriptions .....	584
2-301. CM_ALWON_DCAN_0_1_CLKCTRL Register Field Descriptions.....	585
2-302. CM_ALWON_MMCHS_0_CLKCTRL Register Field Descriptions .....	586
2-303. CM_ALWON_MMCHS_1_CLKCTRL Register Field Descriptions .....	587
2-304. CM_ALWON_MMCHS_2_CLKCTRL Register Field Descriptions .....	588
2-305. CM_ALWON_CUST_EFUSE_CLKCTRL Register Field Descriptions .....	589
2-306. PRM_ALWON REGISTERS .....	590
2-307. RM_ALWON_RSTST Register Field Descriptions .....	590
3-1. Register Nomenclature.....	592
3-2. CONTROL_MODULE REGISTERS.....	594
3-3. CONTROL_REVISION Register Field Descriptions.....	598
3-4. CONTROL_HWINFO Register Field Descriptions .....	599
3-5. CONTROL_SYSCONFIG Register Field Descriptions.....	600
3-6. CONTROL_STATUS Register Field Descriptions.....	601
3-7. BOOTSTAT Register Field Descriptions.....	603
3-8. MMR_LOCK0 Register Field Descriptions .....	604
3-9. MMR_LOCK1 Register Field Descriptions .....	605
3-10. MMR_LOCK2 Register Field Descriptions .....	606
3-11. MMR_LOCK3 Register Field Descriptions .....	607
3-12. MMR_LOCK4 Register Field Descriptions .....	608
3-13. CONTROL_SEC_CTL Register Field Descriptions .....	609
3-14. DEVOSC Register Field Descriptions.....	610
3-15. AUXOSC Register Field Descriptions.....	611
3-16. PCIE_CFG Register Field Descriptions.....	612
3-17. DEVICE_ID Register Field Descriptions .....	613
3-18. DEV_FEATURE Register Field Descriptions .....	614
3-19. INIT_PRIORITY_0 Register Field Descriptions.....	616
3-20. INIT_PRIORITY_1 Register Field Descriptions.....	617
3-21. MMU_CFG Register Field Descriptions .....	618
3-22. TPTC_CFG Register Field Descriptions .....	619
3-23. USB_CTRL0 Register Field Descriptions.....	620
3-24. USB_STS0 Register Field Descriptions .....	622
3-25. USB_CTRL1 Register Field Descriptions.....	623
3-26. USB_STS1 Register Field Descriptions .....	625
3-27. MAC_ID0_LO Register Field Descriptions .....	626
3-28. MAC_ID0_HI Register Field Descriptions .....	627
3-29. MAC_ID1_LO Register Field Descriptions .....	628
3-30. MAC_ID1_HI Register Field Descriptions .....	629
3-31. SW_REVISION Register Field Descriptions .....	630
3-32. DCAN_RAMINIT Register Field Descriptions .....	631
3-33. GMII_SEL Register Field Descriptions.....	632
3-34. OCMEM_PWRDN Register Field Descriptions .....	633
3-35. MEDIA_CONTROLLER_MEM_PWRDN Register Field Descriptions .....	634
3-36. PWMSS_CTRL Register Field Descriptions .....	635
3-37. SD_DAC_CTRL Register Field Descriptions.....	636



3-38.	SD_DAC0_CAL Register Field Descriptions .....	638
3-39.	SD_DAC1_CAL Register Field Descriptions .....	639
3-40.	SD_DAC0_REGCTRL Register Field Descriptions .....	640
3-41.	SD_DAC0_REGSTATUS Register Field Descriptions.....	641
3-42.	SD_DAC1_REGCTRL Register Field Descriptions .....	642
3-43.	SD_DAC1_REGSTATUS Register Field Descriptions.....	643
3-44.	EMIF_CLK_GATE Register Field Descriptions .....	644
3-45.	CONTROL_CAMERA_RX Register Field Descriptions.....	645
3-46.	SMRT_CTRL Register Field Descriptions .....	647
3-47.	MPU_HW_DBG_SEL Register Field Descriptions .....	648
3-48.	MPU_HW_DBG_INFO Register Field Descriptions .....	649
3-49.	PRCM_DEBUG_ALWON_DEFAULT Register Field Descriptions .....	650
3-50.	PRCM_DEBUG_PD_DOMAIN_STATUS Register Field Descriptions .....	652
3-51.	PCIE_PLLCFG0 Register Field Descriptions .....	654
3-52.	PCIE_PLLCFG1 Register Field Descriptions .....	656
3-53.	PCIE_PLLCFG2 Register Field Descriptions .....	657
3-54.	PCIE_PLLCFG3 Register Field Descriptions .....	658
3-55.	PCIE_PLLCFG4 Register Field Descriptions .....	660
3-56.	PCIE_PLLSTATUS Register Field Descriptions .....	661
3-57.	PCIE_RXSTATUS Register Field Descriptions .....	662
3-58.	PCIE_TXSTATUS Register Field Descriptions .....	663
3-59.	SATA_PLLCFG0 Register Field Descriptions.....	664
3-60.	SATA_PLLCFG1 Register Field Descriptions.....	665
3-61.	SATA_PLLCFG2 Register Field Descriptions.....	666
3-62.	SATA_PLLCFG3 Register Field Descriptions.....	667
3-63.	SATA_PLLCFG4 Register Field Descriptions.....	669
3-64.	SATA_PLLSTATUS Register Field Descriptions .....	670
3-65.	SATA_RXSTATUS Register Field Descriptions .....	671
3-66.	SATA_TXSTATUS Register Field Descriptions .....	672
3-67.	SATA_TESTCFG Register Field Descriptions .....	673
3-68.	VDD_MPU_OPP_050 Register Field Descriptions.....	674
3-69.	VDD_MPU_OPP_100 Register Field Descriptions.....	675
3-70.	VDD_MPU_OPP_120 Register Field Descriptions.....	676
3-71.	VDD_MPU_OPP_166 Register Field Descriptions.....	677
3-72.	VDD_HDVICP_OPP_050 Register Field Descriptions.....	678
3-73.	VDD_HDVICP_OPP_100 Register Field Descriptions.....	679
3-74.	VDD_HDVICP_OPP_120 Register Field Descriptions.....	680
3-75.	VDD_HDVICP_OPP_166 Register Field Descriptions.....	681
3-76.	VDD_CORE_OPP_050 Register Field Descriptions .....	682
3-77.	VDD_CORE_OPP_100 Register Field Descriptions .....	683
3-78.	VDD_CORE_OPP_120 Register Field Descriptions .....	684
3-79.	VDD_CORE_OPP_166 Register Field Descriptions .....	685
3-80.	BB_SCALE Register Field Descriptions .....	686
3-81.	USB_VID_PID Register Field Descriptions.....	687
3-82.	PCIE_VID_PID Register Field Descriptions .....	688
3-83.	PINCTRL Register Field Descriptions.....	689
3-84.	CQDETECT_STATUS Register Field Descriptions .....	690
3-85.	DDR0_IO_CTRL Register Field Descriptions .....	691
3-86.	DDR1_IO_CTRL Register Field Descriptions .....	692

3-87.	DDR_VTP_CTRL_0 Register Field Descriptions .....	693
3-88.	DDR_VTP_CTRL_1 Register Field Descriptions .....	694
3-89.	VREF_CTRL Register Field Descriptions .....	695
3-90.	SERDES_REFCLK_CTL Register Field Descriptions .....	696
3-91.	Media_Controller_INTMUX_0_3 Register Field Descriptions .....	697
3-92.	Media_Controller_INTMUX_4_7 Register Field Descriptions .....	698
3-93.	Media_Controller_INTMUX_8_11 Register Field Descriptions .....	699
3-94.	Media_Controller_INTMUX_12_15 Register Field Descriptions .....	700
3-95.	Media_Controller_INTMUX_16_19 Register Field Descriptions .....	701
3-96.	Media_Controller_INTMUX_20_23 Register Field Descriptions .....	702
3-97.	Media_Controller_INTMUX_24_27 Register Field Descriptions .....	703
3-98.	Media_Controller_INTMUX_28_31 Register Field Descriptions .....	704
3-99.	Media_Controller_INTMUX_32_35 Register Field Descriptions .....	705
3-100.	Media_Controller_INTMUX_36_39 Register Field Descriptions .....	706
3-101.	Media_Controller_INTMUX_40_43 Register Field Descriptions .....	707
3-102.	Media_Controller_INTMUX_44_47 Register Field Descriptions .....	708
3-103.	Media_Controller_INTMUX_48_51 Register Field Descriptions .....	709
3-104.	Media_Controller_INTMUX_52_55 Register Field Descriptions .....	710
3-105.	Media_Controller_INTMUX_56 Register Field Descriptions .....	711
3-106.	EDMA3CC_EVTMUX_0_3 Register Field Descriptions .....	712
3-107.	EDMA3CC_EVTMUX_4_7 Register Field Descriptions .....	713
3-108.	EDMA3CC_EVTMUX_8_11 Register Field Descriptions .....	714
3-109.	EDMA3CC_EVTMUX_12_15 Register Field Descriptions .....	715
3-110.	EDMA3CC_EVTMUX_16_19 Register Field Descriptions .....	716
3-111.	EDMA3CC_EVTMUX_20_23 Register Field Descriptions .....	717
3-112.	EDMA3CC_EVTMUX_24_27 Register Field Descriptions .....	718
3-113.	EDMA3CC_EVTMUX_28_31 Register Field Descriptions .....	719
3-114.	EDMA3CC_EVTMUX_32_35 Register Field Descriptions .....	720
3-115.	EDMA3CC_EVTMUX_36_39 Register Field Descriptions .....	721
3-116.	EDMA3CC_EVTMUX_40_43 Register Field Descriptions .....	722
3-117.	EDMA3CC_EVTMUX_44_47 Register Field Descriptions .....	723
3-118.	EDMA3CC_EVTMUX_48_51 Register Field Descriptions .....	724
3-119.	EDMA3CC_EVTMUX_52_55 Register Field Descriptions .....	725
3-120.	EDMA3CC_EVTMUX_56_59 Register Field Descriptions .....	726
3-121.	EDMA3CC_EVTMUX_60_63 Register Field Descriptions .....	727
3-122.	TIMER_EVTCAPT Register Field Descriptions .....	728
3-123.	GPIO_MUX Register Field Descriptions .....	729
3-124.	ECAP_EVT_CAPT Register Field Descriptions .....	730
3-125.	RESET_ISO Register Field Descriptions .....	731
3-126.	HDMI_PHY_CTRL Register Field Descriptions .....	732
3-127.	DCAN_RX_CNTRL Register Field Descriptions .....	733
3-128.	SMA1 Register Field Descriptions .....	734
3-129.	RTC_IDLE Register Field Descriptions .....	735
3-130.	MPU_INTMUX_11_8 Register Field Descriptions .....	736
3-131.	MPU_INTMUX_15_12 Register Field Descriptions .....	737
3-132.	MPU_INTMUX_19_16 Register Field Descriptions .....	738
3-133.	MPU_INTMUX_23_20 Register Field Descriptions .....	739
3-134.	MPU_INTMUX_27_24 Register Field Descriptions .....	740
3-135.	MPU_INTMUX_31_28 Register Field Descriptions .....	741

3-136. MPU_INTMUX_35_32 Register Field Descriptions .....	742
3-137. MPU_INTMUX_39_36 Register Field Descriptions .....	743
3-138. MPU_INTMUX_43_40 Register Field Descriptions .....	744
3-139. MPU_INTMUX_47_44 Register Field Descriptions .....	745
3-140. MPU_INTMUX_51_48 Register Field Descriptions .....	746
3-141. MPU_INTMUX_55_52 Register Field Descriptions .....	747
3-142. MPU_INTMUX_59_56 Register Field Descriptions .....	748
3-143. MPU_INTMUX_63_60 Register Field Descriptions .....	749
3-144. MPU_INTMUX_67_64 Register Field Descriptions .....	750
3-145. MPU_INTMUX_71_68 Register Field Descriptions .....	751
3-146. MPU_INTMUX_75_72 Register Field Descriptions .....	752
3-147. MPU_INTMUX_79_76 Register Field Descriptions .....	753
3-148. MPU_INTMUX_83_80 Register Field Descriptions .....	754
3-149. MPU_INTMUX_87_84 Register Field Descriptions .....	755
3-150. MPU_INTMUX_91_88 Register Field Descriptions .....	756
3-151. MPU_INTMUX_95_92 Register Field Descriptions .....	757
3-152. MPU_INTMUX_99_96 Register Field Descriptions .....	758
3-153. MPU_INTMUX_103_100 Register Field Descriptions .....	759
3-154. MPU_INTMUX_107_104 Register Field Descriptions .....	760
3-155. MPU_INTMUX_111_108 Register Field Descriptions .....	761
3-156. MPU_INTMUX_115_112 Register Field Descriptions .....	762
3-157. MPU_INTMUX_119_116 Register Field Descriptions .....	763
3-158. MPU_INTMUX_123_120 Register Field Descriptions .....	764
3-159. MPU_INTMUX_127_124 Register Field Descriptions .....	765
3-160. INITIATOR_PRIO_0 Register Field Descriptions .....	766
3-161. INITIATOR_PRIO_1 Register Field Descriptions .....	767
3-162. INITIATOR_PRIO_2 Register Field Descriptions .....	768
3-163. INITIATOR_PRIO_3 Register Field Descriptions .....	769
3-164. INITIATOR_PRIO_4 Register Field Descriptions .....	770
3-165. DEV_FEATURE_2 Register Field Descriptions .....	771
3-166. DMAOBS Register Field Descriptions .....	772
3-167. INTOBS Register Field Descriptions .....	773
3-168. DTC0_CTRL Register Field Descriptions .....	774
3-169. DTC1_CTRL Register Field Descriptions .....	776
3-170. DTC0_LOAD0 Register Field Descriptions .....	778
3-171. DTC0_LOAD1 Register Field Descriptions .....	779
3-172. DTC0_LOAD2 Register Field Descriptions .....	780
3-173. DTC0_LOAD3 Register Field Descriptions .....	781
3-174. DTC1_LOAD0 Register Field Descriptions .....	782
3-175. DTC1_LOAD1 Register Field Descriptions .....	783
3-176. DTC1_LOAD2 Register Field Descriptions .....	784
3-177. DTC1_LOAD3 Register Field Descriptions .....	785
3-178. PRUSS_INTMUX_35_32 Register Field Descriptions .....	786
3-179. PRUSS_INTMUX_39_36 Register Field Descriptions .....	787
3-180. PRUSS_INTMUX_43_40 Register Field Descriptions .....	788
3-181. PRUSS_INTMUX_47_44 Register Field Descriptions .....	789
3-182. PRUSS_INTMUX_51_48 Register Field Descriptions .....	790
3-183. PRUSS_INTMUX_55_52 Register Field Descriptions .....	791
3-184. PRUSS_INTMUX_59_56 Register Field Descriptions .....	792

3-185. PRUSS_INTMUX_63_60 Register Field Descriptions .....	793
3-186. CHIP_HW_DBG_SEL Register Field Descriptions .....	794
4-1. Acronyms and Abbreviations .....	796
4-2. Naming Conventions .....	797
4-3. ROM Exception Vectors .....	800
4-4. Dead Loops .....	800
4-5. RAM Exception Vectors .....	802
4-6. Tracing Data .....	803
4-7. ROM Code Default Clock Settings .....	805
4-8. XIP Timings Parameters .....	811
4-9. Pins Used for NOR Boot .....	811
4-10. Special SYSBOOT Pins for NOR Boot .....	813
4-11. NAND Timings Parameters .....	815
4-12. ONFI Parameters Page Description .....	815
4-13. Supported NAND Devices .....	815
4-14. 4th NAND ID Data Byte .....	817
4-15. Pins used for NANDI2C boot for I2C EEPROM access .....	817
4-16. NAND Geometry Information on I2C EEPROM .....	817
4-17. Pins Used for NAND Boot .....	823
4-18. Special SYSBOOT pins for NAND boot .....	824
4-19. Master Boot Record Structure .....	829
4-20. Partition Entry .....	829
4-21. Partition Types .....	829
4-22. FAT Boot Sector .....	831
4-23. FAT Directory Entry .....	835
4-24. FAT Entry Description .....	836
4-25. Pins Used for MMC Boot .....	836
4-26. Pins Used for SPI Boot .....	837
4-27. Blocks and Sectors Searched on non-XIP Memories .....	837
4-28. Pins Used for EMAC Boot .....	839
4-29. Pins Used for Boot in RGMII Mode .....	840
4-30. Pins Used for Boot in RMII Mode .....	840
4-31. Sysboot Pins .....	840
4-32. PCIe 32 BAR Window Size Configuration .....	841
4-33. PCIe 64 BAR Window Size Configuration .....	842
4-34. PCIe BAR Window Base Address and Offset Configuration .....	842
4-35. Pins Used for UART Boot .....	843
4-36. Image Formats .....	844
4-37. Tracing Vectors .....	846
5-1. Initialization of a Transmit Object .....	865
5-2. Initialization of a single Receive Object for Data Frames .....	865
5-3. Initialization of a Single Receive Object for Remote Frames .....	866
5-4. Parameters of the CAN Bit Time .....	873
5-5. Structure of a Message Object .....	883
5-6. Field Descriptions .....	883
5-7. Message RAM addressing in Debug/Suspend and RDA Mode .....	885
5-8. Message RAM Representation in Debug/Suspend Mode .....	886
5-9. Message RAM Representation in RAM Direct Access Mode .....	887
5-10. DCAN Control Register Summary Table .....	888

5-11.	CAN Control Register (DCAN CTL) Field Descriptions .....	889
5-12.	Error and Status Register (DCAN ES) Field Descriptions.....	891
5-13.	Parity Error End of Interrupt Register (PARITYERR_EOI) Field Descriptions.....	893
5-14.	Error Counter Register (DCAN ERRC) Field Descriptions .....	893
5-15.	Bit Timing Register (DCAN BTR) Field Descriptions.....	894
5-16.	Interrupt Register (DCAN INT) Field Descriptions.....	895
5-17.	Test Register (DCAN TEST) Field Descriptions .....	896
5-18.	Parity Error Code Register (DCAN PERR) Field Descriptions.....	897
5-19.	Auto-Bus-On Time Register (DCAN ABOTR) Field Descriptions .....	898
5-20.	Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78).....	900
5-21.	Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78) Field Descriptions .....	900
5-22.	New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) .....	902
5-23.	New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) Field Descriptions.....	902
5-24.	New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) .....	904
5-25.	New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) Field Descriptions.....	904
5-26.	Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78) .....	906
5-27.	Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78) Field Descriptions .....	906
5-28.	Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78) .....	907
5-29.	Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78) Field Descriptions.....	907
5-30.	IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD) Field Descriptions .....	909
5-31.	IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK) Field Descriptions .....	911
5-32.	IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB) Field Descriptions .....	912
5-33.	IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL) Field Descriptions .....	914
5-34.	IF3 Observation Register (DCAN IF3OBS) Field Descriptions .....	917
5-35.	IF3 Mask Register (DCAN IF3MSK) Field Descriptions .....	919
5-36.	IF3 Arbitration Register (DCAN IF3ARB) Field Descriptions.....	920
5-37.	IF3 Message Control Register (DCAN IF3MCTL) Field Descriptions.....	921
5-38.	Update Enable Registers (DCAN IF3UPD12 to IF3UPD78)) .....	924
5-39.	Update Enable Registers (DCAN IF3UPD12 to IF3UPD78) Field Descriptions.....	924
5-40.	CAN TX I/O Control Register (DCAN TIOC) Field Descriptions.....	925
5-41.	CAN RX IO Control Register (DCAN RIOC) Field Descriptions .....	927
6-1.	Stride for Well-formed Tiled Mode 2D Block Requests.....	953
6-2.	TILER Modes Description .....	957
6-3.	Tiled Mode Container Characteristics.....	958
6-4.	Case 1 Memory Controllers .....	979
6-5.	Controller Configuration.....	979
6-6.	Case 2 Memory Controllers .....	980
6-7.	Controller Configuration.....	980
6-8.	Section Mapping Option 1 .....	982
6-9.	Section Mapping Option 2 .....	982
6-10.	DMM/TILER Registers .....	983
6-11.	DMM_REVISION Register Field Descriptions .....	983
6-12.	DMM_SYSCONFIG Register Field Descriptions .....	984
6-13.	DMM_LISA_LOCK Register Field Descriptions .....	984
6-14.	DMM_LISA_MAP Registers Field Descriptions.....	985
6-15.	DMM_TILER_OR Registers Field Descriptions.....	986
6-16.	DMM_PAT_CONFIG Register Field Descriptions .....	986
6-17.	DMM_PAT_VIEW Registers Field Descriptions .....	987
6-18.	DMM_PAT_VIEW_MAP Registers Field Descriptions.....	988

6-19.	DMM_PAT_VIEW_MAP_BASE Register Field Descriptions .....	989
6-20.	DMM_PAT_IRQ_EOI Register Field Descriptions .....	989
6-21.	DMM_PAT_IRQSTATUS_RAW Register Field Descriptions .....	991
6-22.	DMM_PAT_IRQSTATUS Register Field Descriptions .....	993
6-23.	DMM_PAT_IRQENABLE_SET Register Field Descriptions .....	995
6-24.	DMM_PAT_IRQENABLE_CLR Register Field Descriptions .....	997
6-25.	DMM_PAT_STATUS Registers Field Descriptions .....	999
6-26.	DMM_PAT_DESCR Registers Field Descriptions .....	1000
6-27.	DMM_PAT_AREA Registers Field Descriptions .....	1000
6-28.	DMM_PAT_CTRL Registers Field Descriptions.....	1001
6-29.	DMM_PAT_DATA Registers Field Descriptions .....	1001
6-30.	DMM_PEG_PRIO Registers Field Descriptions.....	1002
6-31.	DMM_PEG_PRIO_PAT Register Field Descriptions .....	1002
7-1.	DDR2/3 Memory Controller Signal Descriptions .....	1006
7-2.	Digital Filter Configuration.....	1010
7-3.	IBANK, RSIZE and PAGESIZE Fields Information .....	1011
7-4.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=0 and EBANK_POS=0 .....	1012
7-5.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=1 and EBANK_POS=0 .....	1013
7-6.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=2 and EBANK_POS=0 .....	1013
7-7.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=3 and EBANK_POS=0 .....	1013
7-8.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=0 and EBANK_POS=1 .....	1014
7-9.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=1 and EBANK_POS = 1.....	1014
7-10.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=2 and EBANK_POS = 1.....	1014
7-11.	OCP Address to DDR2/3 Address Mapping for IBANK_POS=3 and EBANK_POS=1 .....	1015
7-12.	Refresh Modes .....	1018
7-13.	Performance Counter Filter Configuration .....	1019
7-14.	Output Impedance Settings .....	1026
7-15.	Programmable Slew-rate Settings .....	1026
7-16.	ODT Settings.....	1027
7-17.	SDRCR Configuration .....	1030
7-18.	DDR2-800 Refresh Rate Specification .....	1031
7-19.	Refresh Rate Calculated Value.....	1031
7-20.	SDRTIM1 Configuration .....	1031
7-21.	SDRTIM2 Configuration .....	1031
7-22.	SDRTIM3 Configuration .....	1032
7-23.	DDR2/3 Memory Controller Control Register (DDRPHYCR) .....	1032
7-24.	Configuring DDRn_IO_CTRL .....	1032
7-25.	SDRCR Configuration .....	1033
7-26.	Periodic Refresh Interval Specification .....	1034
7-27.	SDRRCR Configuration .....	1034
7-28.	SDRTIM1 Configuration .....	1035
7-29.	SDRTIM2 Configuration .....	1036
7-30.	SDRTIM3 Configuration .....	1036
7-31.	PHY Control Register (DDRPHYCR) .....	1037
7-32.	ZQCR Configuration .....	1037
7-33.	DDR2/3 IO_CTRL Configuration .....	1038
7-34.	DDR2/3 Memory Controller Registers .....	1040
7-35.	SDRAM Status Register (SDRSTAT) Field Descriptions .....	1041
7-36.	SDRAM Configuration Register (SDRCR) Field Descriptions .....	1042



7-37.	SDRAM Configuration Register 2 (SDRCR2) Field Descriptions .....	1045
7-38.	SDRAM Refresh Control Register (SDRRCR) Field Descriptions .....	1046
7-39.	SDRAM Refresh Control Shadow Register (SDRRCSR) Field Descriptions.....	1047
7-40.	SDRAM Timing 1 Register (SDRTIM1) Field Descriptions .....	1048
7-41.	SDRAM Timing 1 Shadow Register (SDRTIM1SR) Field Descriptions .....	1049
7-42.	SDRAM Timing 2 Register (SDRTIM2) Field Descriptions .....	1050
7-43.	SDRAM Timing 2 Shadow Register (SDRTIM2SR) Field Descriptions .....	1051
7-44.	SDRAM Timing 3 Register (SDRTIM3) Field Descriptions .....	1052
7-45.	SDRAM Timing 3 Shadow Register (SDRTIM3SR) Field Descriptions .....	1053
7-46.	Power Management Control Register (PMCR) Field Descriptions .....	1054
7-47.	Power Management Control Shadow Register (PMCSR) Field Descriptions .....	1056
7-48.	Peripheral Bus Burst Priority Register (PBBPR) Field Descriptions .....	1057
7-49.	Performance Counter 1 Register (PERF_CNT_1) Field Descriptions.....	1057
7-50.	Performance Counter 2 Register (PERF_CNT_2) Field Descriptions.....	1058
7-51.	Performance Counter Config Register (PERF_CNT_CFG) Field Descriptions .....	1058
7-52.	Performance Counter Master Region Select Register (PERF_CNT_SEL) Field Descriptions.....	1059
7-53.	End of Interrupt Register (EOI) Field Descriptions.....	1059
7-54.	System OCP Interrup RAW Status Register (SOIRSR) Field Descriptions .....	1060
7-55.	System OCP Interrupt Status Register (SOISR) Field Descriptions.....	1060
7-56.	System OCP Interrupt Enable Set Register (SOIESR) Field Descriptions .....	1061
7-57.	System OCP Interrupt Enable Clear Register (SOIECR) Field Descriptions.....	1061
7-58.	SDRAM Output Impedance Calibration Configuration Register (ZQCR) Field Descriptions .....	1062
7-59.	Read Write Leveling Ramp Window Register (RDWR_LVL_RMP_WIN) Field Descriptions .....	1063
7-60.	Read Write Leveling Ramp Control Register (RDWR_LVL_RMP_CTRL) Field Descriptions .....	1063
7-61.	Read-Write Leveling Control Register (RWLCR) Field Descriptions .....	1064
7-62.	DDR PHY Control Register (DDRPHYCR) Field Descriptions .....	1065
7-63.	DDR PHY Control Shadow Register (DDRPHYCSR) Field Descriptions.....	1066
7-64.	Priority to Class of Service Mapping Register (PRI_COS_MAP) Field Descriptions .....	1067
7-65.	Connection ID to Class of Service 1 Mapping Register(CONNID_COS_1_MAP) Field Descriptions .....	1068
7-66.	Connection ID to Class of Service 2 Mapping Register (CONNID_COS_2_MAP) Field Descriptions.....	1069
7-67.	Read Write Execution Threshold Register (RD_WR_EXEC_THRSH) Field Descriptions .....	1070
7-68.	Memory-Mapped Registers for DDR2/3 PHY .....	1071
7-69.	DDR PHY Command 0/1/2 Address/Command Slave Ratio Register (CMD0/1/2_REG_PHY_CTRL_SLAVE_RATIO_0) Field Descriptions.....	1073
7-70.	DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register ( CMD0/1/2_REG_PHY_DLL_LOCK_DIFF_0) Field Descriptions .....	1073
7-71.	DDR PHY Command 0/1/2 Invert Clockout Selection Register( CMD0/1/2_REG_PHY_INVERT_CLKOUT_0) Field Descriptions .....	1074
7-72.	DDR PHY Data Macro 0/1/2/3 Read DQS Slave Ratio Register (DATA0/1/2/3_REG_PHY_RD_DQS_SLAVE_RATIO_0) Field Descriptions .....	1075
7-73.	DDR PHY Data Macro 0/1/2/3 Write DQS Slave Ratio Register (DATA0/1/2/3_REG_PHY_WR_DQS_SLAVE_RATIO_0) .....	1076
7-74.	DDR PHY Data Macro 0/1/2/3 Write DQS Slave Ratio Register (DATA0/1/2/3_REG_PHY_WR_DQS_SLAVE_RATIO_0) Field Descriptions.....	1076
7-75.	DDR PHY Data Macro 0/1/2/3 Write Leveling Init Ratio Register (DATA0/1/2/3_REG_PHY_WRLVL_INIT_RATIO_0) Field Descriptions.....	1076
7-76.	DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register (DATA0/1/2/3_REG_PHY_WRLVL_INIT_MODE_0) .....	1077
7-77.	DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register (DATA0_REG_PHY_GATELVL_INIT_RATIO_0) Field Descriptions.....	1077
7-78.	DDR PHY Data Macro 0/1/2/3 DQS Gate Training Init Mode Ratio Selection Register	

(DATA0/1/2/3_REG_PHY_GATELVL_INIT_MODE_0) Field Descriptions .....	1078
7-79. DDR PHY Data Macro 0/1/2/3 DQS Gate Slave Ratio Register (DATA0/1/2/3_REG_PHY_FIFO_WE_SLAVE_RATIO_0) Field Descriptions .....	1078
7-80. DDR PHY Data Macro 0/1/2/3 Write Data Slave Ratio Register (DATA0/1/2/3_REG_PHY_WR_DATA_SLAVE_RATIO_0) Field Descriptions .....	1079
7-81. DDR PHY Data Macro 0/1/2/3 Delay Selection Register (DATA0/1/2/3_REG_PHY_USE_RANK0_DELAYS) Field Descriptions .....	1080
7-82. DDR PHY Data Macro 0/1/2/3 DLL Lock Difference Register (DATA0/1/2/3_REG_PHY_DLL_LOCK_DIFF_0) Field Descriptions .....	1080
7-83. DDR Related Control Module Registers .....	1081
7-84. EMIF0 Clock Gate Control Register Field Descriptions .....	1081
7-85. DDR Memory Controller0_IO Control Register (DDR0_IO_CTRL) Field Descriptions.....	1082
7-86. DDR VTP Control Register (DDR_VTP_CTRL_0) Field Descriptions .....	1083
7-87. Master Connection IDs .....	1084
8-1. EDMA3 Parameter RAM Contents.....	1095
8-2. EDMA3 Channel Parameter Description .....	1096
8-3. Channel Options Parameters (OPT) Field Descriptions .....	1097
8-4. Dummy and Null Transfer Request .....	1101
8-5. Parameter Updates in EDMA3CC (for Non-Null, Non-Dummy PaPARAM Set).....	1102
8-6. Expected Number of Transfers for Non-Null Transfer.....	1108
8-7. Shadow Region Registers .....	1112
8-8. Chain Event Triggers .....	1114
8-9. EDMA3 Transfer Completion Interrupts .....	1114
8-10. EDMA3 Error Interrupts .....	1114
8-11. Transfer Complete Code (TCC) to EDMA3CC Interrupt Mapping.....	1115
8-12. Number of Interrupts.....	1115
8-13. Allowed Accesses .....	1120
8-14. MPPA Registers to Region Assignment.....	1120
8-15. Example Access Denied .....	1121
8-16. Example Access Allowed.....	1122
8-17. Read/Write Command Optimization Rules.....	1126
8-18. EDMA3 Transfer Controller Configurations .....	1128
8-19. EDMA3CC Registers .....	1151
8-20. Peripheral ID Register (PID) Field Descriptions.....	1154
8-21. EDMA3CC Configuration Register (CCCFG) Field Descriptions .....	1155
8-22. DMA Channel Map <i>n</i> Registers (DCHMAP <i>n</i> ) Field Descriptions .....	1157
8-23. QDMA Channel Map <i>n</i> Registers (QCHMAP <i>n</i> ) Field Descriptions .....	1158
8-24. DMA Channel Queue <i>n</i> Number Registers (DMAQNUM <i>n</i> ) Field Descriptions .....	1159
8-25. Bits in DMAQNUM <i>n</i> .....	1159
8-26. QDMA Channel Queue Number Register (QDMAQNUM) Field Descriptions .....	1160
8-27. Event Missed Register (EMR) Field Descriptions.....	1161
8-28. Event Missed Register High (EMRH) Field Descriptions .....	1161
8-29. Event Missed Clear Register (EMCR) Field Descriptions.....	1162
8-30. Event Missed Clear Register High (EMCRH) Field Descriptions .....	1162
8-31. QDMA Event Missed Register (QEMR) Field Descriptions.....	1163
8-32. QDMA Event Missed Clear Register (QEMCR) Field Descriptions.....	1164
8-33. EDMA3CC Error Register (CCERR) Field Descriptions .....	1165
8-34. EDMA3CC Error Clear Register (CCERRCLR) Field Descriptions.....	1166
8-35. Error Evaluation Register (EEVAL) Field Descriptions .....	1167
8-36. DMA Region Access Enable Registers for Region M (DRAE <i>m</i> /DRAEH <i>m</i> ) Field Descriptions .....	1168

8-37.	QDMA Region Access Enable for Region M (QRAEm) Field Descriptions .....	1169
8-38.	Event Queue Entry Registers (QxEy) Field Descriptions .....	1170
8-39.	Queue Status Register <i>n</i> (QSTAT <i>n</i> ) Field Descriptions.....	1171
8-40.	Queue Watermark Threshold A Register (QWMTHRA) Field Descriptions .....	1172
8-41.	EDMA3CC Status Register (CCSTAT) Field Descriptions.....	1173
8-42.	Memory Protection Fault Address Register (MPFAR) Field Descriptions .....	1175
8-43.	Memory Protection Fault Status Register (MPFSR) Field Descriptions.....	1176
8-44.	Memory Protection Fault Command Register (MPFCR) Field Descriptions.....	1177
8-45.	Memory Protection Page Attribute Register (MPPAn) Field Descriptions .....	1178
8-46.	Event Register (ER) Field Descriptions .....	1180
8-47.	Event Register High (ERH) Field Descriptions .....	1180
8-48.	Event Clear Register (ECR) Field Descriptions .....	1181
8-49.	Event Clear Register High (ECRH) Field Descriptions .....	1181
8-50.	Event Set Register (ESR) Field Descriptions.....	1182
8-51.	Event Set Register High (ESRH) Field Descriptions .....	1183
8-52.	Chained Event Register (CER) Field Descriptions.....	1184
8-53.	Chained Event Register High (CERH) Field Descriptions .....	1185
8-54.	Event Enable Register (EER) Field Descriptions .....	1186
8-55.	Event Enable Register High (EERH) Field Descriptions .....	1186
8-56.	Event Enable Clear Register (EECR) Field Descriptions .....	1187
8-57.	Event Enable Clear Register High (EECRH) Field Descriptions .....	1187
8-58.	Event Enable Set Register (EESR) Field Descriptions .....	1188
8-59.	Event Enable Set Register High (EESRH) Field Descriptions .....	1188
8-60.	Secondary Event Register (SER) Field Descriptions .....	1189
8-61.	Secondary Event Register High (SERH) Field Descriptions.....	1189
8-62.	Secondary Event Clear Register (SECR) Field Descriptions.....	1190
8-63.	Secondary Event Clear Register High (SECRH) Field Descriptions .....	1190
8-64.	Interrupt Enable Register (IER) Field Descriptions .....	1191
8-65.	Interrupt Enable Register High (IERH) Field Descriptions .....	1191
8-66.	Interrupt Enable Clear Register (IECR) Field Descriptions .....	1192
8-67.	Interrupt Enable Clear Register High (IECRH) Field Descriptions.....	1192
8-68.	Interrupt Enable Set Register (IESR) Field Descriptions.....	1193
8-69.	Interrupt Enable Set Register High (IESRH) Field Descriptions .....	1193
8-70.	Interrupt Pending Register (IPR) Field Descriptions.....	1194
8-71.	Interrupt Pending Register High (IPRH) Field Descriptions .....	1194
8-72.	Interrupt Clear Register (ICR) Field Descriptions .....	1195
8-73.	Interrupt Clear Register High (ICRH) Field Descriptions.....	1195
8-74.	Interrupt Evaluate Register (IEVAL) Field Descriptions .....	1196
8-75.	QDMA Event Register (QER) Field Descriptions .....	1197
8-76.	QDMA Event Enable Register (QEER) Field Descriptions .....	1198
8-77.	QDMA Event Enable Clear Register (QEECR) Field Descriptions .....	1199
8-78.	QDMA Event Enable Set Register (QEESR) Field Descriptions.....	1200
8-79.	QDMA Secondary Event Register (QSER) Field Descriptions .....	1201
8-80.	QDMA Secondary Event Clear Register (QSECR) Field Descriptions.....	1202
8-81.	EDMA3TC Registers.....	1203
8-82.	Peripheral ID Register (PID) Field Descriptions.....	1204
8-83.	EDMA3TC Configuration Register (TCCFG) Field Descriptions .....	1205
8-84.	EDMA3TC Channel Status Register (TCSTAT) Field Descriptions .....	1206
8-85.	Error Register (ERRSTAT) Field Descriptions .....	1208

8-86.	Error Enable Register (ERREN) Field Descriptions .....	1209
8-87.	Error Clear Register (ERRCLR) Field Descriptions.....	1210
8-88.	Error Details Register (ERRDET) Field Descriptions .....	1211
8-89.	Error Interrupt Command Register (ERRCMD) Field Descriptions .....	1212
8-90.	Read Rate Register (RDRATE) Field Descriptions .....	1213
8-91.	Source Active Options Register (SAOPT) Field Descriptions .....	1214
8-92.	Source Active Source Address Register (SASRC) Field Descriptions .....	1216
8-93.	Source Active Count Register (SACNT) Field Descriptions .....	1216
8-94.	Source Active Destination Address Register (SADST) Field Descriptions .....	1217
8-95.	Source Active Source B-Dimension Index Register (SABIDX) Field Descriptions .....	1217
8-96.	Source Active Memory Protection Proxy Register (SAMPPRXY) Field Descriptions .....	1218
8-97.	Source Active Count Reload Register (SACNTRL) Field Descriptions .....	1219
8-98.	Source Active Source Address B-Reference Register (SASRCBREF) Field Descriptions.....	1219
8-99.	Source Active Destination Address B-Reference Register (SADSTBREF) Field Descriptions .....	1220
8-100.	Destination FIFO Options Register (DFOPT $n$ ) Field Descriptions .....	1221
8-101.	Destination FIFO Source Address Register (DFSRC $n$ ) Field Descriptions.....	1223
8-102.	Destination FIFO Count Register (DFCNT $n$ ) Field Descriptions .....	1223
8-103.	Destination FIFO Destination Address Register (DFDST $n$ ) Field Descriptions .....	1224
8-104.	Destination FIFO B-Index Register (DFBIDX $n$ ) Field Descriptions .....	1224
8-105.	Destination FIFO Memory Protection Proxy Register (DFMPPRXY $n$ ) Field Descriptions .....	1225
8-106.	Destination FIFO Count Reload Register (DFCNTRL $n$ ) Field Descriptions .....	1226
8-107.	Destination FIFO Source Address B-Reference Register (DFSRCBREF $n$ ) Field Descriptions.....	1226
8-108.	Destination FIFO Destination Address B-Reference Register (DFDSTBREF $n$ ) Field Descriptions .....	1227
8-109.	Debug List .....	1228
9-1.	G/MII Signal Description.....	1234
9-2.	RMII Signal Description .....	1235
9-3.	RGMII Signal Description .....	1235
9-4.	Learned Address Control Bits .....	1242
9-5.	Free (Unused) Address Table Entry Bit Values .....	1242
9-6.	Multicast Address Table Entry Bit Values.....	1242
9-7.	VLAN/Multicast Address Table Entry Bit Values .....	1243
9-8.	Unicast Address Table Entry Bit Values .....	1244
9-9.	OUI Unicast Address Table Entry Bit Values.....	1245
9-10.	Unicast Address Table Entry Bit Values .....	1245
9-11.	VLAN Table Entry .....	1246
9-12.	Example of TX Configuration .....	1251
9-13.	Example of RX Configuration .....	1251
9-14.	Example of Rate-limit Configurations .....	1251
9-15.	G/MII Interface Signal Descriptions in GIG (1000 Mbps) Mode.....	1254
9-16.	G/MII Interface Signal Descriptions in MII (100/10 Mbps) Mode.....	1255
9-17.	RMII Signal Descriptions .....	1256
9-18.	Link Speed .....	1257
9-19.	RGMII Signal Descriptions .....	1258
9-20.	Embedded Memories .....	1259
9-21.	Switch Latency.....	1262
9-22.	Emulation Control Input .....	1263
9-23.	Values of Message Type Field .....	1270
9-24.	MDIO Read Frame Format.....	1277
9-25.	MDIO Write Frame Format.....	1277

9-26.	CPSW_3G Module Registers.....	1291
9-27.	Register Bit Definitions .....	1295
9-28.	CPSW ID Version Register (CPSW_ID_VER) Field Descriptions .....	1296
9-29.	CPSW Control Register (CPSW_CONTROL) Field Descriptions.....	1297
9-30.	CPSW Software Reset Register (CPSW_SOFT_RESET) Field Descriptions .....	1298
9-31.	CPSW Statistics Port Enable Register (CPSW_STAT_PORT_EN) Field Descriptions.....	1298
9-32.	CPSW Transmit Priority Type Register (CPSW_PTYPE) Field Descriptions .....	1299
9-33.	CPSW Software Idle Register (CPSW_SOFT_IDLE) Field Descriptions .....	1300
9-34.	CPSW Throughput Rate Register (CPSW_THRU_RATE) Field Descriptions .....	1300
9-35.	CPSW CPGMAC_SL Short Gap Threshold Register (CPSW_GAP_THRESH) Field Descriptions.....	1301
9-36.	CPSW Transmit Start Words Register (CPSW_TX_START_WDS) Field Descriptions .....	1301
9-37.	CPSW Flow Control Register (CPSW_FLOW_CONTROL) Field Descriptions.....	1302
9-38.	CPSW Port 0 Maximum FIFO Blocks Register (P0_MAX_BLKs) Field Descriptions.....	1302
9-39.	CPSW Port 0 FIFO Block Usage Count (Read Only) Register (P0_BLK_CNT) Field Descriptions.....	1303
9-40.	CPSW Port 0 Transmit FIFO Control Register (P0_TX_IN_CTL) Field Descriptions .....	1303
9-41.	CPSW Port 0 VLAN Register (P0_PORT_VLAN) Field Descriptions .....	1304
9-42.	CPSW Port 0 TX Header Priority to Switch Priority Mapping Register (P0_TX_PRI_MAP) Field Descriptions .....	1304
9-43.	CPSW CPDMA TX (Port 0 RX) Packet Priority to Header Priority Mapping Register (CPDMA_TX_PRI_MAP) Field Descriptions.....	1305
9-44.	CPSW CPDMA RX (Port 0 TX) Switch Priority to DMA Channel Mapping Register (CPDMA_RX_CH_MAP) Field Descriptions .....	1306
9-45.	CPSW Port 1 Maximum FIFO Blocks Register (P1_MAX_BLKs) Field Descriptions.....	1307
9-46.	CPSW Port 1 FIFO Block Usage Count (Read Only) Register (P1_BLK_CNT) Field Descriptions.....	1307
9-47.	CPSW Port 1 Transmit FIFO Control Register (P1_TX_IN_CTL) Field Descriptions .....	1308
9-48.	CPSW Port 1 VLAN Register (P1_PORT_VLAN) Field Descriptions .....	1308
9-49.	CPSW Port 1 TX Header Priority to Switch Pri Mapping Register (P1_TX_PRI_MAP) Field Descriptions ..	1309
9-50.	CPSW_3G Port 1 Time Sync Control Register (P1_TS_CTL) Field Descriptions .....	1310
9-51.	CPSW_3G Port 1 Time Sync Sequence ID and LTYPE Register (P1_TS_SEQ_LTYPE) Field Descriptions .....	1311
9-52.	CPSW_3G Port 1 Time Sync VLAN2 and VLAN2 Register (P1_TS_VLAN) Field Descriptions .....	1311
9-53.	CPSW CPGMAC_SL1 Source Address Low Register (SL1_SA_LO) Field Descriptions .....	1312
9-54.	CPSW CPGMAC_SL1 Source Address High Register (SL1_SA_HI) Field Descriptions .....	1312
9-55.	CPSW Port 1 Transmit Queue Send Percentages Register (P1_SEND_PERCENT) Field Descriptions ...	1313
9-56.	CPSW Port 2 Maximum FIFO Blocks Register (P2_MAX_BLKs) Field Descriptions.....	1314
9-57.	CPSW Port 2 FIFO Block Usage Count (Read Only) Register (P2_BLK_CNT) Field Descriptions.....	1314
9-58.	CPSW Port 2 Transmit FIFO Control Register (P2_TX_IN_CTL) Field Descriptions .....	1315
9-59.	CPSW Port 2 VLAN Register (P2_PORT_VLAN) Field Descriptions .....	1315
9-60.	CPSW Port 2 TX Header Priority to Switch Priority Mapping Register (P2_TX_PRI_MAP) Field Descriptions .....	1316
9-61.	CPSW_3GF Port 2 Time Sync Control Register (P2_TS_CTL) Field Descriptions .....	1317
9-62.	Port 2 Time Sync Sequence ID and LTYPE Register (P2_TS_SEQ_LTYPE) Field Descriptions.....	1318
9-63.	CPSW_3GF Port 2 Time Sync VLAN2 and VLAN2 Register (P2_TS_VLAN) Field Descriptions.....	1318
9-64.	CPSW CPGMAC_SL2 Source Address Low Register (SL2_SA_LO) Field Descriptions .....	1319
9-65.	CPGMAC_SL2 Source Address High Register (SL2_SA_HI) Field Descriptions .....	1319
9-66.	Port 2 Transmit Queue Send Percentages Register (P2_SEND_PERCENT) Field Descriptions.....	1320
9-67.	CPDMA_REGS TX Identification and Version Register (TX_IDVER) Field Descriptions .....	1321
9-68.	CPDMA_REGS TX Control Register (TX_CONTROL) Field Descriptions .....	1321
9-69.	CPDMA_REGS TX Teardown Register (TX_TEARDOWN) Field Descriptions .....	1321
9-70.	CPDMA_REGS RX Identification and Version Register (RX_IDVER) Field Descriptions .....	1322



9-71.	CPDMA_REGS RX Control Register (RX_CONTROL) Field Descriptions.....	1322
9-72.	CPDMA_REGS RX Teardown Register (RX_TEARDOWN) Field Descriptions.....	1322
9-73.	CPDMA_REGS Software Reset Register (SOFT_RESET) Field Descriptions.....	1323
9-74.	CPDMA_REGS Control Register (DMACONTROL) Field Descriptions.....	1323
9-75.	CPDMA_REGS Status Register (DMASTATUS) Field Descriptions.....	1325
9-76.	CPDMA_REGS Receive Buffer Offset Register (RX_BUFFER_OFFSET) Field Descriptions.....	1326
9-77.	CPDMA_REGS Emulation Control Register (EMCONTROL) Field Descriptions.....	1326
9-78.	CPDMA_REGS Transmit Priority Rate Registers Field Descriptions.....	1326
9-79.	CPDMA_INT TX Interrupt Status (raw value) Register (TX_INTSTAT_RAW) Field Descriptions.....	1327
9-80.	CPDMA_INT TX Interrupt Status (masked value) Register (TX_INTSTAT_MASKED) Field Descriptions.....	1327
9-81.	CPDMA_INT TX Interrupt Mask Set Register (TX_INTMASK_SET) Field Descriptions.....	1328
9-82.	CPDMA_INT TX Interrupt Mask Clear Register (TX_INTMASK_CLEAR) Field Descriptions.....	1328
9-83.	CPDMA_INT Input Vector (CPDMA_IN_VECTOR) Field Descriptions.....	1329
9-84.	CPDMA_INT End Of Interrupt Vector (CPDMA_EOI_VECTOR) Field Descriptions.....	1329
9-85.	CPDMA_INT RX Interrupt Status (raw value) Register (RX_INTSTAT_RAW) Field Descriptions.....	1330
9-86.	CPDMA_INT RX Interrupt Status (masked value) Register (RX_INTSTAT_MASKED) Field Descriptions.....	1331
9-87.	CPDMA_INT RX Interrupt Mask Set Register (RX_INTMASK_SET) Field Descriptions.....	1332
9-88.	CPDMA_INT RX Interrupt Mask Clear Register (RX_INTMASK_CLEAR) Field Descriptions.....	1333
9-89.	CPDMA_INT DMA Interrupt Status (raw value) Register (DMA_INTSTAT_RAW) Field Descriptions.....	1334
9-90.	CPDMA_INT DMA Interrupt Status (masked value) Register (DMA_INTSTAT_MASKED) Field Descriptions.....	1334
9-91.	CPDMA_INT DMA Interrupt Mask Set Register (DMA_INTMASK_SET) Field Descriptions.....	1335
9-92.	CPDMA_INT DMA Interrupt Mask Clear Register (DMA_INTMASK_CLEAR) Field Descriptions.....	1335
9-93.	CPDMA_INT RX Channel Threshold Pending Channel Registers Field Descriptions.....	1336
9-94.	CPDMA_INT RX Channel Free Buffer Count Registers Field Descriptions.....	1336
9-95.	CPDMA_STATERAM TX Channel Head Descriptor Pointers Field Descriptions.....	1336
9-96.	CPDMA_STATERAM RX Channel Head Descriptor Pointers Field Descriptions.....	1337
9-97.	CPDMA_STATERAM TX Channel Completion Pointer Registers Field Descriptions.....	1337
9-98.	CPDMA_STATERAM RX Channel Completion Pointer Registers Field Descriptions.....	1337
9-99.	Identification and Version Register (CPTS_IDVER) Field Descriptions.....	1347
9-100.	Time Sync Control Register (CPTS_CONTROL) Field Descriptions.....	1347
9-101.	Reference Clock Select Register (CPTS_RFTCLK_SEL) Field Descriptions.....	1348
9-102.	Time Stamp Event Push Register (CPTS_TS_PUSH) Field Descriptions.....	1348
9-103.	Time Stamp Load Value Register (CPTS_TS_LOAD_VAL) Field Descriptions.....	1348
9-104.	Time Stamp Load Enable Register (CPTS_TS_LOAD_EN) Field Descriptions.....	1349
9-105.	Time Sync Interrupt Status Register Raw Register (CPTS_INTSTAT_RAW) Field Descriptions.....	1349
9-106.	Time Sync Interrupt Status Register Masked Register (CPTS_INTSTAT_MASKED) Field Descriptions.....	1349
9-107.	Time Sync Interrupt Enable Register (CPTS_INT_ENABLE) Field Descriptions.....	1350
9-108.	Event Interrupt Pop Register (CPTS_EVENT_POP) Field Descriptions.....	1350
9-109.	Event Low Register (CPTS_EVENT_LOW) Field Descriptions.....	1350
9-110.	Event High Register (CPTS_EVENT_HIGH) Field Descriptions.....	1351
9-111.	Address Lookup Engine ID/Version Register (ALE_IDVER) Field Descriptions.....	1351
9-112.	ALE Control Register (ALE_CONTROL) Field Descriptions.....	1352
9-113.	ALE Prescale Register (ALE_PRESCALE) Field Descriptions.....	1353
9-114.	ALE Unknown VLAN Register (ALE_UNKNOWN_VLAN) Field Descriptions.....	1354
9-115.	ALE Table Control Register (ALE_TBLCTL) Field Descriptions.....	1354
9-116.	ALE Table Word 2 Register (ALE_TBLW2) Field Descriptions.....	1355
9-117.	ALE Table Word 1 Register (ALE_TBLW1) Field Descriptions.....	1355
9-118.	ALE Table Word 0 Register (ALE_TBLW0) Field Descriptions.....	1355



9-119. ALE Port Control Registers Field Descriptions .....	1356
9-120. CPGMAC_SL1 IDVER Register (SL1_IDVER) Field Descriptions .....	1357
9-121. CPGMAC_SL1 MAC Control Register (SL1_MACCONTROL) Field Descriptions .....	1357
9-122. CPGMAC_SL1 MAC Status Register (SL1_MACSTATUS) Field Descriptions.....	1359
9-123. CPGMAC_SL1 Software Reset Register (SL1_SOFT_RESET) Field Descriptions.....	1360
9-124. CPGMAC_SL1 RX Maximum Length Register (SL1_RX_MAXLEN) Field Descriptions .....	1360
9-125. CPGMAC_SL1 Backoff Random Number Generator Test Register (SL1_BOFFTEST) Field Descriptions	1361
9-126. CPGMAC_SL1 RX Pause Timer Register (SL1_RX_PAUSE) Field Descriptions .....	1361
9-127. CPGMAC_SL1 TX Pause Timer Register (SL1_TX_PAUSE) Field Descriptions .....	1362
9-128. CPGMAC_SL1 Emulation Control Register (SL1_EMCONTROL) Field Descriptions .....	1362
9-129. CPGMAC_SL1 RX Packet Priority to Header Priority Mapping Register (SL1_Pri_Map) Field Descriptions .....	1363
9-130. CPGMAC_SL2 IDVER Register (SL2_IDVER) Field Descriptions .....	1364
9-131. CPGMAC_SL2 MAC Control Register (SL2_MACCONTROL) Field Descriptions .....	1364
9-132. CPGMAC_SL2 MAC Status Register (SL2_MACSTATUS) Field Descriptions.....	1367
9-133. CPGMAC_SL2 Software Reset Register (SL2_SOFT_RESET) Field Descriptions.....	1367
9-134. CPGMAC_SL2 RX Maximum Length Register (SL2_RX_MAXLEN) Field Descriptions .....	1368
9-135. CPGMAC_SL2 Backoff Random Number Generator Test Register (SL2_BOFFTEST) Field Descriptions	1368
9-136. CPGMAC_SL2 RX Pause Timer Register (SL2_RX_PAUSE) Field Descriptions .....	1369
9-137. CPGMAC_SL2 TX Pause Timer Register (SL2_TX_PAUSE) Field Descriptions .....	1369
9-138. CPGMAC_SL2 Emulation Control Register (SL2_EMCONTROL) Field Descriptions .....	1370
9-139. CPGMAC_SL2 RX Packet Priority to Header Priority Mapping Register (SL2_RX_PRI_MAP) Field Descriptions .....	1371
9-140. MDIO Module Registers .....	1372
9-141. MDIO Version Register (VERSION) Field Descriptions .....	1372
9-142. MDIO Control Register (CONTROL) Field Descriptions .....	1373
9-143. PHY Alive Status Register (ALIVE) Field Descriptions.....	1374
9-144. PHY Link Status Register (LINK) Field Descriptions .....	1374
9-145. MDIO Link Status Change Interrupt (raw value) Register (LINKINTRAW) Field Descriptions.....	1375
9-146. MDIO Link Status Change Interrupt (masked value) Register (LINKINTMASKED) Field Descriptions.....	1375
9-147. MDIO User Command Complete Interrupt (raw value) Register (USERINTRAW) Field Descriptions.....	1376
9-148. MDIO User Command Complete Interrupt (masked value) Register (USERINTMASKED) Field Descriptions .....	1376
9-149. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions ..	1377
9-150. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field Descriptions .....	1377
9-151. MDIO User Access Register 0 (USERACCESS0) Field Descriptions.....	1378
9-152. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions .....	1378
9-153. MDIO User Access Register 1 (USERACCESS1) Field Descriptions.....	1379
9-154. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions .....	1379
9-155. CPSW Subsystem Module Registers .....	1380
9-156. Subsystem ID Version Register (IDVER) Field Descriptions .....	1380
9-157. Subsystem Software Reset Register (SOFT_RESET) Field Descriptions.....	1381
9-158. Subsystem Control Register (CONTROL) Field Descriptions .....	1381
9-159. Subsystem Interrupt Control Register (INT_CONTROL) Field Descriptions .....	1382
9-160. Subsystem Receive Threshold Interrupt Enable Register (RX_THRESH_EN) Field Descriptions.....	1382
9-161. Subsystem Receive Interrupt Enable Register (RX_EN) Field Descriptions .....	1383
9-162. Subsystem Transmit Interrupt Enable Register (TX_EN) Field Descriptions.....	1383
9-163. Subsystem Miscellaneous Interrupt Enable Register (MISC_EN) Field Descriptions.....	1383
9-164. Subsystem Receive Threshold Masked Interrupt Status Register (RX_THRESH_STAT) Field	

Descriptions .....	1384
9-165. Subsystem Receive Masked Interrupt Status Register (RX_STAT) Field Descriptions .....	1384
9-166. Subsystem Transmit Masked Interrupt Status Register (TX_STAT) Field Descriptions .....	1384
9-167. Subsystem Miscellaneous Masked Interrupt Status Register (MISC_STAT) Field Descriptions .....	1385
9-168. Subsystem Receive Interrupts per Millisecond Register (RX_IMAX) Field Descriptions .....	1385
9-169. Subsystem Transmit Interrupts per Millisecond Register (TX_IMAX) Field Descriptions .....	1385
9-170. RGMII Control Read Register (RGMII_CTL) Field Descriptions .....	1386
10-1. GPIO Registers .....	1397
10-2. GPIO_REVISION Register Field Descriptions .....	1398
10-3. GPIO_SYSCONFIG Register Field Descriptions .....	1399
10-4. GPIO_EOI Register Field Descriptions .....	1400
10-5. GPIO_IRQSTATUS_RAW_0 Register Field Descriptions .....	1401
10-6. GPIO_IRQSTATUS_RAW_1 Register Field Descriptions .....	1401
10-7. GPIO_IRQSTATUS_0 Register Field Descriptions .....	1402
10-8. GPIO_IRQSTATUS_1 Register Field Descriptions .....	1402
10-9. GPIO_IRQENABLE_SET_0 Register Field Descriptions .....	1403
10-10. GPIO_IRQENABLE_SET_1 Register Field Descriptions .....	1403
10-11. GPIO_IRQENABLE_CLR_0 Register Field Descriptions .....	1404
10-12. GPIO_IRQENABLE_CLR_1 Register Field Descriptions .....	1404
10-13. GPIO_IRQWAKEN_0 Register Field Descriptions .....	1405
10-14. GPIO_IRQWAKEN_1 Register Field Descriptions .....	1406
10-15. GPIO_SYSSTATUS Register Field Descriptions .....	1407
10-16. GPIO_CTRL Register Field Descriptions .....	1408
10-17. GPIO_OE Register Field Descriptions .....	1408
10-18. GPIO_DATAIN Register Field Descriptions .....	1409
10-19. GPIO_DATAOUT Register Field Descriptions .....	1409
10-20. GPIO_LEVELDETECT0 Register Field Descriptions .....	1410
10-21. GPIO_LEVELDETECT1 Register Field Descriptions .....	1410
10-22. GPIO_RISINGDETECT Register Field Descriptions .....	1411
10-23. GPIO_FALLINGDETECT Register Field Descriptions .....	1411
10-24. GPIO_DEBOUNCENABLE Register Field Descriptions .....	1412
10-25. GPIO_DEBOUNCINGTIME Register Field Descriptions .....	1412
10-26. GPIO_CLEARDATAOUT Register Field Descriptions .....	1413
10-27. GPIO_SETDATAOUT Register Field Descriptions .....	1413
11-1. GPMC I/O Description .....	1417
11-2. GPMC Pin Multiplexing Options .....	1417
11-3. GPMC Integration Attributes .....	1421
11-4. GPMC Clocks and Resets .....	1422
11-5. GPMC Hardware Requests .....	1422
11-6. GPMC Clocks .....	1423
11-7. GPMC_CONFIG1_i Configuration .....	1423
11-8. GPMC Local Power Management Features .....	1423
11-9. GPMC Interrupt Events .....	1424
11-10. Idle Cycle Insertion Configuration .....	1435
11-11. Chip-Select Configuration for NAND Interfacing .....	1464
11-12. ECC Enable Settings .....	1473
11-13. Flattened BCH Codeword Mapping (512 Bytes + 104 Bits) .....	1478
11-14. Aligned Message Byte Mapping in 8-bit NAND .....	1478
11-15. Aligned Message Byte Mapping in 16-bit NAND .....	1479

11-16. Aligned Nibble Mapping of Message in 8-bit NAND .....	1479
11-17. Misaligned Nibble Mapping of Message in 8-bit NAND .....	1479
11-18. Aligned Nibble Mapping of Message in 16-bit NAND .....	1479
11-19. Misaligned Nibble Mapping of Message in 16-bit NAND (1 Unused Nibble) .....	1480
11-20. Misaligned Nibble Mapping of Message in 16-bit NAND (2 Unused Nibble) .....	1480
11-21. Misaligned Nibble Mapping of Message in 16-bit NAND (3 Unused Nibble) .....	1480
11-22. Prefetch Mode Configuration .....	1491
11-23. GPMC Configuration in NOR Mode.....	1496
11-24. GPMC Configuration in NAND Mode .....	1496
11-25. Reset GPMC .....	1498
11-26. NOR Memory Type .....	1498
11-27. NOR Chip-Select Configuration .....	1498
11-28. NOR Timings Configuration.....	1498
11-29. WAIT Pin Configuration .....	1499
11-30. Enable Chip-Select.....	1499
11-31. NAND Memory Type.....	1499
11-32. NAND Chip-Select Configuration.....	1499
11-33. Asynchronous Read and Write Operations .....	1499
11-34. ECC Engine .....	1500
11-35. Prefetch and Write-Posting Engine .....	1500
11-36. WAIT Pin Configuration .....	1500
11-37. Enable Chip-Select.....	1500
11-38. Mode Parameters Check List Table .....	1501
11-39. Access Type Parameters Check List Table .....	1501
11-40. Timing Parameters .....	1503
11-41. NAND Formulas Description Table .....	1505
11-42. Synchronous NOR Formulas Description Table .....	1506
11-43. Asynchronous NOR Formulas Description Table .....	1513
11-44. GPMC Signals .....	1515
11-45. Useful Timing Parameters on the Memory Side .....	1517
11-46. Calculating GPMC Timing Parameters .....	1518
11-47. AC Characteristics for Asynchronous Read Access.....	1519
11-48. GPMC Timing Parameters for Asynchronous Read Access .....	1520
11-49. AC Characteristics for Asynchronous Single Write (Memory Side).....	1521
11-50. GPMC Timing Parameters for Asynchronous Single Write.....	1522
11-51. Supported Memory Interfaces .....	1523
11-52. NAND Interface Bus Operations Summary .....	1525
11-53. NOR Interface Bus Operations Summary.....	1525
11-54. GPMC Registers .....	1527
11-55. GPMC_REVISION Field Descriptions .....	1528
11-56. GPMC_SYSCONFIG Field Descriptions .....	1528
11-57. GPMC_SYSSTATUS Field Descriptions .....	1529
11-58. GPMC_IRQSTATUS Field Descriptions .....	1530
11-59. GPMC_IRQENABLE Field Descriptions .....	1531
11-60. GPMC_TIMEOUT_CONTROL Field Descriptions .....	1532
11-61. GPMC_ERR_ADDRESS Field Descriptions.....	1532
11-62. GPMC_ERR_TYPE Field Descriptions.....	1533
11-63. GPMC_CONFIG Field Descriptions .....	1534
11-64. GPMC_STATUS Field Descriptions .....	1535

11-65. GPMC_CONFIG1_i Field Descriptions .....	1536
11-66. GPMC_CONFIG2_i Field Descriptions .....	1539
11-67. GPMC_CONFIG3_i Field Descriptions .....	1540
11-68. GPMC_CONFIG4_i Field Descriptions .....	1542
11-69. GPMC_CONFIG5_i Field Descriptions .....	1544
11-70. GPMC_CONFIG6_i Field Descriptions .....	1545
11-71. GPMC_CONFIG7_i Field Descriptions .....	1546
11-72. GPMC_NAND_COMMAND_i Field Descriptions .....	1547
11-73. GPMC_NAND_ADDRESS_i Field Descriptions.....	1547
11-74. GPMC_NAND_DATA_i Field Descriptions .....	1547
11-75. GPMC_PREFETCH_CONFIG1 Field Descriptions .....	1548
11-76. GPMC_PREFETCH_CONFIG2 Field Descriptions .....	1550
11-77. GPMC_PREFETCH_CONTROL Field Descriptions.....	1550
11-78. GPMC_PREFETCH_STATUS Field Descriptions .....	1551
11-79. GPMC_ECC_CONFIG Field Descriptions .....	1552
11-80. GPMC_ECC_CONTROL Field Descriptions .....	1553
11-81. GPMC_ECC_SIZE_CONFIG Field Descriptions.....	1554
11-82. GPMC_ECCj_RESULT Field Descriptions .....	1556
11-83. GPMC_BCH_RESULT0_i Field Descriptions .....	1557
11-84. GPMC_BCH_RESULT1_i Field Descriptions .....	1557
11-85. GPMC_BCH_RESULT2_i Field Descriptions .....	1557
11-86. GPMC_BCH_RESULT3_i Field Descriptions .....	1558
11-87. GPMC_BCH_RESULT4_i Field Descriptions .....	1558
11-88. GPMC_BCH_RESULT5_i Field Descriptions .....	1559
11-89. GPMC_BCH_RESULT6_i Field Descriptions .....	1559
11-90. GPMC_BCH_SWDATA Field Descriptions .....	1559
12-1. HDVPSS: Acronyms .....	1561
12-2. HDVPSS Data Format.....	1561
12-3. Input Layers and Associated Blenders .....	1567
12-4. Display Port and VENC Name.....	1570
12-5. OSD Interface Signals .....	1570
12-6. DVO Formats .....	1570
12-7. Valid Input Port Configurations .....	1578
12-8. Valid Embedded Sync Mux Mode and Data Bus Width Combinations .....	1580
13-1. HDMI Video Timings (CEA-861-D).....	1587
13-2. HDMI Video Timings (VESA DMT) .....	1587
13-3. CEC Clock Generation .....	1589
13-4. HDMI I/O Signal Description.....	1590
13-5. Integration Attributes.....	1591
13-6. Clocks and Resets .....	1592
13-7. Hardware Requests .....	1592
13-8. Local Power-Management Features.....	1592
13-9. HDMI Interrupt Events .....	1593
13-10. Video Port Signals .....	1594
13-11. HDMI Video Port Mapping .....	1594
13-12. PCM, 16-Bit Format.....	1597
13-13. PCM, 24-Bit Format.....	1598
13-14. Speaker Mapping Versus Channel.....	1598
13-15. IEC 60958 Sample Format.....	1601

13-16. IEC 60937 Format.....	1601
13-17. HDMI Registers.....	1605
13-18. HDMI Wrapper Registers.....	1605
13-19. IP Revision Identifier Register (HDMI_WP_REVISION) Field Descriptions .....	1605
13-20. Clock Management Configuration Register (HDMI_WP_SYSCONFIG) Field Descriptions.....	1606
13-21. Raw Interrupt Status Register (HDMI_WP_IRQSTATUS_RAW) Field Descriptions .....	1607
13-22. Interrupt Status Register (HDMI_WP_IRQSTATUS) Field Descriptions .....	1608
13-23. Interrupt Enable Register (HDMI_WP_IRQENABLE_SET) Field Descriptions .....	1609
13-24. Interrupt Disable Register (HDMI_WP_IRQENABLE_CLEAR) Field Descriptions .....	1610
13-25. Glitch Filter Register (HDMI_WP_DEBOUNCE) Field Descriptions.....	1611
13-26. Configuration of HDMI Wrapper Video Register (HDMI_WP_VIDEO_CFG) Field Descriptions.....	1612
13-27. Configuration of Clocks Register (HDMI_WP_CLK) Field Descriptions.....	1613
13-28. Audio Configuration in FIFO Register (HDMI_WP_AUDIO_CFG) Field Descriptions .....	1614
13-29. Audio Configuration of DMA Register (HDMI_WP_AUDIO_CFG2) Field Descriptions .....	1615
13-30. Audio FIFO Control Register (HDMI_WP_AUDIO_CTRL) Field Descriptions .....	1616
13-31. TX Data of FIFO Register (HDMI_WP_AUDIO_DATA) Field Descriptions.....	1617
13-32. HDMI Core System Registers .....	1618
13-33. Vendor ID Register (VND_IDL) Field Descriptions .....	1620
13-34. Vendor ID Register (VND_IDH) Field Descriptions .....	1621
13-35. Device IDL Register (DEV_IDL) Field Descriptions.....	1621
13-36. Device IDH Register (DEV_IDH) Field Descriptions.....	1621
13-37. Device Revision Register (DEV_REV) Field Descriptions .....	1622
13-38. Software Reset Register (SRST) Field Descriptions .....	1622
13-39. System Control Register 1 (SYS_CTRL1) Field Descriptions.....	1623
13-40. System Status Register (SYS_STAT) Field Descriptions.....	1624
13-41. System Control Register 3 (SYS_CTRL3) Field Descriptions.....	1624
13-42. Data Control Register (DCTL) Field Descriptions.....	1625
13-43. HDCP Control Register (HDCP_CTRL) Field Descriptions.....	1626
13-44. HDCP BKSv Register (BKSv__0-BKSv__4) Field Descriptions .....	1627
13-45. HDCP AN Register (AN__0-AN__7) Field Descriptions .....	1627
13-46. HDCP AKSv Register (AKSv__0-AKSv__4) Field Descriptions .....	1627
13-47. HDCP Ri Register (RI1) Field Descriptions.....	1628
13-48. HDCP Ri2 Register (RI2) Field Descriptions .....	1628
13-49. HDCP Ri 128 Compare Register (RI_128_COMP) Field Descriptions .....	1628
13-50. HDCP I Counter Register (I_CNT) Field Descriptions.....	1629
13-51. Ri Status Register (RI_STAT) Field Descriptions .....	1629
13-52. Ri Command Register (RI_CMD) Field Descriptions .....	1630
13-53. Ri Line Start Register (RI_START) Field Descriptions .....	1630
13-54. Ri From RX Register (Low) (RI_RX_L) Field Descriptions .....	1631
13-55. Ri From RX Registers (High) (RI_RX_H) Field Descriptions .....	1631
13-56. Ri Debug Registers (RI_DEBUG) Field Descriptions.....	1632
13-57. VIDEO DE Delay Register (DE_DLY) Field Descriptions .....	1632
13-58. VIDEO DE Control Register (DE_CTRL) Field Descriptions .....	1633
13-59. VIDEO DE Top Register (DE_TOP) Field Descriptions.....	1634
13-60. VIDEO DE Count Register (DE_CNTL) Field Descriptions.....	1634
13-61. VIDEO DE Count Register (DE_CNTH) Field Descriptions .....	1634
13-62. VIDEO DE Line Register (DE_LINL) Field Descriptions .....	1635
13-63. VIDEO DE Line Register (DE_LINH_1) Field Descriptions.....	1635
13-64. Video H Resolution Register (HRES_L) Field Descriptions .....	1636



13-65. Video H Resolution Register (HRES_H) Field Descriptions .....	1636
13-66. Video V Resolution Low Register (VRES_L) Field Descriptions .....	1637
13-67. Video V Resolution Register (VRES_H) Field Descriptions .....	1637
13-68. Video Interlace Adjustment Register (IADJUST) Field Descriptions .....	1638
13-69. Video SYNC Polarity Detection Register (POL_DETECT) Field Descriptions .....	1639
13-70. Video Hbit to HSYNC Register (HBIT_2HSYNC1) Field Descriptions .....	1640
13-71. Video Hbit to HSYNC Register (HBIT_2HSYNC2) Field Descriptions .....	1640
13-72. Video Field2 HSYNC Offset Register (FLD2_HS_OFSTL) Field Descriptions.....	1641
13-73. Video Field2 HSYNC Offset Register (FLD2_HS_OFSTH) Field Descriptions .....	1641
13-74. Video HSYNC Length Register (HWIDTH1) Field Descriptions.....	1642
13-75. Video HSYNC Length Register (HWIDTH2) Field Descriptions.....	1642
13-76. Video Vbit to VSYNC Register (VBIT_TO_VSYNC) Field Descriptions .....	1643
13-77. Video VSYNC Length Register (VWIDTH) Field Descriptions .....	1643
13-78. Video Control Register (VID_CTRL) Field Descriptions.....	1644
13-79. Video Action Enable Register (VID_ACEN) Field Descriptions .....	1645
13-80. Video Mode1 Register (VID_MODE) Field Descriptions .....	1646
13-81. Video Blanking Registers (VID_BLANK1) Field Descriptions .....	1647
13-82. Video Blanking Register (VID_BLANK2) Field Descriptions.....	1647
13-83. Video Blanking Register (VID_BLANK3) Field Descriptions.....	1647
13-84. Deep Color Header Register (DC_HEADER) Field Descriptions .....	1648
13-85. Video Mode2 Register (VID_DITHER) Field Descriptions .....	1649
13-86. RGB_2_xvYCC control Register (RGB2XVYCC_CT) Field Descriptions.....	1650
13-87. RGB_2_xvYCC Conversion R_2_Y Register (R2Y_COEFF_LOW) Field Descriptions .....	1651
13-88. RGB_2_xvYCC Conversion R_2_Y Register (R2Y_COEFF_UP) Field Descriptions.....	1651
13-89. RGB_2_xvYCC Conversion G_2_Y Register (G2Y_COEFF_LOW) Field Descriptions .....	1652
13-90. RGB_2_xvYCC Conversion G_2_Y Register (G2Y_COEFF_UP) Field Descriptions .....	1652
13-91. RGB_2_xvYCC Conversion B_2_Y Register (B2Y_COEFF_LOW) Field Descriptions.....	1653
13-92. RGB_2_xvYCC Conversion B_2_Y Register (B2Y_COEFF_UP) Field Descriptions.....	1653
13-93. RGB_2_xvYCC Conversion R_2_Cb Register (R2CB_COEFF_LOW) Field Descriptions.....	1654
13-94. RGB_2_xvYCC Conversion R_2_Cb Register (R2CB_COEFF_UP) Field Descriptions .....	1654
13-95. RGB_2_xvYCC Conversion G_2_Cb Register (G2CB_COEFF_LOW) Field Descriptions .....	1655
13-96. RGB_2_xvYCC Conversion G_2_Cb Register (G2CB_COEFF_UP) Field Descriptions.....	1655
13-97. RGB_2_xvYCC Conversion B_2_Cb Register (B2CB_COEFF_LOW) Field Descriptions .....	1656
13-98. RGB_2_xvYCC Conversion B_2_Cb Register (B2CB_COEFF_UP) Field Descriptions .....	1656
13-99. RGB_2_xvYCC Conversion R_2_Cr Register (R2CR_COEFF_LOW) Field Descriptions .....	1657
13-100. RGB_2_xvYCC Conversion R_2_Cr Register (R2CR_COEFF_UP) Field Descriptions .....	1657
13-101. RGB_2_xvYCC Conversion G_2_Cr Register (G2CR_COEFF_LOW) Field Descriptions .....	1658
13-102. RGB_2_xvYCC Conversion G_2_Cr Register (G2CR_COEFF_UP) Field Descriptions.....	1658
13-103. RGB_2_xvYCC Conversion B_2_Cr Register (B2CR_COEFF_LOW) Field Descriptions .....	1659
13-104. RGB_2_xvYCC Conversion B_2_Cr Register (B2CR_COEFF_UP) Field Descriptions .....	1659
13-105. RGB_2_xvYCC RGB Input Offset Register (RGB_OFFSET_LOW) Field Descriptions.....	1660
13-106. RGB_2_xvYCC RGB Input Offset Register (RGB_OFFSET_UP) Field Descriptions .....	1660
13-107. RGB_2_xvYCC Conversion Y Output Offset Register (Y_OFFSET_LOW) Field Descriptions .....	1661
13-108. RGB_2_xvYCC Conversion Y Output Offset Register (Y_OFFSET_UP) Field Descriptions.....	1661
13-109. RGB_2_xvYCC Conversion CbCr Output Offset Register (CBCR_OFFSET_LOW) Field Descriptions ...	1662
13-110. RGB_2_xvYCC Conversion CbCr Output Offset Register (CBCR_OFFSET_UP) Field Descriptions .....	1662
13-111. Interrupt State Register (INTR_STATE) Field Descriptions .....	1662
13-112. Interrupt Source Register (INTR1) Field Descriptions .....	1663
13-113. Interrupt Source Register (INTR2) Field Descriptions .....	1664



13-114. Interrupt Source Register (INTR3) Field Descriptions .....	1665
13-115. Interrupt Source Register (INTR4) Field Descriptions .....	1666
13-116. Interrupt Unmask Register (INT_UNMASK1) Field Descriptions .....	1667
13-117. Interrupt Unmask Register (INT_UNMASK2) Field Descriptions .....	1668
13-118. Interrupt Unmask Register (INT_UNMASK3) Field Descriptions .....	1669
13-119. Interrupt Unmask Register (INT_UNMASK4) Field Descriptions .....	1670
13-120. Interrupt Control Register (INT_CTRL) Field Descriptions .....	1671
13-121. xvYCC_2_RGB Control Register (XVYCC2RGB_CTL) Field Descriptions .....	1672
13-122. xvYCC_2_RGB Conversion Y_2_R Register (Y2R_COEFF_LOW) Field Descriptions .....	1673
13-123. xvYCC_2_RGB Conversion Y_2_R Register (Y2R_COEFF_UP) Field Descriptions .....	1673
13-124. xvYCC_2_RGB Conversion Cr_2_R Register (CR2R_COEFF_LOW) Field Descriptions .....	1674
13-125. xvYCC_2_RGB Conversion Cr_2_R Register (C2R2R_COEFF_UP) Field Descriptions .....	1674
13-126. xvYCC_2_RGB Conversion Cb_2_B Register (CB2B_COEFF_LOW) Field Descriptions .....	1675
13-127. xvYCC_2_RGB Conversion Cb_2_B Register (CB2B_COEFF_UP) Field Descriptions .....	1675
13-128. CR2G_COEFF_LOW Field Descriptions .....	1676
13-129. xvYCC_2_RGB Conversion Cr_2_G Register (CR2G_COEFF_UP) Field Descriptions .....	1676
13-130. xvYCC_2_RGB Conversion Cb_2_G Register (CB2G_COEFF_LOW) .....	1677
13-131. xvYCC_2_RGB Conversion Cb_2_G Register (CB2G_COEFF_UP) Field Descriptions .....	1677
13-132. xvYCC_2_RGB Conversion Y Offset Register (YOFFSET1_LOW) Field Descriptions .....	1678
13-133. xvYCC_2_RGB Conversion Y Offset Register (YOFFSET1_UP) Field Descriptions .....	1678
13-134. xvYCC_2_RGB Conversion Offset1 Register (OFFSET1_LOW) Field Descriptions .....	1679
13-135. xvYCC_2_RGB Conversion Offset1 Register (OFFSET1_MID) Field Descriptions .....	1679
13-136. xvYCC_2_RGB Conversion Offset1 Register (OFFSET1_UP) Field Descriptions .....	1679
13-137. xvYCC_2_RGB Conversion Offset2 Register (OFFSET2_LOW) Field Descriptions .....	1680
13-138. xvYCC_2_RGB Conversion Offset2 Register (OFFSET2_UP) Field Descriptions .....	1680
13-139. xvYCC_2_RGB Conversion DC Level Register (DCLEVEL_LOW) Field Descriptions .....	1681
13-140. xvYCC_2_RGB Conversion DC Level Register (DCLEVEL_UP) Field Descriptions .....	1681
13-141. DDC I2C Manual Register (DDC_MAN) Field Descriptions .....	1682
13-142. DDC I2C Target Slave Address Register (DDC_ADDR) Field Descriptions .....	1683
13-143. DDC I2C Target Segment Address Register (DDC_SEGM) Field Descriptions .....	1683
13-144. DDC I2C Target Offset Address Register (DDC_OFFSET) Field Descriptions .....	1683
13-145. DDC I2C Data Count Register (DDC_COUNT1) Field Descriptions .....	1684
13-146. DDC I2C Data Count Register (DDC_COUNT2) Field Descriptions .....	1684
13-147. DDC I2C Status Register (DDC_STATUS) Field Descriptions .....	1685
13-148. DDC I2C Command Register (DDC_CMD) Field Descriptions .....	1686
13-149. DDC I2C Data Register (DDC_DATA) Field Descriptions .....	1687
13-150. DDC I2C FIFO Count Register (DDC_FIFOCNT) Field Descriptions .....	1687
13-151. ROM Status Register (EPST) Field Descriptions .....	1688
13-152. ROM Command Register (EPCM) Field Descriptions .....	1689
13-153. HDMI IP Core Gamut Registers .....	1690
13-154. Gamut Metadata Register (GAMUT_HEADER1) Field Descriptions .....	1690
13-155. Gamut Metadata Register (GAMUT_HEADER2) Field Descriptions .....	1691
13-156. Gamut Metadata Register (GAMUT_HEADER3) Field Descriptions .....	1692
13-157. Gamut Metadata Registers (GAMUT_DBYTE__0-GAMUT_DBYTE__27) Field Descriptions .....	1692
13-158. HDMI IP Core Audio Video Registers .....	1693
13-159. ACR Control Register (ACR_CTRL) Field Descriptions .....	1694
13-160. ACR Audio Frequency Register (FREQ_SVAL) Field Descriptions .....	1695
13-161. ACR N Software Value Register 1 (N_SVAL1) Field Descriptions .....	1696
13-162. ACR N Software Value Register 2 (N_SVAL2) Field Descriptions .....	1696

13-163. ACR N Software Value Register 3 (N_SVAL3) Field Descriptions .....	1696
13-164. ACR CTS Software Value Register 1 (CTS_SVAL1) Field Descriptions .....	1697
13-165. ACR CTS Software Value Register 2 (CTS_SVAL2) Field Descriptions .....	1697
13-166. ACR CTS Software Value Register 3 (CTS_SVAL3) Field Descriptions .....	1697
13-167. ACR CTS Hardware Value Register 1 (CTS_HVAL1) Field Descriptions .....	1698
13-168. ACR CTS Hardware Value Register 2 (CTS_HVAL2) Field Descriptions .....	1698
13-169. ACR CTS Hardware Value Register 3 (CTS_HVAL3) Field Descriptions .....	1698
13-170. Audio In Mode Register (AUD_MODE) Field Descriptions .....	1699
13-171. Audio In S/PDIF Control Register (SPDIF_CTRL) Field Descriptions .....	1700
13-172. Audio In S/PDIF Extracted Fs and Length Register (HW_SPDIF_FS) Field Descriptions .....	1701
13-173. Audio In I2S Channel Swap Register (SWAP_I2S) Field Descriptions .....	1702
13-174. Audio Error Threshold Register (SPDIF_ERTH) Field Descriptions .....	1703
13-175. Audio In I2S Data In Map Register (I2S_IN_MAP) Field Descriptions .....	1704
13-176. Audio In I2S Control Register (I2S_IN_CTRL) Field Descriptions .....	1705
13-177. I2S_CHST0 Field Descriptions .....	1706
13-178. I2S_CHST1 Field Descriptions .....	1706
13-179. Audio In I2S Channel Status Register 2 (I2S_CHST2) Field Descriptions .....	1707
13-180. Audio In I2S Channel Status Register 3 (I2S_CHST3) Field Descriptions .....	1707
13-181. Audio In I2S Channel Status Register 4 (I2S_CHST4) Field Descriptions .....	1708
13-182. Audio In I2S Channel Status Register 5 (I2S_CHST5) Field Descriptions .....	1709
13-183. Audio Sample Rate Conversion Register (ASRC) Field Descriptions .....	1710
13-184. Audio I2S Input Length Register (I2S_IN_LEN) Field Descriptions .....	1711
13-185. HDMI Control Register (HDMI_CTRL) Field Descriptions .....	1712
13-186. Audio Path Status Register (AUDO_TXSTAT) Field Descriptions .....	1713
13-187. Audio Input Data Rate Adjustment Register 1 (AUD_PAR_BUSCLK_1) Field Descriptions .....	1714
13-188. AUD_PAR_BUSCLK_2 Field Descriptions .....	1714
13-189. AUD_PAR_BUSCLK_3 Field Descriptions .....	1714
13-190. Test Control Register (TEST_TXCTRL) Field Descriptions .....	1715
13-191. Diagnostic Power Down Register (DPD) Field Descriptions .....	1716
13-192. Packet Buffer Control 1 Register (PB_CTRL1) Field Descriptions .....	1717
13-193. Packet Buffer Control 2 Register (PB_CTRL2) Field Descriptions .....	1718
13-194. AVI InfoFrame Register (AVI_TYPE) Field Descriptions .....	1719
13-195. AVI InfoFrame Register (AVI_VERS) Field Descriptions .....	1719
13-196. AVI InfoFrame Register (AVI_LEN) Field Descriptions .....	1719
13-197. AVI InfoFrame Register (AVI_CHSUM) Field Descriptions .....	1720
13-198. AVI InfoFrame Registers (AVI_DBYTE_0-AVI_DBYTE_14) Field Descriptions .....	1720
13-199. SPD InfoFrame Register (SPD_TYPE) Field Descriptions .....	1721
13-200. SPD InfoFrame Register (SPD_VERS) Field Descriptions .....	1721
13-201. SPD InfoFrame Register (SPD_LEN) Field Descriptions .....	1721
13-202. SPD InfoFrame Register (SPD_CHSUM) Field Descriptions .....	1722
13-203. SPD InfoFrame Registers (SPD_DBYTE_0-SPD_DBYTE_26) Field Descriptions .....	1722
13-204. Audio InfoFrame Register (AUDIO_TYPE) Field Descriptions .....	1723
13-205. Audio InfoFrame Register (AUDIO_VERS) Field Descriptions .....	1723
13-206. Audio InfoFrame Register (AUDIO_LEN) Field Descriptions .....	1723
13-207. Audio InfoFrame Register (AUDIO_CHSUM) Field Descriptions .....	1724
13-208. Audio InfoFrame Registers (AUDIO_DBYTE_0-AUDIO_DBYTE_9) Field Descriptions .....	1724
13-209. MPEG InfoFrame Register (MPEG_TYPE) Field Descriptions .....	1725
13-210. MPEG InfoFrame Register (MPEG_VERS) Field Descriptions .....	1725
13-211. MPEG InfoFrame Register (MPEG_LEN) Field Descriptions .....	1725

13-212. MPEG InfoFrame Register (MPEG_CHSUM) Field Descriptions .....	1726
13-213. MPEG InfoFrame Registers (MPEG_DBYTE_0-MPEG_DBYTE_26) Field Descriptions .....	1726
13-214. Generic Packet Registers (GEN_DBYTE_0-GEN_DBYTE_30) Field Descriptions.....	1726
13-215. General Control Packet Register (CP_BYTE1) Field Descriptions.....	1727
13-216. Generic Packet 2 Registers (GEN2_DBYTE_0-GEN2_DBYTE_30) Field Descriptions .....	1727
13-217. CEC Slave ID Register (CEC_ADDR_ID) Field Descriptions .....	1728
13-218. HDMI IP Core CEC Registers .....	1729
13-219. CEC Device ID Register (CEC_DEV_ID) Field Descriptions .....	1729
13-220. CEC Specification Register (CEC_SPEC) Field Descriptions .....	1730
13-221. EC Specification Suffix Register (CEC_SUFF) Field Descriptions .....	1730
13-222. CEC Firmware Revision Register (CEC_FW) Field Descriptions .....	1731
13-223. CEC Debug Register 0 (CEC_DBG_0) Field Descriptions .....	1731
13-224. CEC Debug Register 1 (CEC_DBG_1) Field Descriptions.....	1731
13-225. CEC Debug Register 2 (CEC_DBG_2) Field Descriptions.....	1732
13-226. CEC Debug Register 3 (CEC_DBG_3) Field Descriptions .....	1733
13-227. CEC Tx Initialization Register (CEC_TX_INIT) Field Descriptions .....	1734
13-228. CEC Tx Destination Register (CEC_TX_DEST) Field Descriptions .....	1734
13-229. CEC Setup Register (CEC_SETUP) Field Descriptions .....	1735
13-230. CEC Tx Command Register (CEC_TX_COMMAND) Field Descriptions .....	1735
13-231. CEC Tx Operand Registers (CEC_TX_OPERAND_0-CEC_TX_OPERAND_14) Field Descriptions .....	1736
13-232. CEC Transmit Data Register (CEC_TRANSMIT_DATA) Field Descriptions .....	1736
13-233. CEC Capture ID0 Register (CEC_CA_7_0) Field Descriptions.....	1737
13-234. CEC Capture ID0 Register (CEC_CA_15_8) Field Descriptions .....	1737
13-235. CEC Interrupt Enable Register 0 (CEC_INIT_ENABLE_0) Field Descriptions .....	1738
13-236. CEC Interrupt Enable Register 1 (CEC_INIT_ENABLE_1) Field Descriptions .....	1739
13-237. CEC Interrupt Status Register 0 (CEC_INIT_STATUS_0) Field Descriptions .....	1740
13-238. CEC_INIT_STATUS1 Field Descriptions .....	1741
13-239. CEC RX Control Register (CEC_RX_CONTROL) Field Descriptions .....	1742
13-240. CEC Rx Count Register (CEC_RX_COUNT) Field Descriptions.....	1742
13-241. CEC Rx Command Header Register (CEC_RX_CMD_HEADER) Field Descriptions.....	1743
13-242. CEC Rx Command Register (CEC_RX_COMMAND) Field Descriptions .....	1743
13-243. CEC Rx Operand Registers (CEC_RX_OPERAND_0-CEC_RX_OPERAND_14) Field Descriptions .....	1744
13-244. HDMI PHY Registers .....	1745
13-245. TMDS Control Register 2 (TMDS_CNTL2) Field Descriptions .....	1745
13-246. TMDS Control Register 3 (TMDS_CNTL3) Field Descriptions .....	1746
13-247. BIST Control Register (BIST_CNTL) Field Descriptions.....	1747
13-248. TMDS Control Register 9 (TMDS_CNTL9) Field Descriptions .....	1747
14-1. Interrupt Controller Resets .....	1752
14-2. Interrupt Controller Interrupt Inputs and Outputs.....	1752
14-3. Interrupt Controller (INTC) Registers .....	1764
14-4. INTCPS_REVISION Register Field Descriptions .....	1765
14-5. INTCPS_SYSCONFIG Register Field Descriptions .....	1765
14-6. INTCPS_SYSSTATUS Register Field Descriptions .....	1766
14-7. INTCPS_SIR_IRQ Register Field Descriptions .....	1766
14-8. INTCPS_SIR_FIQ Register Field Descriptions.....	1767
14-9. INTCPS_CONTROL Register Field Descriptions .....	1767
14-10. INTCPS_PROTECTION Register Field Descriptions.....	1768
14-11. INTCPS_IDLE Register Field Descriptions .....	1768
14-12. INTCPS_IRQ_PRIORITY Register Field Descriptions .....	1769

14-13. INTCPS_FIQ_PRIORITY Register Field Descriptions .....	1769
14-14. INTCPS_THRESHOLD Register Field Descriptions.....	1770
14-15. INTCPS_ITRn Register Field Descriptions .....	1770
14-16. INTCPS_MIRn Register Field Descriptions.....	1771
14-17. INTCPS_MIR_CLEARn Register Field Descriptions .....	1771
14-18. INTCPS_MIR_SETn Register Field Descriptions .....	1771
14-19. INTCPS_ISR_SETn Register Field Descriptions .....	1772
14-20. INTCPS_ISR_CLEARn Register Field Descriptions.....	1772
14-21. INTCPS_PENDING_IRQn Register Field Descriptions .....	1772
14-22. INTCPS_PENDING_FIQn Register Field Descriptions .....	1773
14-23. INTCPS_ILRm Register Field Descriptions.....	1773
15-1. Signal Pads .....	1777
15-2. Reset State of I2C Signals .....	1777
15-3. I2C Registers .....	1788
15-4. I2C_REVNB_LO Register (Module Revision) (LOW BYTES) Field Descriptions.....	1789
15-5. I2C_REVNB_HI Register (HIGH BYTES) (Module Revision) Field Descriptions .....	1790
15-6. I2C_SYSC Register (System Configuration) Field Descriptions .....	1791
15-7. I2C_EOI Register (I2C End of Interrupt) Field Descriptions .....	1792
15-8. I2C_IRQSTATUS_RAW Register (I2C Status Raw) Field Descriptions .....	1793
15-9. I2C_IRQSTATUS Register (I2C Status) Field Descriptions .....	1797
15-10. I2C_IRQENABLE_SET Register (I2C Interrupt Enable Set) Field Descriptions .....	1799
15-11. I2C_IRQENABLE_CLR Register (I2C Interrupt Enable Clear) Field Descriptions .....	1801
15-12. I2C_WE Register (I2C Wakeup Enable) Field Descriptions .....	1803
15-13. I2C_DMARXENABLE_SET Register (Receive DMA Enable Set) Field Descriptions.....	1806
15-14. I2C_DMATXENABLE_SET Register (Transmit DMA Enable Set) Field Descriptions .....	1806
15-15. I2C_DMARXENABLE_CLR Register (Receive DMA Enable Clear) Field Descriptions .....	1807
15-16. I2C_DMATXENABLE_CLR Register (Transmit DMA Enable Clear) Field Descriptions.....	1807
15-17. I2C_DMARXWAKE_EN Register (Receive DMA Wakeup) Field Descriptions .....	1808
15-18. I2C_DMATXWAKE_EN Register (Transmit DMA Wakeup) Field Descriptions.....	1810
15-19. I2C_SYSS Register (System Status) Field Descriptions.....	1812
15-20. I2C_BUF Register (Buffer Configuration) Field Descriptions .....	1813
15-21. I2C_CNT Register (Data Counter) Field Descriptions.....	1815
15-22. I2C_DATA Register (Data Access) Field Descriptions .....	1816
15-23. I2C_CON Register (I2C Configuration) Field Descriptions .....	1817
15-24. I2C_OA Register (I2C Own Address) Field Descriptions .....	1819
15-25. I2C_SA Register (I2C Slave Address) Field Descriptions .....	1820
15-26. I2C_PSC Register (I2C Clock Prescaler) Field Descriptions .....	1821
15-27. I2C_SCLL Register (I2C SCL Low Time) Field Descriptions.....	1822
15-28. I2C_SCLH Register (I2C SCL High Time) Field Descriptions.....	1822
15-29. I2C_SYSTEST Register (System Test) Field Descriptions .....	1823
15-30. I2C_BUFSTAT Register (I2C Buffer Status) Field Descriptions .....	1826
15-31. I2C_OA1 Register (OA1) (Own Address 1) Field Descriptions .....	1827
15-32. I2C_OA2 Register (I2C Own Address 2) Field Descriptions .....	1828
15-33. I2C_OA3 Register (I2C Own Address 3) Field Descriptions .....	1829
15-34. I2C_ACTOA Register (Active Own Address) Field Descriptions.....	1830
15-35. I2C_SBLOCK Register (I2C Clock Blocking Enable) Field Descriptions .....	1831
16-1. Biphase-Mark Encoder .....	1840
16-2. Preamble Codes.....	1841
16-3. McASP Interface Signals.....	1849

16-4.	Channel Status and User Data for Each DIT Block .....	1856
16-5.	Transmit Bitstream Data Alignment.....	1869
16-6.	Receive Bitstream Data Alignment.....	1871
16-7.	McASP Registers Accessed Through Configuration Bus .....	1888
16-8.	McASP Registers Accessed Through Data Port .....	1890
16-9.	McASP AFIFO Registers Accessed Through Peripheral Configuration Port.....	1890
16-10.	Revision Identification Register (REV) Field Descriptions .....	1891
16-11.	Pin Function Register (PFUNC) Field Descriptions.....	1892
16-12.	Pin Direction Register (PDIR) Field Descriptions .....	1894
16-13.	Pin Data Output Register (PDOUT) Field Descriptions .....	1896
16-14.	Pin Data Input Register (PDIN) Field Descriptions .....	1898
16-15.	Pin Data Set Register (PDSET) Field Descriptions.....	1900
16-16.	Pin Data Clear Register (PDCLR) Field Descriptions .....	1902
16-17.	Global Control Register (GBLCTL) Field Descriptions .....	1903
16-18.	Audio Mute Control Register (AMUTE) Field Descriptions .....	1905
16-19.	Digital Loopback Control Register (DLBCTL) Field Descriptions .....	1907
16-20.	Digital Mode Control Register (DITCTL) Field Descriptions .....	1908
16-21.	Receiver Global Control Register (RGBLCTL) Field Descriptions .....	1909
16-22.	Receive Format Unit Bit Mask Register (RMASK) Field Descriptions .....	1910
16-23.	Receive Bit Stream Format Register (RFMT) Field Descriptions .....	1911
16-24.	Receive Frame Sync Control Register (AFSRCTL) Field Descriptions .....	1913
16-25.	Receive Clock Control Register (ACLKRCTL) Field Descriptions .....	1914
16-26.	Receive High-Frequency Clock Control Register (AHCLKRCTL) Field Descriptions .....	1915
16-27.	Receive TDM Time Slot Register (RTDM) Field Descriptions.....	1916
16-28.	Receiver Interrupt Control Register (RINTCTL) Field Descriptions.....	1917
16-29.	Receiver Status Register (RSTAT) Field Descriptions .....	1918
16-30.	Current Receive TDM Time Slot Registers (R SLOT) Field Descriptions .....	1919
16-31.	Receive Clock Check Control Register (RCLKCHK) Field Descriptions .....	1920
16-32.	Receiver DMA Event Control Register (REVTCTL) Field Descriptions .....	1921
16-33.	Transmitter Global Control Register (XGBLCTL) Field Descriptions .....	1922
16-34.	Transmit Format Unit Bit Mask Register (XMASK) Field Descriptions .....	1923
16-35.	Transmit Bit Stream Format Register (XFMT) Field Descriptions .....	1924
16-36.	Transmit Frame Sync Control Register (AFSXCTL) Field Descriptions .....	1926
16-37.	Transmit Clock Control Register (ACLKXCTL) Field Descriptions.....	1927
16-38.	Transmit High-Frequency Clock Control Register (AHCLKXCTL) Field Descriptions.....	1928
16-39.	Transmit TDM Time Slot Register (XTDM) Field Descriptions .....	1929
16-40.	Transmitter Interrupt Control Register (XINTCTL) Field Descriptions.....	1930
16-41.	Transmitter Status Register (XSTAT) Field Descriptions .....	1931
16-42.	Current Transmit TDM Time Slot Register (XSLOT) Field Descriptions .....	1932
16-43.	Transmit Clock Check Control Register (XCLKCHK) Field Descriptions .....	1933
16-44.	Transmitter DMA Event Control Register (XEVTCTL) Field Descriptions .....	1934
16-45.	Serializer Control Registers (SRCTL <sub>n</sub> ) Field Descriptions.....	1935
16-46.	Write FIFO Control Register (WFIFOCTL) Field Descriptions .....	1938
16-47.	Write FIFO Status Register (WFIFOSTS) Field Descriptions .....	1939
16-48.	Read FIFO Control Register (RFIFOCTL) Field Descriptions .....	1940
16-49.	Read FIFO Status Register (RFIFOSTS) Field Descriptions.....	1941
17-1.	MMC/SD/SDIO Controller Pins and Descriptions .....	1946
17-2.	Response Type Summary .....	1950
17-3.	Local Power Management Features.....	1955



17-4.	Clock Activity Settings .....	1956
17-5.	Events.....	1956
17-6.	Memory Size, BLEN, and Buffer Relationship.....	1964
17-7.	MMC, SD, SDIO Responses in the MMCHS_RSP $n$ Registers .....	1965
17-8.	CC and TC Values Upon Error Detected .....	1966
17-9.	MMC/SD/SDIO Controller Transfer Stop Command Summary .....	1972
17-10.	MMC/SD/SDIO Hardware Status Features .....	1977
17-11.	Global Init for Surrounding Modules .....	1978
17-12.	MMC/SD/SDIO Controller Wake-Up Configuration .....	1979
17-13.	MMC/SD/SDIO Registers .....	1983
17-14.	IP Revision Identifier Register (MMCHS_HL_REV) Field Descriptions .....	1984
17-15.	IP Module Hardware Configuration Register (MMCHS_HL_HWINFO) Field Descriptions .....	1985
17-16.	Clock Management Configuration (MMCHS_HL_SYSCONFIG) Field Descriptions .....	1986
17-17.	System Configuration Register (MMCHS_SYSCONFIG) Field Descriptions.....	1987
17-18.	System Status Register (MMCHS_SYSSTATUS) Field Descriptions .....	1989
17-19.	Card Status Response Error (MMCHS_CSRE) Field Descriptions.....	1989
17-20.	System Test Register (MMCHS_SYSTEST) Field Descriptions .....	1990
17-21.	Configuration Register (MMCHS_CON) Field Descriptions .....	1994
17-22.	Power Counter Register (MMCHS_PWCNT) Field Descriptions .....	1998
17-23.	Card Status Response Error (MMCHS_SDMASA) Field Descriptions.....	1998
17-24.	Transfer Length Configuration Register (MMCHS_BLK) Field Descriptions .....	1999
17-25.	Command Argument Register (MMCHS_ARG) Field Descriptions.....	2000
17-26.	Command and Transfer Mode Register (MMCHS_CMD) Field Descriptions .....	2001
17-27.	Command Response[31:0] Register (MMCHS_RSP10) Field Descriptions.....	2004
17-28.	Command Response[63:32] Register (MMCHS_RSP32) Field Descriptions .....	2004
17-29.	Command Response[95:64] Register (MMCHS_RSP54) Field Descriptions .....	2005
17-30.	Command Response[127:96] Register (MMCHS_RSP76) Field Descriptions.....	2005
17-31.	Data Register (MMCHS_DATA) Field Descriptions .....	2006
17-32.	Present State Register (MMCHS_PSTATE) Field Descriptions .....	2007
17-33.	Control Register (MMCHS_HCTL) Field Descriptions.....	2009
17-34.	SD System Control Register (MMCHS_SYSCTL) Field Descriptions.....	2012
17-35.	Interrupt Status Register (MMCHS_STAT) Field Descriptions .....	2014
17-36.	Interrupt SD Enable Register (MMCHS_IE) Field Descriptions .....	2019
17-37.	Interrupt Signal Enable Register (MMCHS_ISE) Field Descriptions .....	2022
17-38.	Auto CMD12 Error Status Register (MMCHS_AC12) Field Descriptions.....	2025
17-39.	Capabilities Register (MMCHS_CAPA) Field Descriptions .....	2026
17-40.	Force Event Register (MMCHS_FE) Field Descriptions .....	2028
17-41.	ADMA Error Status Register (MMCHS_ADMAES) Field Descriptions .....	2030
17-42.	ADMA System Address Low Bits (MMCHS_ADMASAL) Field Descriptions .....	2031
17-43.	ADMA System Address High Bits Register (MMCHS_ADMASAH) Field Descriptions .....	2031
17-44.	Versions Register (MMCHS_REV) Field Descriptions .....	2032
18-1.	Terminology Used .....	2034
18-2.	PCIe Transaction Layer Packets Supported.....	2038
18-3.	.....	2042
18-4.	Register Blocks That Make up the PCIe Configuration Registers .....	2046
18-5.	PCIe System Module Registers .....	2048
18-6.	PCISS Interrupt Events.....	2049
18-7.	.....	2055
18-8.	Supported Idle/Standby States .....	2055



18-9. Compatibilities of Various States .....	2056
18-10. LTSSM States .....	2060
18-11. Applications Registers Summary .....	2061
18-12. PID Register Field Descriptions .....	2063
18-13. CMD_STATUS Register Field Descriptions .....	2064
18-14. CFG_SETUP Register Field Descriptions .....	2065
18-15. IOBASE Register Field Descriptions.....	2065
18-16. TLPCFG Register Field Descriptions .....	2066
18-17. RSTCMD Register Field Descriptions .....	2066
18-18. PMCMD Register Field Descriptions .....	2066
18-19. PMCFG Register Field Descriptions .....	2067
18-20. ACT_STATUS Register Field Descriptions .....	2067
18-21. OB_SIZE Register Field Descriptions .....	2068
18-22. DIAG_CTRL Register Field Descriptions .....	2068
18-23. ENDIAN Register Field Descriptions .....	2068
18-24. PRIORITY Register Field Descriptions .....	2069
18-25. EOI Register Field Descriptions .....	2069
18-26. MSI_IRQ Register Field Descriptions.....	2070
18-27. EP_IRQ_SET Register Field Descriptions .....	2070
18-28. EP_IRQ_CLR Register Field Descriptions .....	2070
18-29. EP_IRQ_STATUS Register Field Descriptions.....	2071
18-30. GPR0 Register Field Descriptions .....	2071
18-31. GPR1 Register Field Descriptions .....	2071
18-32. GPR2 Register Field Descriptions .....	2072
18-33. GPR3 Register Field Descriptions .....	2072
18-34. MSI0_STATUS_RAW Register Field Descriptions .....	2072
18-35. MSI0_IRQ_STATUS Register Field Descriptions .....	2072
18-36. MSI0_IRQ_ENABLE_SET Register Field Descriptions .....	2073
18-37. MSI0_IRQ_ENABLE_CLR Register Field Descriptions .....	2073
18-38. IRQ_STATUS_RAW Register Field Descriptions .....	2073
18-39. IRQ_STATUS Register Field Descriptions .....	2074
18-40. IRQ_ENABLE_SET Register Field Descriptions .....	2074
18-41. IRQ_ENABLE_CLR Register Field Descriptions .....	2075
18-42. ERR_IRQ_STATUS_RAW Register Field Descriptions.....	2075
18-43. ERR_IRQ_STATUS Register Field Descriptions .....	2076
18-44. ERR_IRQ_ENABLE_SET Register Field Descriptions.....	2076
18-45. ERR_IRQ_ENABLE_CLR Register Field Descriptions.....	2077
18-46. PMRST_IRQ_STATUS_RAW Register Field Descriptions .....	2077
18-47. PMRST_IRQ_STATUS Register Field Descriptions.....	2078
18-48. PMRST_ENABLE_SET Register Field Descriptions .....	2078
18-49. PMRST_ENABLE_CLR Register Field Descriptions .....	2079
18-50. OB_OFFSET_INDEXn Register Field Descriptions .....	2079
18-51. OB_OFFSETn_HI Register Field Descriptions .....	2080
18-52. IB_BAR0 Register Field Descriptions.....	2080
18-53. IB_START0_LO Register Field Descriptions .....	2080
18-54. IB_START0_HI Register Field Descriptions .....	2081
18-55. IB_OFFSET0 Register Field Descriptions .....	2081
18-56. IB_BAR1 Register Field Descriptions.....	2081
18-57. IB_START1_LO Register Field Descriptions .....	2082

18-58. IB_START1_HI Register Field Descriptions .....	2082
18-59. IB_OFFSET 1 Register Field Descriptions.....	2082
18-60. IB_BAR2 Register Field Descriptions.....	2083
18-61. IB_START2_LO Register Field Descriptions .....	2083
18-62. IB_START2_HI Register Field Descriptions .....	2083
18-63. IB_OFFSET2 Register Field Descriptions .....	2084
18-64. IB_BAR3 Register Field Descriptions.....	2084
18-65. IB_START3_LO Register Field Descriptions .....	2084
18-66. IB_START3_HI Register Field Descriptions .....	2085
18-67. IB_OFFSET3 Register Field Descriptions .....	2085
18-68. PCS_CFG0 Register Field Descriptions .....	2086
18-69. PCS_CFG1 Register Field Descriptions .....	2086
18-70. PCS_STATUS Register Field Descriptions .....	2087
18-71. SERDES_RXCFG0 Register Field Descriptions .....	2087
18-72. SERDES_RXCFG1 Register Field Descriptions .....	2090
18-73. SERDES_RXCFG2 Register Field Descriptions .....	2091
18-74. SERDES_RXCFG3 Register Field Descriptions .....	2092
18-75. SERDES_RXCFG4 Register Field Descriptions .....	2093
18-76. SERDES_TXCFG0 Register Field Descriptions .....	2096
18-77. SERDES_TXCFG1 Register Field Descriptions .....	2098
18-78. SERDES_TXCFG2 Register Field Descriptions .....	2100
18-79. SERDES_TXCFG3 Register Field Descriptions .....	2101
18-80. SERDES_TXCFG4 Register Field Descriptions .....	2102
18-81. Configuration Registers Common to Type 0 and Type 1 Headers .....	2102
18-82. VENDOR_DEVICE_ID Register Field Descriptions .....	2103
18-83. STATUS_COMMAND Register Field Descriptions .....	2103
18-84. CLASSCODE_REVID Register Field Descriptions .....	2104
18-85. Configuration Type 0 Register Summary .....	2104
18-86. BIST_HEADER Register Field Descriptions .....	2105
18-87. BAR0 Register Field Descriptions.....	2106
18-88. BAR1 Register Field Descriptions.....	2106
18-89. BAR1 Register Field Descriptions.....	2107
18-90. BAR2 Register Field Descriptions.....	2107
18-91. BAR3 Register Field Descriptions.....	2108
18-92. BAR3 Register Field Descriptions.....	2108
18-93. BAR4 Register Field Descriptions.....	2109
18-94. BAR5 Register Field Descriptions.....	2109
18-95. BAR5 Register Field Descriptions.....	2110
18-96. CARDBUS Register Field Descriptions .....	2110
18-97. SUBSYS_VNDR_ID Register Field Descriptions .....	2110
18-98. EXPNSN_ROM Register Field Descriptions.....	2111
18-99. CAP_PTR Register Field Descriptions .....	2111
18-100. Reserved Register Field Descriptions.....	2111
18-101. INT_PIN Register Field Descriptions .....	2112
18-102. Configuration Type 1 Registers .....	2112
18-103. BIST_HEADER Register Field Descriptions .....	2113
18-104. BAR0 Register Field Descriptions .....	2113
18-105. BAR1 Register Field Descriptions .....	2114
18-106. BAR1 Register Field Descriptions .....	2114

18-107. BUSNUM Register Field Descriptions.....	2114
18-108. SECSTAT Register Field Descriptions.....	2115
18-109. MEMSPACE Register Field Descriptions.....	2116
18-110. PREFETCH_MEM Register Field Descriptions.....	2116
18-111. PREFETCH_BASE Field Descriptions.....	2116
18-112. PREFETCH_LIMIT Register Field Descriptions.....	2117
18-113. IOSPACE Register Field Descriptions.....	2117
18-114. CAP_PTR Register Field Descriptions.....	2117
18-115. EXPNSN_ROM Register Field Descriptions.....	2118
18-116. BRIDGE_INT Register Field Descriptions.....	2118
18-117. Power Management Capability Registers.....	2119
18-118. PMCAP Register Field Descriptions.....	2119
18-119. PM_CTL-STAT Register Field Descriptions.....	2120
18-120. Message Signaled Interrupts Registers.....	2120
18-121. MSI_CAP Register Field Descriptions.....	2121
18-122. MSI_LOW32 Register Field Descriptions.....	2121
18-123. MSI_UP32 Register Field Descriptions.....	2122
18-124. MSI_DATA Register Field Descriptions.....	2122
18-125. PCIExpress Capabilities Registers.....	2122
18-126. PCIES_CAP Register Field Descriptions.....	2123
18-127. DEVICE_CAP Register Field Descriptions.....	2123
18-128. DEV_STAT_CTRL Register Field Descriptions.....	2124
18-129. LINK_CAP Register Field Descriptions.....	2125
18-130. LINK_STAT_CTRL Register Field Descriptions.....	2126
18-131. SLOT_CAP Register Field Descriptions.....	2127
18-132. SLOT_STAT_CTRL Register Field Descriptions.....	2128
18-133. ROOT_CTRL_CAP Register Field Descriptions.....	2128
18-134. ROOT_STATUS Register Field Descriptions.....	2129
18-135. DEV_CAP2 Register Field Descriptions.....	2129
18-136. DEV_STAT_CTRL2 Register Field Descriptions.....	2130
18-137. LINK_CTRL2 Register Field Descriptions.....	2130
18-138. PCI Express Extended Capabilities Registers.....	2131
18-139. PCIE_EXTCAP Register Field Descriptions.....	2131
18-140. PCIE_UNCERR Register Field Descriptions.....	2132
18-141. PCIE_UNCERR_MASK Register Field Descriptions.....	2133
18-142. PCIE_UNCERR_SVRTY Register Field Descriptions.....	2133
18-143. PCIE_CERR Register Field Descriptions.....	2134
18-144. PCIE_CERR_MASK Register Field Descriptions.....	2135
18-145. PCIE_ACCR Register Field Descriptions.....	2135
18-146. HDR_LOG0 Register Field Descriptions.....	2135
18-147. HDR_LOG1 Register Field Descriptions.....	2136
18-148. HDR_LOG2 Register Field Descriptions.....	2136
18-149. HDR_LOG3 Register Field Descriptions.....	2136
18-150. RC_ERR_CMD Register Field Descriptions.....	2137
18-151. RC_ERR_ST Register Field Descriptions.....	2137
18-152. ERR_SRC_ID Register Field Descriptions.....	2138
18-153. Port Logic Registers.....	2138
18-154. PL_ACKTIMER Register Field Descriptions.....	2138
18-155. PL_OMSG Register Field Descriptions.....	2139

18-156. PL_FORCE_LINK Register Field Descriptions .....	2139
18-157. ACK_FREQ Register Field Descriptions .....	2140
18-158. PL_LINK_CTRL Register Field Descriptions .....	2140
18-159. LANE_SKEW Register Field Descriptions .....	2141
18-160. SYM_NUM Register Field Descriptions .....	2141
18-161. SYMTIMER_FLTMASK Register Field Descriptions .....	2142
18-162. FLT_MASK2 Register Field Descriptions .....	2143
18-163. DEBUG0 Register Field Descriptions .....	2143
18-164. DEBUG1 Register Field Descriptions .....	2144
18-165. PL_GEN2 Register Field Descriptions .....	2145
19-1. RTC Signals.....	2148
19-2. Interrupt Trigger Events .....	2149
19-3. RTC Register Names and Values.....	2151
19-4. Real-Time Clock (RTC) Registers .....	2155
19-5. Seconds Register (SECONDS_REG) Field Descriptions .....	2156
19-6. Minutes Register (MINUTES_REG) Field Descriptions .....	2156
19-7. Hours Register (HOURS_REG) Field Descriptions.....	2157
19-8. Day of the Month (DAYS_REG) Field Descriptions .....	2157
19-9. Month Register (MONTHS_REG) Field Descriptions .....	2158
19-10. Year Register (YEARS_REG) Field Descriptions .....	2158
19-11. Day of the Week (WEEKS_REG) Field Descriptions.....	2159
19-12. Alarm Second Register (ALARM_SECONDS_REG) Field Descriptions.....	2159
19-13. Alarm Minute Register (ALARM_MINUTES_REG) Field Descriptions.....	2160
19-14. Alarm Hour Register (ALARM_HOURS_REG) Field Descriptions .....	2160
19-15. Alarm Day of the Month Register (ALARM_DAYS_REG) Field Descriptions .....	2161
19-16. Alarm Month Register (ALARM_MONTHS_REG) Field Descriptions .....	2161
19-17. Alarm Year Register (ALARM_YEARS_REG) Field Descriptions .....	2162
19-18. Control Register (CTRL_REG) Field Descriptions .....	2163
19-19. Status Register (STATUS_REG) Field Descriptions .....	2165
19-20. Interrupt Register (INTERRUPTS_REG) Field Descriptions .....	2166
19-21. Compensation (LSB) Register (COMP_LSB_REG) Field Descriptions .....	2167
19-22. Compensation (MSB) Register (COMP_MSB_REG) Field Descriptions .....	2168
19-23. Oscillator Register (OSC_REG) Field Descriptions.....	2169
19-24. Scratch Registers (SCRATCHx_REG) Field Descriptions.....	2169
19-25. Kick0 Register (KICK0R) Field Descriptions.....	2170
19-26. Kick1 Register (KICK1R) Field Descriptions.....	2170
19-27. RTC Revision Register (RTC_REVISION) Field Descriptions .....	2171
19-28. System Configuration Register (RTC_SYSCONFIG) Field Descriptions .....	2171
19-29. Wakeup Enable Register (RTC_IRQWAKEEN) Field Descriptions .....	2172
20-1. SATA Interface Signal Descriptions .....	2179
20-2. SATA Controller Registers .....	2204
20-3. HBA Capabilities Register (CAP) Field Descriptions .....	2206
20-4. Global HBA Control Register (GHC) Field Descriptions .....	2207
20-5. Interrupt Status Register (IS) Field Descriptions .....	2208
20-6. Ports Implemented Register (PI) Field Descriptions .....	2209
20-7. AHCI Version Register (VS) Field Descriptions .....	2209
20-8. Command Completion Coalescing Control Register (CCC_CTL) Field Descriptions .....	2210
20-9. Command Completion Coalescing Ports Register (CCC_PORTS) Field Description.....	2211
20-10. BIST Active FIS Register (BISTAFR) Field Descriptions .....	2212

20-11. BIST Control Register (BISTCR) Field Descriptions .....	2213
20-12. BIST FIS Count Register (BISTFCTR) Field Description .....	2215
20-13. BIST Status Register (BISTSR) Field Description .....	2215
20-14. BIST DWORD Error Count Register (BISTDECR) Field Description.....	2216
20-15. BIST DWORD Error Count Register (TIMER1MS) Field Description .....	2216
20-16. Global Parameter 1 Register (GPARAM1R) Field Descriptions .....	2217
20-17. Global Parameter 2 Register (GPARAM2R) Field Descriptions .....	2218
20-18. Port Parameter Register (PPARAMR) Field Descriptions .....	2219
20-19. Version Register (VERSIONR) Field Description .....	2220
20-20. ID Register (IDR) Field Description .....	2220
20-21. Port Command List Base Address Register (P0CLB) Field Description .....	2221
20-22. Port FIS Base Address Register (P0FB) Field Description .....	2221
20-23. Port Interrupt Status Register (P0IS) Field Descriptions .....	2222
20-24. Port Interrupt Enable Register (P0IE) Field Descriptions .....	2224
20-25. Port Command Register (P0CMD) Field Descriptions .....	2225
20-26. Port Task File Data Register (P0TFD) Field Descriptions .....	2227
20-27. Port Signature Register (P0SIG) Field Description .....	2228
20-28. Port Serial ATA Status Register (P0SSTS) Field Descriptions .....	2228
20-29. Port Serial ATA Control Register (P0SCTL) Field Descriptions.....	2230
20-30. Port Serial ATA Error Register (P0SERR) Field Descriptions.....	2231
20-31. Port Serial ATA Active Register (P0SACT) Field Description .....	2233
20-32. Port Command Issue Register (P0CI) Field Description .....	2233
20-33. Port Serial ATA Notification Register (P0SNTF) Field Description .....	2234
20-34. Port DMA Control Register (P0DMACR) Field Description .....	2235
20-35. Idle Register (IDLE) Field Description .....	2237
20-36. PHY Configuration Receive 0 Register (PHY_CFGRX0) Field Descriptions.....	2238
20-37. PHY Configuration Receive 1 Register (PHY_CFGRX1) Field Descriptions.....	2240
20-38. PHY Configuration Receive 2 Register (PHY_CFGRX2) Field Descriptions.....	2241
20-39. PHY Configuration Receive 3 Register (PHY_CFGRX3) Field Descriptions.....	2242
20-40. PHY Configuration Receive 4 Register (PHY_CFGRX4) Field Descriptions.....	2244
20-41. Receive Bus PHY-to-Controller Status Register (PHY_STSRX) Field Descriptions .....	2245
20-42. PHY Configuration Transmit 0 Register (PHY_CFGTX0) Field Descriptions .....	2246
20-43. PHY Configuration Transmit 1 Register (PHY_CFGTX1) Field Descriptions .....	2249
20-44. PHY Configuration Transmit 2 Register (PHY_CFGTX2) Field Descriptions .....	2251
20-45. PHY Configuration Transmit 2 Register (PHY_CFGTX3) Field Descriptions .....	2253
20-46. PHY Configuration Transmit 2 Register (PHY_CFGTX4) Field Descriptions .....	2254
20-47. Transmit Bus Controller-to-PHY Status Register (PHY_STSTX) Field Descriptions.....	2254
20-48. SATA PLL Controller Registers .....	2255
20-49. SATA0 SerDes PLL Configuration Register 0 (SATA0_PLLCFG0) Field Description .....	2255
20-50. SATA0 SerDes PLL Configuration Register 1 (SATA0_PLLCFG1) Field Description .....	2257
20-51. SATA0 SerDes PLL Configuration Register 2 (SATA0_PLLCFG2) Field Description .....	2258
20-52. SATA0 SerDes PLL Configuration Register 3 (SATA0_PLLCFG3) Field Description .....	2259
20-53. SATA0 SerDes PLL Configuration Register 4 (SATA0_PLLCFG4) Field Description .....	2260
20-54. SATA0 SerDes PLL Status Register (SATA0_PLLSTATUS) Field Description .....	2262
20-55. SATA0 SerDes Receive Status Register (SATA0_RXSTATUS) Field Description.....	2262
20-56. SATA0 SerDes Transmit Status Register (SATA0_TXSTATUS) Field Description .....	2263
20-57. SATA0 SerDes TEST Configuration Register (SATA0_TESTCFG) Field Description.....	2263
20-58. SATA Subsystem Controller Registers .....	2264
20-59. Clock Domain Power Control Register (CM_DEFAULT_L3_MED_CLKSTCTRL) Field Descriptions .....	2264



20-60. Clock Domain SATA Control Register (CM_DEFAULT_SATA_CLKCTRL) Field Descriptions .....	2265
21-1. SPI Interface Pins .....	2268
21-2. Phase and Polarity Combinations .....	2272
21-3. Chip Select ↔ Clock Edge Delay Depending on Configuration .....	2282
21-4. CLKSPIO High/Low Time Computation .....	2283
21-5. Clock Granularity Examples .....	2283
21-6. FIFO Writes, Word Length Relationship .....	2284
21-7. SPI Receive Mode Initialization .....	2302
21-8. SPI Transmit Mode Initialization.....	2302
21-9. SPI Transmit-and-Receive Mode Initialization.....	2302
21-10. Receive-Only Procedure – Polling Method .....	2303
21-11. Receive-Only Procedure – Interrupt Method .....	2303
21-12. Transmit-Only Procedure – Polling Method.....	2303
21-13. Transmit-and-Receive Procedure – Polling Method .....	2304
21-14. Receive-Only Procedure With Word Count – Polling Method.....	2304
21-15. Transmit-Only Procedure Without Word Count – Polling Method .....	2304
21-16. Transmit-Only Procedure With Word Count – Interrupt Method .....	2304
21-17. Transmit-and-Receive Procedure With Word Count – Polling Method .....	2305
21-18. Transmit-and-Receive Procedure With Word Count – Interrupt Method.....	2305
21-19. Transmit-and-Receive Procedure Without Word Count – Polling Method.....	2305
21-20. SPI Registers .....	2306
21-21. McSPI IP Revision Register (MCSPI_HL_REV) Field Descriptions .....	2307
21-22. McSPI IP Hardware Information Register (MCSPI_HL_HWINFO) Field Descriptions .....	2308
21-23. McSPI IP System Configuration Register (MCSPI_HL_SYSCONFIG) Field Descriptions .....	2309
21-24. McSPI Revision Register (MCSPI_REVISION) Field Descriptions .....	2310
21-25. McSPI System Configuration Register (MCSPI_SYSCONFIG) Field Descriptions .....	2311
21-26. McSPI System Status Register (MCSPI_SYSSTATUS) Field Descriptions.....	2312
21-27. McSPI Interrupt Status Register (MCSPI_IRQSTATUS) Field Descriptions .....	2313
21-28. McSPI Interrupt Enable Register (MCSPI_IRQENABLE) Field Descriptions.....	2316
21-29. McSPI Wakeup Enable Register (MCSPI_WAKEUPENABLE) Field Descriptions.....	2318
21-30. McSPI System Test Register (MCSPI_SYST) Field Descriptions .....	2319
21-31. McSPI Module Control Register(MCSPI_MODULCTRL) Field Descriptions .....	2321
21-32. McSPI Channel (i) Configuration Register (MCSPI_CH(i)CONF) Field Descriptions .....	2323
21-33. Data Lines Configurations.....	2326
21-34. McSPI Channel (i) Status Register (MCSPI_CH(i)STAT) Field Descriptions .....	2327
21-35. McSPI Channel (i) Control Register (MCSPI_CH(i)CTRL) Field Descriptions .....	2328
21-36. McSPI Channel (i) Transmit Register (MCSPI_TX(i)) Field Descriptions.....	2329
21-37. McSPI Channel (i) Receive Register (MCSPI_RX(i)) Field Descriptions .....	2329
21-38. McSPI Transfer Levels Register (MCSPI_XFERLEVEL) Field Descriptions .....	2330
21-39. DMA Address Aligned FIFO Transmitter Register (MCSPI_DAF TX) Field Descriptions .....	2331
21-40. DMA Address Aligned FIFO Receiver Register (MCSPI_DAF RX) Field Descriptions .....	2331
22-1. Timer Resolution and Maximum Range .....	2334
22-2. Prescaler Functionality .....	2338
22-3. Prescaler Clock Ratios Value.....	2341
22-4. Value and Corresponding Interrupt Period.....	2341
22-5. OCP Error Reporting.....	2342
22-6. Timer Registers.....	2345
22-7. TIDR Register Field Descriptions .....	2346
22-8. TIOCP_CFG Register Field Descriptions .....	2347



22-9. IRQ_EOI Register Field Descriptions.....	2348
22-10. IRQSTATUS_RAW Register Field Descriptions .....	2349
22-11. IRQSTATUS Register Field Descriptions .....	2350
22-12. IRQENABLE_SET Register Field Descriptions .....	2351
22-13. IRQENABLE_CLR Register Field Descriptions .....	2352
22-14. IRQWAKEEN Register Field Descriptions .....	2353
22-15. TCLR Register Field Descriptions.....	2354
22-16. TCRR Register Field Descriptions .....	2355
22-17. TLDR Register Field Descriptions.....	2355
22-18. TTGR Register Field Descriptions .....	2356
22-19. TWPS Register Field Descriptions .....	2356
22-20. TMAR Register Field Descriptions .....	2357
22-21. TCAR1 Register Field Descriptions.....	2357
22-22. TSICR Register Field Descriptions.....	2358
22-23. TCAR2 Register Field Descriptions.....	2358
23-1. UART Signal Description .....	2362
23-2. UART Mode Selection .....	2362
23-3. FIR Transmit Frame Format .....	2376
23-4. UART Mode Interrupts.....	2388
23-5. IrDA Mode Interrupts.....	2389
23-6. CIR Mode Interrupts .....	2389
23-7. UART Baud Rate Settings (48-MHz Clock).....	2392
23-8. IrDA Baud Rates Settings .....	2392
23-9. UART Registers .....	2394
23-10. Receiver Holding Register (RHR) Field Descriptions.....	2395
23-11. Transmit Holding Register (THR) Field Descriptions .....	2395
23-12. UART Interrupt Enable Register (IER) Field Descriptions .....	2396
23-13. IrDA Interrupt Enable Register (IER) Field Descriptions .....	2397
23-14. CIR Interrupt Enable Register (IER) Field Descriptions .....	2398
23-15. UART Interrupt Identification Register (IIR) Field Descriptions .....	2399
23-16. IrDA Interrupt Identification Register (IIR) Field Descriptions .....	2400
23-17. CIR Interrupt Identification Register (IIR) Field Descriptions .....	2401
23-18. FIFO Control Register (FCR) Field Descriptions .....	2402
23-19. Line Control Register (LCR) Field Descriptions .....	2403
23-20. Modem Control Register (MCR) Field Descriptions .....	2404
23-21. UART Line Status Register (LSR) Field Descriptions .....	2405
23-22. IrDA Line Status Register (LSR) Field Descriptions .....	2406
23-23. CIR Line Status Register (LSR) Field Descriptions .....	2407
23-24. Modem Status Register (MSR) Field Descriptions.....	2408
23-25. Transmission Control Register (TCR) Field Descriptions .....	2409
23-26. Scratchpad Register (SPR) Field Descriptions .....	2409
23-27. Trigger Level Register (TLR) Field Descriptions .....	2410
23-28. RX FIFO Trigger Level Setting Summary .....	2410
23-29. TX FIFO Trigger Level Setting Summary .....	2410
23-30. Mode Definition Register 1 (MDR1) Field Descriptions .....	2411
23-31. Mode Definition Register 2 (MDR2) Field Descriptions .....	2412
23-32. Mode Definition Register 3 (MDR3) Field Descriptions .....	2413
23-33. Status FIFO Line Status Register (SFLSR) Field Descriptions .....	2414
23-34. RESUME Register Field Descriptions .....	2414

23-35. Status FIFO Register Low (SFREGL) Field Descriptions .....	2415
23-36. Status FIFO Register High (SFREGH) Field Descriptions .....	2415
23-37. BOF Control Register (BLR) Field Descriptions .....	2416
23-38. Auxiliary Control Register (ACREG) Field Descriptions .....	2417
23-39. Supplementary Control Register (SCR) Field Descriptions .....	2418
23-40. Supplementary Status Register (SSR) Field Descriptions .....	2419
23-41. BOF Length Register (EBLR) Field Descriptions .....	2420
23-42. Module Version Register (MVR) Field Descriptions .....	2421
23-43. System Configuration Register (SYSC) Field Descriptions .....	2422
23-44. System Status Register (SYSS) Field Descriptions .....	2422
23-45. Wake-Up Enable Register (WER) Field Descriptions .....	2423
23-46. Carrier Frequency Prescaler Register (CFPS) Field Descriptions .....	2424
23-47. Divisor Latches Low Register (DLL) Field Descriptions .....	2425
23-48. Divisor Latches High Register (DLH) Field Descriptions .....	2425
23-49. Enhanced Feature Register (EFR) Field Descriptions .....	2426
23-50. EFR[3:0] Software Flow Control Options .....	2427
23-51. XON1/ADDR1 Register Field Descriptions .....	2427
23-52. XON2/ADDR2 Register Field Descriptions .....	2427
23-53. XOFF1 Register Field Descriptions .....	2428
23-54. XOFF2 Register Field Descriptions .....	2428
23-55. Transmit Frame Length Low Register (TXFLL) Field Descriptions .....	2429
23-56. Transmit Frame Length High Register (TXFLH) Field Descriptions .....	2429
23-57. Received Frame Length Low Register (RXFLL) Field Descriptions .....	2430
23-58. Received Frame Length High Register (RXFLH) Field Descriptions .....	2430
23-59. UART Autobauding Status Register (UASR) Field Descriptions .....	2431
24-1. 53 Bytes Test Packet Content .....	2440
24-2. USBSS Interface Signals .....	2441
24-3. Subsystem Interrupts .....	2442
24-4. Controller Interrupts .....	2444
24-5. PERI_TXCSR Register Bit Configuration for Bulk IN Transactions .....	2455
24-6. PERI_RXCSR Register Bit Configuration for Bulk OUT Transactions .....	2456
24-7. PERI_TXCSR Register Bit Configuration for Isochronous IN Transactions .....	2459
24-8. PERI_RXCSR Register Bit Configuration for Isochronous OUT Transactions .....	2459
24-9. Isochronous OUT Error Handling: Peripheral Mode .....	2462
24-10. Packet Descriptor Word 0 (PD0) Bit Field Descriptions .....	2482
24-11. Packet Descriptor Word 1 (PD1) Bit Field Descriptions .....	2482
24-12. Packet Descriptor Word 2 (PD2) Bit Field Descriptions .....	2482
24-13. Packet Descriptor Word 3 (PD3) Bit Field Descriptions .....	2483
24-14. Packet Descriptor Word 4 (PD4) Bit Field Descriptions .....	2483
24-15. Packet Descriptor Word 5 (PD5) Bit Field Descriptions .....	2483
24-16. Packet Descriptor Word 6 (PD6) Bit Field Descriptions .....	2484
24-17. Packet Descriptor Word 7 (PD7) Bit Field Descriptions .....	2484
24-18. Buffer Descriptor Word 0 (BD0) Bit Field Descriptions .....	2485
24-19. Buffer Descriptor Word 1 (BD1) Bit Field Descriptions .....	2485
24-20. Buffer Descriptor Word 2 (BD2) Bit Field Descriptions .....	2485
24-21. Buffer Descriptor Word 3 (BD3) Bit Field Descriptions .....	2486
24-22. Buffer Descriptor Word 4 (BD4) Bit Field Descriptions .....	2486
24-23. Buffer Descriptor Word 5 (BD5) Bit Field Descriptions .....	2486
24-24. Buffer Descriptor Word 6 (BD6) Bit Field Descriptions .....	2486

24-25. Buffer Descriptor Word 7 (BD7) Bit Field Descriptions .....	2487
24-26. Teardown Descriptor Word 0 Bit Field Descriptions .....	2488
24-27. Teardown Descriptor Words 1 to 7 Bit Field Descriptions .....	2488
24-28. Queue-Endpoint Mapping .....	2491
24-29. USBSS Submodule Base Addresses and Size .....	2506
24-30. USBSS Registers .....	2506
24-31. USBSS Revision Register (REVREG) Field Description .....	2507
24-32. USBSS SYSCONFIG Register (SYSCONFIG) Field Descriptions .....	2508
24-33. USBSS End of Interrupt Register (EOI) Field Descriptions .....	2510
24-34. USBSS IRQ_STATUS_RAW (IRQSTATRAW) Field Descriptions .....	2511
24-35. USBSS IRQ_STATUS (IRQSTAT) Field Descriptions .....	2512
24-36. USBSS IRQ_ENABLE_SET Register (IRQENABLER) Field Descriptions .....	2513
24-37. USBSS IRQ_ENABLE_CLR Register (IRQCLEARR) Field Descriptions .....	2514
24-38. USBSS IRQ_DMA_THRESHOLD_TX0_0 Register (IRQDMATHOLDTX00) Field Descriptions .....	2515
24-39. USBSS IRQ_DMA_THRESHOLD_TX0_1 Register (IRQDMATHOLDTX01) Field Descriptions .....	2515
24-40. USBSS IRQ_DMA_THRESHOLD_TX0_2 Register (IRQDMATHOLDTX02) Field Descriptions .....	2516
24-41. USBSS IRQ_DMA_THRESHOLD_TX0_3 Register (IRQDMATHOLDTX03) Field Descriptions .....	2516
24-42. USBSS IRQ_DMA_THRESHOLD_RX0_0 Register (IRQDMATHOLDRX00) Field Descriptions .....	2517
24-43. USBSS IRQ_DMA_THRESHOLD_RX0_1 Register (IRQDMATHOLDRX00) Field Descriptions .....	2517
24-44. USBSS IRQ_DMA_THRESHOLD_RX0_2 Register (IRQDMATHOLDRX02) Field Descriptions .....	2518
24-45. USBSS IRQ_DMA_THRESHOLD_RX0_3 Register (IRQDMATHOLDRX03) Field Descriptions .....	2518
24-46. USBSS IRQ_DMA_THRESHOLD_TX1_0 Register (IRQDMATHOLDTX10) Field Descriptions .....	2519
24-47. USBSS IRQ_DMA_THRESHOLD_TX1_1 Register (IRQDMATHOLDTX11) Field Descriptions .....	2519
24-48. USBSS IRQ_DMA_THRESHOLD_TX1_2 Register (IRQDMATHOLDTX12) Field Descriptions .....	2520
24-49. USBSS IRQ_DMA_THRESHOLD_TX1_3 Register (IRQDMATHOLDTX13) Field Descriptions .....	2520
24-50. USBSS IRQ_DMA_THRESHOLD_RX1_0 Register (IRQDMATHOLDRX10) Field Descriptions .....	2521
24-51. USBSS IRQ_DMA_THRESHOLD_RX1_1 Register (IRQDMATHOLDRX11) Field Descriptions .....	2521
24-52. USBSS IRQ_DMA_THRESHOLD_RX1_2 Register (IRQDMATHOLDRX12) Field Descriptions .....	2522
24-53. USBSS IRQ_DMA_THRESHOLD_RX1_3 Register (IRQDMATHOLDRX13) Field Descriptions .....	2522
24-54. USBSS IRQ_DMA_ENABLE_0 Register (IRQDMAENABLE0) Field Descriptions .....	2523
24-55. USBSS IRQ_DMA_ENABLE_1 Register (IRQDMAENABLE1) Field Descriptions .....	2525
24-56. USBSS IRQ_FRAME_THRESHOLD_TX0_0 Register (IRQFRAMETHOLDTX00) Field Descriptions .....	2527
24-57. USBSS IRQ_FRAME_THRESHOLD_TX0_1 Register (IRQFRAMETHOLDTX01) Field Descriptions .....	2527
24-58. USBSS IRQ_FRAME_THRESHOLD_TX0_2 Register (IRQFRAMETHOLDTX02) Field Descriptions .....	2528
24-59. USBSS IRQ_FRAME_THRESHOLD_TX0_3 Register (IRQFRAMETHOLDTX03) Field Descriptions .....	2528
24-60. USBSS IRQ_FRAME_THRESHOLD_RX0_0 Register (IRQFRAMETHOLDRX00) Field Descriptions .....	2529
24-61. USBSS IRQ_FRAME_THRESHOLD_RX0_1 Register (IRQFRAMETHOLDRX01) Field Descriptions .....	2529
24-62. USBSS IRQ_FRAME_THRESHOLD_RX0_2 Register (IRQFRAMETHOLDRX02) Field Descriptions .....	2530
24-63. USBSS IRQ_FRAME_THRESHOLD_RX0_3 Register (IRQFRAMETHOLDRX03) Field Descriptions .....	2530
24-64. USBSS IRQ_FRAME_THRESHOLD_TX1_0 Register (IRQFRAMETHOLDTX10) Field Descriptions .....	2531
24-65. USBSS IRQ_FRAME_THRESHOLD_TX1_1 Register (IRQFRAMETHOLDTX11) Field Descriptions .....	2531
24-66. USBSS IRQ_FRAME_THRESHOLD_TX1_2 Register (IRQFRAMETHOLDTX12) Field Descriptions .....	2532
24-67. USBSS IRQ_FRAME_THRESHOLD_TX1_3 Register (IRQFRAMETHOLDTX13) Field Descriptions .....	2532
24-68. USBSS IRQ_FRAME_THRESHOLD_RX1_0 Register (IRQFRAMETHOLDRX10) Field Descriptions .....	2533
24-69. USBSS IRQ_FRAME_THRESHOLD_RX1_1 Register (IRQFRAMETHOLDRX11) Field Descriptions .....	2533
24-70. USBSS IRQ_FRAME_THRESHOLD_RX1_2 Register (IRQFRAMETHOLDRX12) Field Descriptions .....	2534
24-71. USBSS IRQ_FRAME_THRESHOLD_RX1_3 Register (IRQFRAMETHOLDRX13) Field Descriptions .....	2534
24-72. USBSS IRQ_FRAME_ENABLE_0 Register (IRQFRAMEENABLE0) Field Descriptions .....	2535
24-73. USBSS IRQ_FRAME_ENABLE_1 Register (IRQFRAMEENABLE1) Field Descriptions .....	2537

24-74. USB0 Controller Registers .....	2539
24-75. USB0 Revision Register (USB0REV) Field Descriptions .....	2540
24-76. USB0 Control Register (USB0CTRL) Field Descriptions .....	2541
24-77. USB0 Status Register (USB0STAT) Field Descriptions.....	2542
24-78. USB0 IRQ_MERGED_STATUS Register (USB0IRQMSTAT) Field Descriptions .....	2542
24-79. USB0 IRQ_EOI Register (USB0IRQEOI) Field Descriptions .....	2543
24-80. USB0 IRQ_STATUS_RAW_0 Register (USB0IRQSTATRAW0) Field Descriptions .....	2544
24-81. USB0 IRQ_STATUS_RAW_1 Register (USB0IRQSTATRAW1) Field Descriptions .....	2546
24-82. USB0 IRQ_STATUS_0 Register (USB0IRQSTAT0) Field Descriptions .....	2548
24-83. USB0 IRQ_STATUS_1 Register (USB0IRQSTAT1) Field Descriptions .....	2550
24-84. USB0 IRQ_ENABLE_SET_0 Register (USB0IRQENABLESET0) Field Descriptions .....	2552
24-85. USB0 IRQ_ENABLE_SET_1 Register (USB0IRQENABLESET1) Field Descriptions .....	2554
24-86. USB0 IRQ_ENABLE_CLR_0 Register (USB0IRQENABLECLR0) Field Descriptions .....	2556
24-87. USB0 IRQ_ENABLE_CLR_1 Register (USB0IRQENABLECLR1) Field Descriptions .....	2558
24-88. USB0 Tx Mode Register (USB0TXMODE) Field Descriptions .....	2560
24-89. USB0 Rx Mode Register (USB0RXMODE) Field Descriptions .....	2562
24-90. USB0 Generic RNDIS EPn Size Register (USB0GENRNDISEPn) Field Descriptions .....	2564
24-91. USB0 Auto Req Register (USB0AUTOREQ) Field Descriptions .....	2565
24-92. USB0 SRP Fix Time Register (USB0SRPFIXTIME) Field Descriptions .....	2568
24-93. USB0 Teardown Register (USB0TDOWN) Field Descriptions .....	2568
24-94. USB0 Threshold XDMA Idle Register Field Descriptions .....	2569
24-95. USB0 PHY UTMI Register (USB0UTMI) Field Descriptions.....	2570
24-96. USB0 MGC UTMI Loopback Register (USB0UTMILB) Field Descriptions .....	2571
24-97. USB0 Mode Register (USB0MODE) Field Descriptions .....	2572
24-98. USB1 Controller Registers .....	2573
24-99. USB1 Revision Register (USB1REV) Field Descriptions .....	2574
24-100. USB1 Control Register (USB1CTRL) Field Descriptions .....	2575
24-101. USB1 Status Register (USB1STAT) Field Descriptions .....	2576
24-102. USB1 IRQ_MERGED_STATUS Register (USB1IRQMSTAT) Field Descriptions .....	2576
24-103. USB1 IRQ_EOI Register (USB1IRQEOI) Field Descriptions .....	2577
24-104. USB1 IRQ_STATUS_RAW_0 Register (USB1IRQSTATRAW0) Field Descriptions .....	2578
24-105. USB1 IRQ_STATUS_RAW_1 Register (USB1IRQSTATRAW1) Field Descriptions .....	2580
24-106. USB1 IRQ_STATUS_0 Register (USB1IRQSTAT0) Field Descriptions .....	2582
24-107. USB1 IRQ_STATUS_1 Register (USB1IRQSTAT1) Field Descriptions.....	2584
24-108. USB1 IRQ_ENABLE_SET_0 Register (USB1IRQENABLESET0) Field Descriptions.....	2586
24-109. USB1 IRQ_ENABLE_SET_1 Register (USB1IRQENABLESET1) Field Descriptions.....	2588
24-110. USB1 IRQ_ENABLE_CLR_0 Register (USB1IRQENABLECLR0) Field Descriptions .....	2590
24-111. USB1 IRQ_ENABLE_CLR_1 Register (USB1IREENABLECLR1) Field Descriptions.....	2592
24-112. USB1 Tx Mode Register (USB1TXMODE) Field Descriptions.....	2594
24-113. USB1 Rx Mode Register (USB1RXMODE) Field Descriptions .....	2596
24-114. USB1 Generic RNDIS EP N Size Register (USB1GENRNDISEPn) Field Descriptions.....	2598
24-115. USB1 Auto Req Register (USB1AUTOREQ) Field Descriptions .....	2599
24-116. USB1 SRP Fix Time Register (USB1SRPFIXTIME) Field Descriptions .....	2602
24-117. USB1 Teardown Register (USB1TDOWN) Field Descriptions.....	2602
24-118. USB1 Threshold XDMA Idle Register Field Descriptions.....	2603
24-119. USB1 PHY UTMI Register (USB1UTMI) Field Descriptions .....	2604
24-120. USB1 MGC UTMI Loopback Register (USB1UTMILB) Field Descriptions.....	2605
24-121. USB1 Mode Register (USB1MODE) Field Descriptions .....	2606
24-122. CPPI DMA Controller Registers.....	2607



24-123. CPPI DMA Revision Register (DMAREVID) Field Descriptions .....	2608
24-124. CPPI DMA Teardown Free Descriptor Queue Control Register (TDFDQ) Field Descriptions .....	2608
24-125. CPPI DMA Emulation Control Register (DMAEMU) Field Descriptions .....	2609
24-126. Tx Channel N Global Configuration Register (TXGCRn) Field Descriptions.....	2609
24-127. Rx Channel N Global Configuration Register (RXGCRn) Field Descriptions .....	2610
24-128. Rx Channel N Host Packet Configuration Register A (RXHPCRAn) Field Descriptions .....	2612
24-129. Rx Channel N Host Packet Configuration Register B (RXHPCRBn) Field Descriptions .....	2613
24-130. CPPI DMA Scheduler Registers .....	2614
24-131. CPPI DMA Scheduler Control Register (DMA_SCHED_CTRL) Field Descriptions.....	2614
24-132. CPPI DMA Scheduler Table Word N (WORDn) Field Descriptions .....	2615
24-133. CPPI DMA Queue Manager Registers.....	2617
24-134. Queue Manager Revision Register (QMGRREVID) Field Descriptions .....	2618
24-135. Queue Manager Queue Diversion Register (DIVERSION) Field Descriptions .....	2618
24-136. Queue Manager Free Descriptor/Buffer Starvation Count Register 0 (FDBSC0) Field Descriptions .....	2619
24-137. Queue Manager Free Descriptor/Buffer Starvation Count Register 1 (FDBSC1) Field Descriptions.....	2619
24-138. Queue Manager Free Descriptor/Buffer Starvation Count Register 2 (FDBSC2) Field Descriptions.....	2620
24-139. Queue Manager Free Descriptor/Buffer Starvation Count Register 3 (FDBSC3) Field Descriptions.....	2620
24-140. Queue Manager Free Descriptor/Buffer Starvation Count Register 4 (FDBSC4) Field Descriptions .....	2621
24-141. Queue Manager Free Descriptor/Buffer Starvation Count Register 5 (FDBSC5) Field Descriptions .....	2621
24-142. Queue Manager Free Descriptor/Buffer Starvation Count Register 6 (FDBSC6) Field Descriptions .....	2622
24-143. Queue Manager Free Descriptor/Buffer Starvation Count Register 7 (FDBSC7) Field Descriptions.....	2622
24-144. Queue Manager Linking RAM Region 0 Base Address Register (LRAM0BASE) Field Descriptions .....	2623
24-145. Queue Manager Linking RAM Region 0 Size Register (LRAM0SIZE) Field Descriptions .....	2623
24-146. Queue Manager Linking RAM Region 1 Base Address Register (LRAM1BASE) Field Descriptions .....	2624
24-147. Queue Manager Queue Pending Register 0 (PEND0) Field Descriptions .....	2624
24-148. Queue Manager Queue Pending Register 1 (PEND1) Field Descriptions .....	2625
24-149. Queue Manager Queue Pending Register 2 (PEND2) Field Descriptions .....	2625
24-150. Queue Manager Queue Pending Register 3 (PEND3) Field Descriptions .....	2625
24-151. Queue Manager Queue Pending Register 4 (PEND4) Field Descriptions .....	2626
24-152. Queue Manager Memory Region R Base Address Register (QMEMRBASEr) Field Descriptions .....	2626
24-153. Queue Manager Memory Region R Control Register (QMEMRCTRLr) Field Descriptions.....	2627
24-154. Queue Manager Queue N Register A (CTRLAn) Field Descriptions .....	2628
24-155. Queue Manager Queue N Register B (CTRLBn) Field Descriptions .....	2628
24-156. Queue Manager Queue N Register C (CTRLCn) Field Descriptions .....	2629
24-157. Queue Manager Queue N Register D (CTRLDn) Field Descriptions .....	2629
24-158. Queue Manager Queue N Status Register A (QSTATAn) Field Descriptions .....	2630
24-159. Queue Manager Queue N Status Register B (QSTATBn) Field Descriptions .....	2630
24-160. Queue Manager Queue N Status Register C (QSTATCn) Field Descriptions .....	2631
24-161. Common USB Registers.....	2632
24-162. Function Address Register (USBn_FADDR) Field Descriptions.....	2633
24-163. Power Management Register (USBn_POWER) Field Descriptions .....	2633
24-164. Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 15 (USBn_INTRTX) Field Descriptions ..	2634
24-165. Interrupt Register for Receive Endpoints 1 to 15 (INTRRX) Field Descriptions .....	2635
24-166. Interrupt Enable Register for INTRTX (INTRTXE) Field Descriptions .....	2636
24-167. Interrupt Enable Register for INTRRX (INTRRXE) Field Descriptions.....	2637
24-168. Interrupt Register for Common USB Interrupts (USBn_INTRUSB) Field Descriptions .....	2638
24-169. Interrupt Enable Register for INTRUSB (USBn_INTRUSB) Field Descriptions.....	2638
24-170. Frame Number Register (USBn_FRAME) Field Descriptions .....	2639
24-171. Index Register for Selecting the Endpoint Status and Control Registers (USBn_INDEX) Field	

Descriptions .....	2639
24-172. Register to Enable the USB 2.0 Test Modes (USBn_TESTMODE) Field Descriptions .....	2640
24-173. Indexed Region Registers .....	2641
24-174. Maximum Packet Size for Peripheral/Host Transmit Endpoint (USBn_TXMAXP) Field Descriptions .....	2641
24-175. Control Status Register for Endpoint 0 in Peripheral Mode (USBn_PERI_CSR0) Field Descriptions .....	2642
24-176. Control Status Register for Endpoint 0 in Host Mode (USBn_HOST_CSR0) Field Descriptions .....	2643
24-177. Control Status Register for Peripheral Transmit Endpoint (USBn_PERI_TXCSR) Field Descriptions .....	2644
24-178. Control Status Register for Host Transmit Endpoint (USBn_HOST_TXCSR) Field Descriptions .....	2645
24-179. Maximum Packet Size for Peripheral Host Receive Endpoint (USBn_RXMAXP) Field Descriptions .....	2646
24-180. Control Status Register for Peripheral Receive Endpoint (USBn_PERI_RXCSR) Field Descriptions .....	2647
24-181. Control Status Register for Host Receive Endpoint (USBn_HOST_RXCSR) Field Descriptions .....	2649
24-182. Count 0 Register (USBn_COUNT0) Field Descriptions .....	2650
24-183. Receive Count Register (USBn_RXCOUNT) Field Descriptions .....	2651
24-184. Type Register (Host Mode Only) (USBn_HOST_TYPE0) Field Descriptions .....	2651
24-185. Transmit Type Register (Host Mode Only) (USBn_HOST_TXTYPE) Field Descriptions .....	2652
24-186. NAKLimit0 Register (Host Mode Only) (USBn_HOST_NAKLIMIT0) Field Descriptions .....	2653
24-187. Transmit Interval Register (Host Mode Only) (USBn_HOST_TXINTERVAL) Field Descriptions .....	2654
24-188. Receive Type Register (Host Mode Only) (USBn_HOST_RXTYPE) Field Descriptions .....	2655
24-189. Transmit Interval Register (Host Mode Only) (USBn_HOST_RXINTERVAL) Field Descriptions .....	2656
24-190. Configuration Data Register (USBn_CONFIGDATA) Field Descriptions .....	2657
24-191. FIFOs: Transmit and Receive FIFO Register for Endpoint 0 - 15 (USBn_FIFO0 – USBn_FIFO15) Field Descriptions .....	2658
24-192. Additional Control and Configuration Registers .....	2659
24-193. Device Control Register (USBn_DEVCTL) Field Descriptions .....	2659
24-194. Transmit Endpoint FIFO Size Register (USBn_TXFIFOSZ) Field Descriptions .....	2660
24-195. Receive Endpoint FIFO Size Register (USBn_RXFIFOSZ) Field Descriptions .....	2661
24-196. Transmit Endpoint FIFO Address Register (USBn_TXFIFOADDR) Field Descriptions .....	2661
24-197. Receive Endpoint FIFO Address Register (USBn_RXFIFOADDR) Field Descriptions .....	2662
24-198. Hardware Version Register (USBn_HWVERS) Field Descriptions .....	2662
24-199. Target Endpoint Control Registers .....	2663
24-200. Transmit Function Address (USBn_TXFUNCADDRm) Field Descriptions .....	2663
24-201. Transmit Hub Address Register (USBn_TXHUBADDRm) Field Descriptions .....	2664
24-202. Transmit Hub Port Register (USBn_TXHUBPORTm) Field Descriptions .....	2664
24-203. Receive Function Address Register (USBn_RXFUNCADDRm) Field Descriptions .....	2665
24-204. Receive Hub Address Register (USBn_RXHUBADDRm) Field Descriptions .....	2665
24-205. Receive Hub Port Register (USBn_RXHUBPORTm) Field Descriptions .....	2666
24-206. Peripheral Mode Configuration and Status Register Mapping where n=0,1 (USB0 or USB1) and m=1-15 (endpoint number) .....	2667
24-207. Host Mode Configuration and Status Register Mapping where n=0,1 (USB0 or USB1) and m=1-15 (endpoint number) .....	2667
25-1. Watchdog Timer Events .....	2670
25-2. Count and Prescaler Default Reset Values .....	2671
25-3. Prescaler Clock Ratio Values .....	2672
25-4. Reset Period Examples .....	2672
25-5. Default Watchdog Timer Reset Periods .....	2673
25-6. Global Initialization of Surrounding Modules .....	2676
25-7. Watchdog Timer Module Global Initialization .....	2676
25-8. Watchdog Timer Basic Configuration .....	2676
25-9. Disable the Watchdog Timer .....	2677
25-10. Enable the Watchdog Timer .....	2677



25-11. Watchdog Timer Registers .....	2678
25-12. WDT_WIDR Register Field Descriptions .....	2679
25-13. WDT_WDSC Register Field Descriptions .....	2679
25-14. WDT_WDST Register Field Descriptions .....	2680
25-15. WDT_WISR Register Field Descriptions .....	2680
25-16. WDT_WIER Register Field Descriptions .....	2681
25-17. WDT_WWER Register Field Descriptions .....	2681
25-18. WDT_WCLR Register Field Descriptions .....	2682
25-19. WDT_WCRR Register Field Descriptions.....	2682
25-20. WDT_WLDR Register Field Descriptions .....	2683
25-21. WDT_WTGR Register Field Descriptions.....	2683
25-22. WDT_WWPS Register Field Descriptions .....	2683
25-23. WDT_WDLY Register Field Descriptions .....	2685
25-24. WDT_WSPR Register Field Descriptions .....	2685
25-25. WDT_WIRQSTATRAW Register Field Descriptions .....	2686
25-26. WDT_WIRQSTAT Register Field Descriptions.....	2687
25-27. WDT_WIRQENSET Register Field Descriptions.....	2688
25-28. WDT_WIRQENCLR Register Field Descriptions .....	2689
25-29. WDT_WIRQWAKEEN Register Field Descriptions .....	2690

## Read This First

---

---

---

### About This Manual

This Technical Reference Manual (TRM) details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

The TRM should not be considered a substitute for the data manual, rather a companion guide that should be used alongside the device-specific data manual to understand the details to program the device. The primary purpose of the TRM is to abstract the programming details of the device from the data manual. This allows the data manual to outline the high-level features of the device without unnecessary information about register descriptions or programming models.

---

**NOTE:** Any reference to DSP should be ignored in this document.

---

### DM38x DaVinci™ Digital Media Processors

This architecture is configured with different sets of features in each device of a family. This TRM details all of the features in the entire device family. Some features may not be integrated into your particular device. For details on which features are supported in your particular device, refer to your device-specific data manual.

### Device Identification

Several registers within the Control Module of the device contain device-specific information that can be used to identify which specific device the application is executing on. (See [Section 3.2.16](#).)

### Notational Conventions

This document uses the following conventions.

- Hexadecimal numbers may be shown with the suffix h or the prefix 0x. For example, the following number is 40 hexadecimal (decimal 64): 40h or 0x40
- Registers in this document are shown in figures and described in tables.
  - Each register figure shows a rectangle divided into fields that represent the fields of the register. Each field is labeled with its bit name, its beginning and ending bit numbers above, and its read/write properties with default reset value below. A legend explains the notation used for the properties.
  - Reserved bits in a register figure can have one of multiple meanings:
    - Not implemented on the device
    - Reserved for future device expansion
    - Reserved for TI testing
    - Reserved configurations of the device that are not supported
  - Writing non-default values to the Reserved bits could cause unexpected behavior and should be avoided.

### Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## Related Documentation From Texas Instruments

For product information, visit the Texas Instruments website at <http://www.ti.com>.

**SPRS821**— [DM385 and DM388 DaVinci™ Digital Media Processor](#)

**SPRS870**— [DM383 DaVinci™ Digital Media Processor](#)

## Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community**— *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**TI Embedded Processors Wiki**— *Texas Instruments Embedded Processors Wiki*. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

## Trademarks

DaVinci, E2E, SmartReflex are trademarks of Texas Instruments. Cortex is a trademark of ARM, Ltd..

## Chip Level Resources

---

---

This chapter provides information about the chip level resources.

Topic	Page
1.1 Media Controller Subsystem .....	123
1.2 System MMU .....	145
1.3 Device Interrupts .....	174
1.4 Inter-Processor Communication .....	177
1.5 Mailbox .....	181
1.6 Spinlock .....	211
1.7 Error Location Module .....	221
1.8 Interrupt Controller .....	245
1.9 Interconnect.....	246


## 1.1 Media Controller Subsystem

### 1.1.1 Dual Cortex-M3 MPU Subsystem Overview

#### 1.1.1.1 Introduction

The Dual Cortex™-M3 MPU subsystem controls and manages the HDVPSS subsystem. It contains two ARM® Cortex-M3 processors (CPUs) that share a common L1 cache - Shared cache. [Figure 1-1](#) is a high-level block diagram of the dual Cortex-M3 MPU subsystem

**Figure 1-1. Dual Cortex-M3 MPU Subsystem Overview**



#### 1.1.1.2 Features

The dual Cortex-M3 MPU subsystem integrates the following:

- Two ARM Cortex-M3 microprocessor:
  - ARMv7-M and Thumb®-2 instruction set architecture

- Hardware division and single-cycle multiplication computational acceleration
- Integrated nested vector interrupt controller (NVIC)
- Integrated bus matrix
- Registers:
  - Thirteen general-purpose 32-bit registers
  - Link register (LR)
  - Program counter (PC)
  - Program status register, xPSR
  - Two banked SP registers
- Integrated power management
- Extensive debug capabilities
- Shared cache interface:
  - Instruction and data interface
  - Supports paralleled accesses
- L2 MIF (Master Interface) – splitter for access to memory or configuration port
- Configuration port - used for shared cache maintenance and shared cache MMU configuration
- Shared cache
  - 32KB divided into 16 banks
  - 4-way
  - Cache configuration – lock/freeze/preload
  - Internal MMU (memory management unit):
    - 16-entry region-based address translation
    - Read/write control and access type control
    - Execute Never (XN) MMU protection policy
    - Little-endian format
- SCTM - Counter Timer Module
- Banked RAM memory
- Emulation/debug: Emulation feature embedded in Cortex-M3
- L2 MMU: 32 entries with walking table logic
- Power management

### **1.1.2 Dual Cortex-M3 MPU Subsystem Integration**

[Figure 1-2](#) shows the signals that interface with other modules.



**Figure 1-2. Dual Cortex-M3 MPU Subsystem Integration Overview**




Table 1-1 and Table 1-4 summarize the integration of the module in the device.

**Table 1-1. Integration Attributes**

Module Instance	Attributes	
	Power Domain	Interconnect
CORTEXM3	PD_ALWAYS_ON	L3

**Table 1-2. Hardware Requests**

Interrupt Requests				
Module Instance	Source Signal Name	Destination Signal Name	Destination	Description
L2MMU	CORTEXM3_MMU_IRQ	A_IRQ_123	Cortex-A8 MPU INTC	L2 MMU Fault Interrupt

**Table 1-3. Clocks**

Module Instance	Source Signal Name	Destination Signal Name	Source	Description
CORTEXM3	MPU_M3_CLK	MPU_M3_CLK	PRCM module	Interface and Functional Clock

**Table 1-4. Resets**

Module Instance	Source Signal Name	Destination Signal Name	Source	Description
CORTEXM3	CORTEXM3_PWRON_RST	CORTEXM3_PWRON_RST	PRCM module	Power-on reset, used to reset the whole Media Controller Sub System
	CORTEXM3_RST1	CORTEXM3_RST1	PRCM module	Reset signal to the HDVPSS
	CORTEXM3_RST2	CORTEXM3_RST2	PRCM module	Reset signal to the HDVICP2
	CORTEXM3_RST3	CORTEXM3_RST3	PRCM module	Reset signal to the shared cache and L2 MMU


### 1.1.2.1 Dual Cortex-M3 MPU Subsystem Clock and Reset Distribution

#### 1.1.2.1.1 Clock Distribution

The dual Cortex-M3 subsystem receives only one clock, MPU\_M3\_CLK, which is divided in two for each ARM Cortex-M3 processor, RAM memory and the L2 MMU module. The shared cache and the L2 MIF are directly clocked by the MPU\_M3\_CLK, without any division.

Figure 1-3 shows the clocking scheme of the MPU subsystem.

**Figure 1-3. Dual Cortex-M3 MPU Subsystem Clocking Scheme**




#### 1.1.2.1.2 Reset Distribution

Three reset signals controlled by the power, reset, and clock management (PRCM) module let the two ARM Cortex-M3 processors and the rest of the dual Cortex-M3 MPU subsystem be reset independently. These three reset signals are: CORTEXM3\_RST1, CORTEXM3\_RST2, and CORTEXM3\_RST3.

Figure 1-4 shows the reset scheme of the MPU subsystem.

**Figure 1-4. Dual Cortex-M3 MPU Subsystem Reset Scheme**



### 1.1.3 Dual Cortex-M3 MPU Subsystem Functional Description

#### 1.1.3.1 Dual Cortex-M3 MPU Subsystem Block Diagram

The dual Cortex-M3 MPU subsystem integrates the following group of submodules:

- Two ARM Cortex-M3 processors: Two cores, one core dedicated to HDVPSS and the other core dedicated for HDVICP2 subsystem. For a description of the ARM Cortex-M3 processor, see the ARM Cortex-M3 Technical Reference Manual, available through your TI representative.
- Interrupt controller (NVIC): to facilitate parallel processing, the interrupt mapping is the same for the two cores. Each Cortex-M3 receives the same interrupts except for a few internal interrupts.
- Shared cache interface: The cache interface converts the data between the different protocols in the subsystem. Four ports are required to support the four buses from the ARM Cortex-M3 processors (two for each processor). The instruction and data connections from each ARM Cortex-M3 are multiplexed, but the ARM Cortex-M3 prevents conflicts on this connection. Default cache policies are provided through the sideband signals and are not used to access the cache. Cache ability is provided through the MMU inside the cache.
- Shared cache: Allows basic maintenance operations, which are performed through a dedicated interface: preload, lock, clean (write out dirty lines, but do not invalidate directly), and invalidate.
- Shared cache MMU: Provides the multi-access cache with region-based address translation, read/write control, access type control, and multilevel cache maintenance. Access to the shared cache MMU is done only under privilege mode. The shared cache MMU can be programmed by the Cortex-A8 MPU subsystem through the Cortex-M3 slave port.



### 1.1.4 Shared Cache

Table 1-5 describes the shared cache configuration in the dual Cortex-M3 MPU subsystem platform.

**Table 1-5. Shared Cache Configuration**

Parameter	Value
Way	4
Size	32KB
Bank Elements	32b
Bank Number	16
Slave Interface Data Size	32b
Master Interface Data Size	64b
Line size	256b
MMU lookup	Included
Number of slaves	4
Number of masters	1
Number of fill/prefetch buffers	4 prefetch buffers
Slave Types	Shared cache interface

Shared cache allows basic maintenance operations, which are performed through a dedicated interface:

1. Preload
2. Lock
3. Clean
4. Invalidate

Maintenance of the cache is performed between the start and end addresses. This allows for direct control of memory regions. All maintenance operations occur in the background and can generate an interrupt when they complete. Such operations are protected by software semaphore, because only one operation at a time can be performed. The maintenance operations can also be performed using MMU small entries.

### 1.1.5 Shared Cache MMU

The MMU for the shared cache provides the multi-access cache with region-based address translation, read/write control, access type control, and multilevel cache maintenance. Table 1-6 describes the MMU configuration in the dual Cortex-M3 MPU subsystem.

**Table 1-6. Shared Cache MMU Configuration**

Parameter	Hardware Configurable
Number of large pages	4 entries
Size of large pages	32MB or 512MB
Number of medium pages	2 entries
Size of medium pages	128KB or 256KB
Number of small pages	10 entries
Size of small pages	4KB or 16KB
Number of patch pages	Not included
Size of line pages	256-bit
Number of comparison interfaces	4
Number of comparator sets	1
Write pipeline data comparison	Disabled
Number of unicache maintenance interfaces	3
Size of entry address	32-bit

### 1.1.6 L2 MMU

An additional MMU provides address translation for the accesses done from the dual Cortex-M3 MPU subsystem to the L3 interconnect. The main characteristics of this MMU are:

- 32 entries
- Compatible with ARMv6 architecture MMU translation tables (protection bits not used)
- Page-based or access-based endianness conversion
- 2-level descriptor hierarchy
- One intermediate page table
- Four page sizes (16MB, 1MB, 64KB, 4KB)
- Page table alignment on 128-byte boundary for ARM11™ compatibility

The configuration of the MMU can be done from one of the Cortex-M3 cores or from the L3 interconnect slave port. The accesses done to configure the MMU cannot be part of a burst access. When an MMU fault occurs, an interrupt is generated. This interrupt is connected to the Cortex-M3 cores, but it is generated outside of the dual Cortex-M3 MPU subsystem and is connected to the dual Cortex™-A8 MPU subsystem. When an MMU fault occurs, no other access can be done through the L2 MMU; the current faulty access is stalled, thereby stalling one or both Cortex-M3 cores. The dual Cortex-A8 MPU that received the MMU fault must clean up the fault to resume the execution of the code (or reset Cortex-M3).



## 1.1.7 Registers

**Table 1-7. Registers**

Register Name	Type	Register Description	Register Reset	Address Offset
CACHE_CONFIG	RW	Configuration Register		0000 0004h
CACHE_INT	RW	Interrupt Register		0000 0008h
CACHE_OCP	RW	OCP Interface Register		0000 000Ch
CACHE_MAINT	RW	Maintenance Configuration Register		0000 0010h
CACHE_MTSTART	RW	Maintenance Start Configuration Register		0000 0014h
CACHE_MTEND	RW	Maintenance End Configuration Register		0000 0018h
CACHE_CTADDR	RW	Cache Test Address Register		0000 001Ch
CACHE_CTDATA	RW	Cache Test Data Register		0000 0020h
CACHE_SCTM_CTLCNTL	RW	Counter Timer Control Register		0000 0400h
CACHE_SCTM_CTSTMCNTL	RW	Counter Timer STM Control Register		0000 0420h
CACHE_SCTM_CTSTMMSTID	RW	Counter Timer STM Master ID Register		0000 0424h
CACHE_SCTM_CTSTMINTVL	RW	Counter Timer STM Interval Register		0000 0428h
CACHE_SCTM_CTSTMSEL0	RW	Counter Timer STM Count Select Register 0		0000 042Ch
CACHE_SCTM_CTSTMSEL1	RW	Counter Timer STM Count Select Register 1		0000 0430h
CACHE_SCTM_TINTVL_R_i	RW	Counter Timer Interval Number Debug Event Register		0000 0440h + (04h*i)
CACHE_SCTM_CTDBGNUM	RW	Counter Timer Number Debug Event Register		0000 047Ch
CACHE_SCTM_CTGNBL0	RW	Counter Timer Global Enable Register 0		0000 04F0h
CACHE_SCTM_CTGNBL1	RW	Counter Timer Global Enable Register 1		0000 04F4h
CACHE_SCTM_CTGRST0	RW	Counter Timer Global Reset Register 0		0000 04F8h
CACHE_SCTM_CTGRST1	RW	Counter Timer Global Reset Register 1		0000 04FCh
CACHE_SCTM_CTCRWT_i	RW	Counter Timer Control Register 0-31		0000 0500h + (04h*i)
CACHE_SCTM_CTCNTR_k	RW	Counter Timer Count Register 0-31		0000 0580h + (04h*k)
CACHE_MMU_LARGE_ADDR_l	RW	Large Page Address		0000 0800h + (04h*l)
CACHE_MMU_LARGE_XLTE_l	RW	Large Page Translated Address		0000 0820h + (04h*l)
CACHE_MMU_LARGE_POLY_l	RW	Large Page Policy		0000 0840h + (04h*l)
CACHE_MMU_MED_ADDR_m	RW	Medium Page Address		0000 0860h + (04h*m)
CACHE_MMU_MED_XLTE_m	RW	Medium Page Translated Address		0000 08A0h + (04h*m)
CACHE_MMU_MED_POLY_m	RW	Medium Page Policy		0000 08E0h + (04h*m)
CACHE_MMU_SMALL_ADDR_n	RW	Small Page Address		0000 0920h + (04h*n)
CACHE_MMU_SMALL_XLTE_n	RW	Small Page Translated Address		0000 09A0h + (04h*n)
CACHE_MMU_SMALL_POLY_n	RW	Small Page Policy		0000 0A20h + (04h*n)
CACHE_MMU_MAINT	RW	MMU Start/End Maintenance Config Register		0000 0CA8h
CACHE_MMU_MTSTART	RW	Maintenance Start Address Register		0000 0CACH
CACHE_MMU_MTEND	RW	Maintenance End Address Register		0000 0CB0h

**Table 1-7. Registers (continued)**

Register Name	Type	Register Description	Register Reset	Address Offset
CACHE_MMU_MAINTST	RW	Maintenance Status Register		0000 0CB4h
CACHE_MMU_MMUCONFIG	RW	MMU Configuration Register		0000 0CB8h

### 1.1.7.1 Configuration Registers (CACHE\_CFG)

The Configuration Registers (CACHE\_CFG) is described in docato-extra-info-title Configuration Registers (CACHE\_CFG) Field Descriptions [Table 1-8](#).

**Table 1-8. Configuration Registers (CACHE\_CFG) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:5	Reserved	Reserved	R	0
4	Reserved	Reserved	R	0
3	Reserved	Reserved	R	0
2	Reserved	Reserved	R	0
1	BYPASS	bypass cache 0x0: everything is non-cacheable 0x1: everything is cacheable	RW	0
0	Reserved	Reserved	R	0

### 1.1.7.2 Interrupt Register (CACHE\_INT)

The Interrupt Register (CACHE\_INT) is described in [Table 1-9](#).

**Table 1-9. Interrupt Register (CACHE\_INT) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:9	Reserved	Reserved	R	0
8:5	PORT	slave interface number that has recorded an error	RW W1toClr	0
4	READ	interface read response error	RW W1toClr	0
3	WRITE	interface write response error	RW W1toClr	0
2	MAINT	maintenance is completed	RW W1toClr	0
1	PAGEFAULT	AMMU page fault	RW W1toClr	0
0	CONFIG	configuration error	RW W1toClr	0

### 1.1.7.3 Interface Configuration Register (CACHE\_OCP)

The Interface Configuration Register (CACHE\_OCP) is described in [Table 1-10](#).

**Table 1-10. Interface Configuration Register (CACHE\_OCP) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:6	Reserved	Reserved	R	0
5	CLEANBUF	clean write and prefetch buffers in cache 0x0: do not clean 0x1: clean	RW	0

**Table 1-10. Interface Configuration Register (CACHE\_OCP) Field Descriptions (continued)**

Bits	Field Name	Description	Type	Reset
4	PREFETCH	always prefetch data	RW	0
		0x0: follow MMU policies		
		0x1: always prefetch		
3	CACHED	follow cacheable sideband signals	RW	1
		0x0: reads always not allocated, writes write through if cached		
		0x1: slave sideband signals determine policy		
2	WRALLOCATE	follow write allocate sideband signals	RW	0
		0x0: no writes are allocated independent to sideband		
		0x1: follow sideband		
1	WRBUFFER	write throughs and write back no allocate are buffered	RW	0
		0x0: write throughs and write back no allocated are not buffered		
		0x1: write throughs and write back no allocated are buffered		
0	WRAP	OCF wrap mode (critical word first)	RW	0
		0x0: disabled		
		0x1: enabled		

#### 1.1.7.4 Maintenance Configuration Register (CACHE\_MAINT)

The Maintenance Configuration Register (CACHE\_MAINT) is described in [Table 1-11](#).

**Table 1-11. Maintenance Configuration Register (CACHE\_MAINT) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:6	Reserved	Reserved	R	0
5	INTERRUPT	generate interrupt when maintenance operation is complete	RW	0
		0x0: do not generate interrupt		
		0x1: generate interrupt		
4	INVALIDATE	invalidate lines in region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: invalidate		
3	CLEAN	evict dirty lines in region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: clean		
2	UNLOCK	unlock region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: unlock		
1	LOCK	lock region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: lock		

**Table 1-11. Maintenance Configuration Register (CACHE\_MAINT) Field Descriptions (continued)**

Bits	Field Name	Description	Type	Reset
0	PRELOAD	preload region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: preload		

#### 1.1.7.5 Maintenance Start Configuration Register (CACHE\_MTSTART)

The Maintenance Start Configuration Register (CACHE\_MTSTART) is described in [Table 1-12](#).

**Table 1-12. Maintenance Start Configuration Register (CACHE\_MTSTART) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	START_ADDR	start address of maintenance operations, reset to 0 when finished	RW	0

#### 1.1.7.6 Maintenance End Configuration Register (CACHE\_MTEND)

The Maintenance End Configuration Register (CACHE\_MTEND) is described in [Table 1-13](#).

**Table 1-13. Maintenance End Configuration Register (CACHE\_MTEND) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	END_ADDR	end address of maintenance operations, reset to 0 when finished	RW	0

#### 1.1.7.7 Cache Test Address Register (CACHE\_CTADDR)

The Cache Test Address Register (CACHE\_CTADDR) is described in [Table 1-14](#).

**Table 1-14. Cache Test Address Register (CACHE\_CTADDR) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	ADDRESS	address of cache visibility when read CTDATA register, autoincrements	RW	0

#### 1.1.7.8 Cache Test Data Register (CACHE\_CTDATA)

The Cache Test Data Register (CACHE\_CTDATA) is described in [Table 1-15](#).

**Table 1-15. Cache Test Data Register (CACHE\_CTDATA) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	DATA	cache data at address of CTADDR register, CTADDR autoincrements each time CTDATA is read	RW	0

#### 1.1.7.9 Counter Timer Control Register (CACHE\_SCTM\_CTCNTL)

The Counter Timer Control Register (CACHE\_SCTM\_CTCNTL) is described in [Table 1-16](#).

**Table 1-16. Counter Timer Control Register (CACHE\_SCTM\_CTLCNTL) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:26	NUMSTM	Number of timers that can export via STM	R	0
25:18	NUMINPT	Number of event input signals	R	1Fh
17:13	NUMTIMR	Number of timers in the module	R	2
12:7	NUMCNTR	Number of counters in the module	R	8
6:3	REVISION	Revision ID of SCTM	R	TI internal data
2:1	IDLEMODE	Idle mode control	RW	2
		0x0: Force Idle mode		
		0x1: This SCTM will acknowledge the idle request, but never transition to the idle state		
		0x2: This SCTM uses the smart idle protocol. This is the default mode		
		0x3: Since the SCTM does not support internal wakeup, this mode is identical to smart_idle		
0	ENBL	SCTM global enable	RW	0
		0x0: This mode is disable. Only the configuration interface is functional. All other logic is reset		
		0x1: The module is enabled and individual counter/timers can be configured		

#### 1.1.7.10 Counter Timer STM Control Register (CACHE\_SCTM\_CTSTMCNTL)

The Counter Timer STM Control Register (CACHE\_SCTM\_CTSTMCNTL) is described in [Table 1-17](#).

**Table 1-17. Counter Timer STM Control Register (CACHE\_SCTM\_CTSTMCNTL) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:11	Reserved	Reserved	R	0
10	XPORTACT	Indicates if a frame is currently being written to the STM	R	0
9:5	NUMXPORT	The total number of counters designated for export. This will be used as the count in the CSM and CCM headers. The value written should be the total number of counters designated for export -1	RW	0
4	CCMXPORT	SW control of CCM message export	RW	0
3	CCMVAIL	SCTM supports CCM export	R	0
2	CSMXPORT	SW control of CSM message export	RW	0
1	SENDOVR	Send overflow data in CSM frame	RW	1
0	ENBL	STM global enable	RW	0
		Read 0x0: The STM function of the SCTM is disabled		
		Read 0x1: The STM function of the SCTM is enabled		

#### 1.1.7.11 Counter Timer STM Master ID Register (CACHE\_SCTM\_CTSTMMSTID)

The Counter Timer STM Master ID Register (CACHE\_SCTM\_CTSTMMSTID) is described in [Table 1-18](#).

**Table 1-18. Counter Timer STM Master ID Register (CACHE\_SCTM\_CTSTMMSTID) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:7	Reserved	Reserved	R	0
6:0	MASTID	HW Master ID for this module.	RW	0

#### 1.1.7.12 Counter Timer STM Interval Register (CACHE\_SCTM\_CTSTMINTVL)

The Counter Timer STM Interval Register (CACHE\_SCTM\_CTSTMINTVL) is described in [Table 1-19](#).

**Table 1-19. Counter Timer STM Interval Register (CACHE\_SCTM\_CTSTMINTVL) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:16	Reserved	Reserved	R	0
15:0	INTERVAL	Periodic export interval	RW	0

#### 1.1.7.13 Counter Timer STM Count Select Register 0(CACHE\_SCTM\_CTSTMSEL0)

The Counter Timer STM Count Select Register 0(CACHE\_SCTM\_CTSTMSEL0) is described in [Table 1-20](#).

**Table 1-20. Counter Timer STM Count Select Register 0(CACHE\_SCTM\_CTSTMSEL0) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	COUNTSEL	The counter selection bit-field	RW	0

#### 1.1.7.14 Counter Timer Interval Number Debug Event Register (CACHE\_SCTM\_TINTVL\_R\_i)

The Counter Timer Interval Number Debug Event Register (CACHE\_SCTM\_TINTVL\_R\_i) is described in [Table 1-21](#).

**Table 1-21. Counter Timer Interval Number Debug Event Register (CACHE\_SCTM\_TINTVL\_R\_i) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	INTERVAL	Interval match value for the timers in the SCTM	RW	0

#### 1.1.7.15 Counter Timer Number Debug Event Register (CACHE\_SCTM\_CTDBGNUM)

The Counter Timer Number Debug Event Register (CACHE\_SCTM\_CTDBGNUM) is described in [Table 1-22](#).

**Table 1-22. Counter Timer Number Debug Event Register (CACHE\_SCTM\_CTDBGNUM) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:3	Reserved	Reserved	R	0
2:0	NUMEVT	Number of input selectors for debug events	R	0

#### 1.1.7.16 Counter Timer Global Enable Register 0(CACHE\_SCTM\_CTGNBL0)

The Counter Timer Global Enable Register 0(CACHE\_SCTM\_CTGNBL0) is described in [Table 1-23](#).



**Table 1-23. Counter Timer Global Enable Register 0(CACHE\_SCTM\_CTGNBL0) Field Description**

Bits	Field Name	Description	Type	Reset
31:8	Reserved	Reserved	R	0
7:0	ENABLE	The counter enable bit-field	RW	0

#### 1.1.7.17 Counter Timer Global Reset Register 0(CACHE\_SCTM\_CTGRST0)

The Counter Timer Global Reset Register 0(CACHE\_SCTM\_CTGRST0) is described in [Table 1-24](#).

**Table 1-24. Counter Timer Global Reset Register 0(CACHE\_SCTM\_CTGRST0) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:8	Reserved	Reserved	R	0
7:0	RESET	The counter reset bit-field	RW	0

#### 1.1.7.18 Counter Timer Control Register 0-31(CACHE\_SCTM\_CTCRWT\_i)

The Counter Timer Control Register 0-31(CACHE\_SCTM\_CTCRWT\_i) is described in [Table 1-25](#).

**Table 1-25. Counter Timer Control Register 0-31(CACHE\_SCTM\_CTCRWT\_i) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:21	Reserved	Reserved	R	0
20:16	INPSEL	Counter Timer input selection	RW	0
15:11	Reserved	Reserved	R	0
10	RESTART	Restart the timer after an interval match	RW	0
9	DBG	Signal debug logic on interval match	RW	0
8	INT	Generate interrupt on interval match	RW	0
7	Reserved	Reserved	R	0
6	OVRFLW	Counter has wrapped since it was last read	R	0
5	IDLE	Counter ignores processor IDLE state	RW	0
4	FREE	Counter ignores processor debug halt state	RW	0
3	DURMODE	Counter is in duration or occurrence mode	RW	0
2	CHAIN	Counter is chained to an adjacent counter	RW	0
1	RESET	Counter reset control	RW	0
0	ENBL	Counter enable control	RW	0

#### 1.1.7.19 Counter Timer Count Register 0-31(CACHE\_SCTM\_CTCNTR\_k)

The Counter Timer Count Register 0-31(CACHE\_SCTM\_CTCNTR\_k) is described in [Table 1-26](#).

**Table 1-26. Counter Timer Count Register 0-31(CACHE\_SCTM\_CTCNTR\_k) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	COUNT	Counter value	R	0

#### 1.1.7.20 Large Page Address

The Maintenance Configuration Register (CACHE\_MAINT) is described in [Table 1-27](#).

**Table 1-27. Maintenance Configuration Register (CACHE\_MAINT) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:28	ADDRESS	logical source address	RW	0
27:0	Reserved	Reserved	R	0

### 1.1.7.21 Large Page Translated Address (CACHE\_MMU\_LARGE\_XLTE\_I)

The Large Page Translated Address (CACHE\_MMU\_LARGE\_XLTE\_I) is described in [Table 1-28](#).

**Table 1-28. Large Page Translated Address (CACHE\_MMU\_LARGE\_XLTE\_I) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:28	ADDRESS	logical Destination address or translated address	RW	0
27:0	Reserved	Reserved	R	0

### 1.1.7.22 Large Page Policy(CACHE\_MMU\_LARGE\_POLY\_I)

The Large Page Policy(CACHE\_MMU\_LARGE\_POLY\_I) is described in [Table 1-29](#).

**Table 1-29. Large Page Policy(CACHE\_MMU\_LARGE\_POLY\_I) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:24	Reserved	Reserved	R	0
23	L2_WR_POLICY	L2 write policy	RW	0
		0x0: write through		
		0x1: write back		
22	L2_ALLOCATE	L2 allocate policy	RW	0
		0x0: no writes are allocated		
		0x1: follow sideband		
21	L2_POSTED	L2 posted policy	RW	0
		0x0: not posted		
		0x1: posted		
20	L2_CACHEABLE	L2 cache policy	RW	0
		0x0: non-cacheable		
		0x1: cacheable		
19	L1_WR_POLICY	L1 write policy	RW	0
		0x0: write through		
		0x1: write back		
18	L1_ALLOCATE	L1 allocate policy	RW	0
		0x0: no writes are allocated		
		0x1: follow sideband		
17	L1_POSTED	L1 posted policy	RW	0
		0x0: not posted		
		0x1: posted		
16	L1_CACHEABLE	L1 cache policy	RW	0
		0x0: non-cacheable		
		0x1: cacheable		
15:8	Reserved	Reserved	R	0
7	EXCLUSION	cache exclusion	RW	0
		0x0: do not send exclusion sideband		
		0x1: send exclusion sideband		

**Table 1-29. Large Page Policy(CACHE\_MMU\_LARGE\_POLY\_I) Field Descriptions (continued)**

Bits	Field Name	Description	Type	Reset
6	PRELOAD	preload region	RW	0
		0x0: do not preload		
		0x1: preload		
5	READ	preload region	RW	0
		0x0: do not preload		
		0x1: preload		
4	EXECUTE	execute only	RW	0
3	VOLATILE	volatile qualifier,	RW	0
		0x0: do not follow volatile qualifier		
		0x1: follow volatile qualifier		
2	RESERVED	RESERVED	R	0
1	SIZE	size of page	RW	0
		0: 32 MB		
		1: 512 MB		
0	ENABLE	enable page	RW	0
		0x0: page not enabled		
		0x1: page enabled		

#### 1.1.7.23 Medium Page Address (CACHE\_MMU\_MED\_ADDR\_m)

The Medium Page Address (CACHE\_MMU\_MED\_ADDR\_m) is described in [Table 1-30](#).

**Table 1-30. Medium Page Address (CACHE\_MMU\_MED\_ADDR\_m) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:17	ADDRESS	logical source address	RW	0
16:0	Reserved	Reserved	R	0

#### 1.1.7.24 Medium Page Translated Address (CACHE\_MMU\_MED\_XLTE\_m)

The Medium Page Translated Address (CACHE\_MMU\_MED\_XLTE\_m) is described in [Table 1-31](#).

**Table 1-31. Medium Page Translated Address (CACHE\_MMU\_MED\_XLTE\_m) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:17	ADDRESS	logical Destination address	RW	0
16:0	Reserved	Reserved	R	0

#### 1.1.7.25 Medium Page Translated Address (CACHE\_MMU\_MED\_XLTE\_m)

The Medium Page Translated Address (CACHE\_MMU\_MED\_XLTE\_m) is described in [Table 1-32](#).

**Table 1-32. Medium Page Translated Address (CACHE\_MMU\_MED\_XLTE\_m) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:17	ADDRESS	logical Destination or translated address	RW	0
16:0	Reserved	Reserved	R	0

### 1.1.7.26 Medium Page Policy(CACHE\_MMU\_MED\_POLY\_m)

The Medium Page Policy(CACHE\_MMU\_MED\_POLY\_m) is described in [Table 1-33](#).

**Table 1-33. Medium Page Policy(CACHE\_MMU\_MED\_POLY\_m) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:24	Reserved	Reserved	R	0
23	L2_WR_POLICY	L2 write policy	RW	0
		0x0: write through		
		0x1: write back		
22	L2_ALLOCATE	L2 allocate policy	RW	0
		0x0: no writes are allocated		
		0x1: follow sideband		
21	L2_POSTED	L2 posted policy	RW	0
		0x0: not posted		
		0x1: posted		
20	L2_CACHEABLE	L2 cache policy	RW	0
		0x0: non-cacheable		
		0x1: cacheable		
19	L1_WR_POLICY	L1 write policy	RW	0
		0x0: write through		
		0x1: write back		
18	L1_ALLOCATE	L1 allocate policy	RW	0
		0x0: no writes are allocated		
		0x1: follow sideband		
17	L1_POSTED	L1 posted policy	RW	0
		0x0: not posted		
		0x1: posted		
16	L1_CACHEABLE	L1 cache policy	RW	0
		0x0: non-cacheable		
		0x1: cacheable		
15:8	Reserved	Reserved	R	0
7	EXCLUSION	cache exclusion	RW	0
		0x0: do not send exclusion sideband		
		0x1: send exclusion sideband		
6	PRELOAD	preload region	RW	0
		0x0: do not preload		
		0x1: preload		
5	READ	preload region	RW	0
		0x0: do not preload		
		0x1: preload		
4	EXECUTE	execute only	RW	0
3	VOLATILE	volatile qualifier,	RW	0
		0x0: do not follow volatile qualifier		
		0x1: follow volatile qualifier		
2	Reserved	Reserved	R	0
1	SIZE	size of page	RW	0
		0: 128KB		
		1: 256 KB		

**Table 1-33. Medium Page Policy(CACHE\_MMU\_MED\_POLY\_m) Field Descriptions (continued)**

Bits	Field Name	Description	Type	Reset
0	ENABLE	enable page	RW	0
		0x0: page not enabled		
		0x1: page enabled		

#### 1.1.7.27 Small Page Address (CACHE\_MMU\_SMALL\_ADDR\_n)

The Small Page Address (CACHE\_MMU\_SMALL\_ADDR\_n) is described in [Table 1-34](#).

**Table 1-34. Small Page Address (CACHE\_MMU\_SMALL\_ADDR\_n) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:12	ADDRESS	logical source address	RW	0
11:0	Reserved	Reserved	R	0

#### 1.1.7.28 Small Page Translated Address (CACHE\_MMU\_SMALL\_XLTE\_n)

The Small Page Translated Address (CACHE\_MMU\_SMALL\_XLTE\_n) is described in [Table 1-35](#).

**Table 1-35. Small Page Translated Address (CACHE\_MMU\_SMALL\_XLTE\_n) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:12	ADDRESS	logical Destination or translated address	RW	0
11:0	Reserved	Reserved	R	0

#### 1.1.7.29 Small Page Policy(CACHE\_MMU\_SMALL\_POLY\_n)

The Small Page Policy(CACHE\_MMU\_SMALL\_POLY\_n) is described in [Table 1-36](#).

**Table 1-36. Small Page Policy(CACHE\_MMU\_SMALL\_POLY\_n) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:24	Reserved	Reserved	R	0
23	L2_WR_POLICY	L2 write policy	RW	0
		0x0: write through		
		0x1: write back		
22	L2_ALLOCATE	L2 allocate policy	RW	0
		0x0: no writes are allocated		
		0x1: follow sideband		
21	L2_POSTED	L2 posted policy	RW	0
		0x0: not posted		
		0x1: posted		
20	L2_CACHEABLE	L2 cache policy	RW	0
		0x0: non-cacheable		
		0x1: cacheable		
19	L1_WR_POLICY	L1 write policy	RW	0
		0x0: write through		
		0x1: write back		
18	L1_ALLOCATE	L1 allocate policy	RW	0
		0x0: no writes are allocated		
		0x1: follow sideband		

**Table 1-36. Small Page Policy(CACHE\_MMU\_SMALL\_POLY\_n) Field Descriptions (continued)**

Bits	Field Name	Description	Type	Reset
17	L1_POSTED	L1 posted policy	RW	0
		0x0: not posted		
		0x1: posted		
16	L1_CACHEABLE	L1 cache policy	RW	0
		0x0: non-cacheable		
		0x1: cacheable		
15:8	Reserved	Reserved	R	0
7	EXCLUSION	cache exclusion	RW	0
		0x0: do not send exclusion sideband		
		0x1: send exclusion sideband		
6	PRELOAD	preload region	RW	0
		0x0: do not preload		
		0x1: preload		
5	READ	preload region	RW	0
		0x0: do not preload		
		0x1: preload		
4	EXECUTE	execute only	RW	0
3	VOLATILE	volatile qualifier,	RW	0
		0x0: do not follow volatile qualifier		
		0x1: follow volatile qualifier		
2	RESERVED	Reserved	R	0
1	SIZE	size of page	RW	0
		0: 128KB		
		1: 256 KB		
0	ENABLE	enable page	RW	0
		0x0: page not enabled		
		0x1: page enabled		

### 1.1.7.30 Small Page Maintenance Configuration(CACHE\_MMU\_SMALL\_MAINT\_n)

The Small Page Maintenance Configuration(CACHE\_MMU\_SMALL\_MAINT\_n) is described in [Table 1-37](#).

**Table 1-37. Small Page Maintenance Configuration(CACHE\_MMU\_SMALL\_MAINT\_n) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:5	Reserved	Reserved	R	0
4	INTERRUPT	generate interrupt when maintenance operation is complete	RW	0
3	INVALIDATE	invalidate page	RW	0
2	CLEAN	evict page	RW	0
1	LOCK	lock page	RW	0
0	PRELOAD	preload page	RW	0

### 1.1.7.31 MMU Start/End Maintenance Config Register (CACHE\_MMU\_MAINT)

The MMU Start/End Maintenance Config Register (CACHE\_MMU\_MAINT) is described in [Table 1-38](#).



**Table 1-38. MMU Start/End Maintenance Config Register (CACHE\_MMU\_MAINT) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:11	Reserved	Reserved	R	0
10	G_FLUSH	Global flush bit	RW	0
		0x0: do nothing, global flush done		
		0x1: invalidate L1+L2		
9	L2_CACHE	do maintenance operation in L2 Cache.	RW	0
		Note: Hardware ensures that the maintenance operations are done in L1 first and then in L2		
		0x0: do nothing		
		0x1: perform maintenance operation selected by the maintenance bits		
8	L1_CACHE2	do maintenance operation in L1 Cache 2	RW	0
		0x0: do nothing		
		0x1: perform maintenance operation selected by the maintenance bits		
7	L1_CACHE1	do maintenance operation in L1 Cache1	RW	0
		0x0: do not perform maintenance operation		
		0x1: perform maintenance operation selected by the maintenance bits		
6	CPU_INTERRUPT	generate interrupt to cpu when maintenance operation initiated by CPU is complete	RW	0
		0x0: do not generate interrupt		
		0x1: generate interrupt		
5	HOST_INTERRUPT	generate interrupt when maintenance operation is complete	RW	0
		0x0: do not generate interrupt		
		0x1: generate interrupt		
4	INVALIDATE	invalidate lines in region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: invalidate		
3	CLEAN	evict dirty lines in region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: clean		
2	UNLOCK	unlock region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: unlock		
1	LOCK	lock region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: lock		
0	PRELOAD	preload region defined by maintenance start/end addresses	RW	0
		0x0: do nothing		
		0x1: preload		

### 1.1.7.32 Maintenance Start Address Register (CACHE\_MMU\_MTSTART)

The Maintenance Start Address Register (CACHE\_MMU\_MTSTART) is described in [Table 1-39](#).

**Table 1-39. Maintenance Start Address Register (CACHE\_MMU\_MTSTART) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	BEGIN_ADDRESS	Start address of maintenance operations, resets to 0 when finished	RW	0

### 1.1.7.33 Maintenance End Address Register (CACHE\_MMU\_MTEND)

The Maintenance End Address Register (CACHE\_MMU\_MTEND) is described in [Table 1-40](#).

**Table 1-40. Maintenance End Address Register (CACHE\_MMU\_MTEND) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:0	END_ADDRESS	End address of maintenance operations, resets to 0 when finished	RW	0

### 1.1.7.34 Maintenance Status Register (CACHE\_MMU\_MAINTST)

The Maintenance Status Register (CACHE\_MMU\_MAINTST) is described in [Table 1-41](#).

**Table 1-41. Maintenance Status Register (CACHE\_MMU\_MAINTST) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:1	Reserved	Reserved	R	0
0	STATUS	status bit	R	0
		Read 0x0: do nothing, maintenance completed		
		Read 0x1: maintenance ongoing		

### 1.1.7.35 MMU Configuration Register (CACHE\_MMU\_MMUCONFIG)

The MMU Configuration Register (CACHE\_MMU\_MMUCONFIG) is described in [Table 1-42](#).

**Table 1-42. MMU Configuration Register (CACHE\_MMU\_MMUCONFIG) Field Descriptions**

Bits	Field Name	Description	Type	Reset
31:2	Reserved	Reserved	R	0
1	PRIVILEGE	Privilege bit. once this bit is set, only global flush, debugger, or hardware reset can clear	RW	0
		0x0: CPU can access everything		
		0x1: CPU can only access maintenance, and DMA can not access MMU at all		
0	Reserved	Reserved	R	0

## 1.2 System MMU

### 1.2.1 MMU Overview

A memory management unit (MMU) is a hardware component responsible for handling accesses to memory requested by a processing unit. MMU functions include translation of virtual addresses to physical addresses (that is, virtual memory management).

The device contains the following MMUs:

- L1 Shared cache MMU and L2 MMU in Media Controller Subsystem
- ARM® Cortex™-A8 MMU

This user guide provides a detailed description of System MMU and L2 MMU present in the Media Controller Subsystem. For more details on Cortex A8 MMU, see the ARM® Cortex™-A8 Core Technical Reference Manual (contact your TI representative). For more details on the L1 Shared cache MMU present in MEDIACTL subsystem, please refer to the MEDIACTL subsystem user guide.


### 1.2.2 MMU Integration

This section describes module integration in the device.

The MMU communicates accesses from the requestor (Cortex-A8 MPU) to the L3 main interconnect, performing virtual to physical address translation. All MMUs are programmed (configured) through the L3 interconnect. For MMU interrupt details, refer to the device datasheet.

Figure 1-6 shows typical MMU integration. Accesses by TPTC0/1 may optionally be routed through the MMU as controlled by System Module register bits. Accesses are directed to the System MMU by the L3 switch fabric through the use of a 33rd address bit. For the TPTC0/1 Read and Write master ports, the value of the 33rd bit is selected by the TC0MMU and TC1MMU bits of the System Module's MMU Configuration register.

Figure 1-6. Typical MMU Intergration




The System MMU is dedicated to requestors. The system MMU configuration is done through MMU\_CFG register (refer to the *Control Module* chapter). The MMU\_CFG register is used to optionally route certain requestors through the System MMU.

### 1.2.3 MMU Functional Description

#### 1.2.3.1 MMU Block Diagram

The MMU manages the virtual to physical address translation for external addresses, as well as endianness conversion. The MMU can be programmed through the L3 interconnect.

**Figure 1-7. MMU Block Diagram**



Each table entry describes the translation of one contiguous memory region. For a description of the structure of these tables, see Translation Tables.

Two major functional units exist in the MMU to provide address translation automatically based on the table entries:


- The table walker automatically retrieves the correct translation table entry for a requested translation. If two-level translation is used (for the translation of small memory pages), the table walker also automatically reads the required second-level translation table entry. The two-level translation is described later in the chapter.
- The translation look-aside buffer (TLB) stores recently used translation entries, acting like a cache of the translation table.

##### 1.2.3.1.1 MMU Address Translation Process

Whenever an address translation is requested (that is, for every access with the MMU enabled), the MMU first checks whether the translation is contained in the TLB, which acts like a cache storing recent translations. The TLB can also be programmed manually to ensure that time-critical data can be translated without delay.

If the requested translation is not in the TLB, the table-walking logic retrieves this translation from the translation table(s), and then updates the TLB. The address translation is then performed. [Figure 1-8](#) summarizes the process.

**Figure 1-8. MMU Address Translation Process**



**1.2.3.1.2 Translation Tables**

The translation of virtual to physical addresses is based on entries in translation tables that define the following properties:

- Address translation, that is, the correspondence between virtual and physical addresses
- Size of the memory region the entry translates
- Endianness, data access size, and the mixed property of this memory region

The virtual addresses index the translation tables. Each virtual address corresponds to exactly one entry in the translation table.

**1.2.3.1.2.1 Translation Table Hierarchy**

When developing a table-based address translation scheme, one of the most important design parameters is the memory page size described by each translation table entry. MMU instances support 4KB and 64KB pages, a 1MB section, and a 16MB supersection. Using bigger page sizes means a smaller translation table.

Using a smaller page size greatly increases the efficiency of dynamic memory allocation and defragmentation. That is why many operating systems (OSs) can operate on memory blocks as small as 4KB; however, the smaller size implies a more complex table structure.

A quick calculation shows that using 4KB memory pages with one translation table would require one million entries to span the entire 4GB address range. The table itself would be 32MB, a size that is not feasible.

However, using bigger pages greatly reduces the functionality of the OS memory management. Implementing a two-level hierarchy reconciles these two requirements. Within this hierarchy, one first-level translation table describes the translation properties based on 1MB memory regions.


Each of the entries in this first-level translation table can specify the following:

- The translation properties for a big memory section. This memory section can be either 1MB (section) or 16MB (supersection). In this case, all translation parameters are specified in the first-level translation table entry.

- A pointer to a second-level translation table that specifies individual translation properties based on smaller pages within the 1MB page of memory. These pages can be either 64KB (large page) or 4KB (small page). In this case, the actual translation parameters are specified in the second-level translation table entry. The first-level translation table entry specifies only the base address of the second-level translation table.

This hierarchical approach means that additional translation information for smaller pages must be provided only when the pages are actually used.

**Figure 1-9. Translation Hierarchy**



The structure of the first and second-level translation tables and their entries are described in more detail in First-Level Translation Table and Two-Level Translation.


**1.2.3.1.2.2 First-Level Translation Table**

The first-level translation table describes the translation properties for 1MB sections. To describe a 4GB address range requires 4096 32-bit entries (so-called first-level descriptors).

The first-level translation table start address must be aligned on a multiple of the table size with a 128-byte minimum. Consequently, an alignment of at least 16K bytes is required for a complete 4096-entry table; that is, at least the last fourteen address bits must be zero.

The start address of the first-level translation table is specified by the so-called translation table base. The table is indexed by the upper 12-bits of the virtual address.


**Figure 1-10. First-Level Descriptor Address Calculation**



To summarize, the translation table base and the translation table index together define the first-level descriptor address. The precise mechanism used to calculate this address is shown below.



**Figure 1-11. Detailed First-Level Descriptor Address Calculation**



As an example of this mechanism, consider a translation table base address of 0x8000:0000 and a virtual address of 0x1234:5678. In this case, the first-level descriptor address is:  
 $0x8000:0000 + (0x1234 \ll 2) = 0x8000:048C$ .

**1.2.3.1.2.3 First-Level Descriptor Format**

Each first-level descriptor provides either the complete address translation for 1MB or 16MB sections or provides a pointer to a second-level translation table for 4KB or 64KB pages.

**Table 1-43. First-Level Descriptor Format**

31:24	23:2 0	19	18	17	16	15	14:1 2	11:1 0	9:2	1	0		
X										0	0	Fault	
Second-level Translation Table Base Address										X	0	1	Page
Section Base Address		X	0	M	X	E	X	ES	X	1	0	Section	
Super Section base Address		X	1	M	X	E	X	ES	X	1	0	Supersection	
X										1	1	Fault	

**M = Mixed region:** 0 = Page-based endianness, 1 = Access-based endianness

**E = Endianness:** 0 = Little endian, 1 = Big endian (endianness is locked on little endian)

**ES = Element Size:** 00 = 8-bit, 01 = 16-bit, 10 = 32-bit, 11 = No endianness conversion

**X = n/a**

**1.2.3.1.2.4 First-Level Page Descriptor Format**

If a translation granularity smaller than 1MB is required, a two-level translation process is used. In this case, the first-level block descriptor specifies only the start address of a second-level translation table. The second-level translation table entries specify the actual translation properties.

### 1.2.3.1.2.5 First-Level Section Descriptor Format

Each section descriptor in the first-level translation table specifies the complete translation properties for a 1MB section or a 16MB supersection.

**NOTE:** Supersection descriptors must be repeated 16 times, because each descriptor in the first-level translation table describes 1MB of memory. If an access points to a descriptor that is not initialized, the MMU will behave in an unpredictable way.


In addition to the address translation itself, three parameters are specified in the section descriptors:

- **Endianness** - The endianness parameter specifies whether the memory section uses a big- or little-endian data format. This parameter is locked to little endian.
- **Element Size** - The element size parameter can optionally specify the data access size (8, 16, or 32 bits) for all data items in the defined section.
- **Mixed Region** - The mixed region parameter specifies whether the information about the data access size is detected from the access itself (access-based detection) or if the specified element size parameter is used (page-based detection). For example, the specified element size parameter can be used when several smaller sized accesses are packed into a bigger sized access, such as two 16-bit accesses packed into one 32-bit access. In this case, with no specified data access size, 32 bits would be the access size detected, leading to an incorrect result. To avoid this problem, specify the data access size for the memory section.

### 1.2.3.1.2.6 Section Translation Summary

Sections and supersections can be translated based solely on the information in the first-level translation table.


Figure 1-12. Section Translation Summary



**1.2.3.1.2.7 Supersection Translation Summary**

The translation of a supersection is similar to the translation of a section. The difference is that for a supersection only bits 31 to 24 index into the first-level translation table. The last four bits of the table index are implicitly assumed to be zero as there are 16 identical consecutive entries for a supersection.


**Figure 1-13. Supersection Translation Summary**



### 1.2.3.1.2.8 Two-Level Translation

Two-level translation is used when fine-grain granularity is required, that is, when memory sections smaller than 1MB are needed. In this case, the first-level descriptor provides a pointer to the base address of a second-level translation table. This second-level table is indexed by bits 19 to 12 of the virtual address.

**Figure 1-14. Two-Level Translation**



Each second-level translation table describes the translation of 1MB of address space in pages of 64KB (large page) or 4KB (small page). It consists of 256 second-level descriptors describing 4KB each.

**NOTE:** In the case of a large page, the same descriptor must be repeated 16 times. If an access points to a descriptor that is not initialized, the MMU will behave in an unpredictable way."

1.2.3.1.2.9 Second-Level Descriptor Format

Similar to first-level section descriptors, second-level descriptors provide all of the necessary information for the translation of a large or small page. The translation parameters (endianness, element size, and mixed region) have the same meaning as those for sections.

Table 1-44. Second-Level Descriptor Format

31:16	15:12	11	10	9	8:6	5:4	3:2	1	0		
X									0	0	Fault
Large Page Base Address		X	M	X	E	X	ES	X	0	1	Large Page
Small Page Base Address			M	X	E	X	ES	X	1	X	Small Page


**M = Mixed region:** 0 = Page-based endianness, 1 = Access-based endianness

**E = Endianness:** 0 = Little endian, 1 = Big endian (endianness is locked on little endian)

**ES = Element Size:** 00 = 8-bit, 01 = 16-bit, 10 = 32-bit, 11 = No endianness conversion

**X = n/a**


Figure 1-15. Small Page Translation Summary



### 1.2.3.1.2.10 Large Page Translation Summary

The translation of a large page is similar to the translation of a small page. The difference is that, for a large page, only bits 19 to 16 index into the second-level translation table. The last four bits of the table index are implicitly assumed to be zero as there are 16 identical consecutive entries for a large page.

**Figure 1-16. Large Page Translation Summary**





### 1.2.3.1.3 Translation Lookaside Buffer

Translating virtual addresses to physical addresses is required for each memory access in systems using an MMU. To accelerate this translation process, a cache, or TLB, holds the result of recent translations.

For every translation, the MMU internal logic first checks whether the requested translation is already cached in the TLB. If the translation is cached, this translation is used; otherwise the translation is retrieved from the translation tables and the TLB is updated. If the TLB is full, one of its entries must be replaced. This entry is selected on a random basis.


The first  $n$  TLB entries, where  $n < \text{Total Number } N \text{ of TLB Entries}$ , can be protected (locked) against being overwritten by setting the TLB base pointer to  $n$ . When this mechanism is used, only unprotected entries can be overwritten. The victim pointer indicates the next TLB entry to be written. Figure 1-17 shows an example of the TLB with  $N$  TLB entries (ranging from 0 to  $N-1$ ). The base pointer contains the value "3" protecting Entry 0, Entry 1, and Entry 2 and the victim pointer points to the next TLB entry to be updated.

---

**NOTE:** The last TLB entry (Entry  $N-1$ ) always remains unprotected.

---

**Figure 1-17. TLB-Entry Lock Mechanism**



The table walking logic automatically writes the TLB entries. The entries can also be manually written, which is done typically to ensure that the translation of time-critical data accesses is already present in the TLB so that they execute as fast as possible. The entries must be locked to prevent them from being overwritten.


#### 1.2.3.1.3.1 TLB Entry Format

TLB entries consist of two parts:

- The CAM part contains the virtual address tag used to determine if a virtual address translation is in the TLB. The TLB acts like a fully associative cache addressed by the virtual address tag. The CAM part also contains the section/page size, as well as the preserved and the valid parameters. See the register table for more details.
- The RAM part contains the address translation that belongs to the virtual address tag as well as the endianness, element size, and mixed parameters described in First-Level Translation Table. See the MMU\_RAM register table for more details.

The valid parameter specifies whether an entry is valid or not. The preserved parameter determines the behavior of an entry in the event of a TLB flush. If an entry is set as preserved, it is not deleted when a TLB is flushed, that is, when [0] GLOBALFLUSH is set to 1. Preserved entries must be deleted manually.

**Figure 1-18. TLB-Entry Structure**



### 1.2.3.2 MMU Clock Configuration

There are two clock domains: The functional clock domain for the MMU, which is synchronous to the clock for the interconnect slave and master access ports; and the clock domain for the interconnect slave configuration port. As these clocks are matched, there is a single input clock with enables for each of the clock domains. If a clock domain should run at the same frequency as the input clock, that enable can be tied high.

Two clock enable signals exist, one to enable the interconnect data master and slave ports, and the other to enable the clock on the configuration L3 interconnect port. The clock signals are configured through the MMU\_SYSCONFIG register. This is a system configuration register that controls the various parameters of the L3 interface.

### 1.2.3.3 MMU Software Reset

This section describes the software reset feature of the module. The MMU instances are reset together with their respective reset domains. See table Clocks and Resets for information about the reset domains of the different MMU instances.

To perform a software reset, write 1 in the MMU\_SYSCONFIG[1] SOFTRESET bit. The MMU\_SYSSTATUS[0] RESETDONE bit indicates that the software reset is complete when its value is 1. When the software reset completes, the MMU\_SYSCONFIG[1] SOFTRESET bit is automatically reset. The software must ensure that the software reset completes before doing MMU operations. When an MMU instance is released from reset, its TLB is empty and the MMU is disabled.

### 1.2.3.4 MMU Power Management

As part of the device system-wide power management scheme, each MMU instance supports a communication protocol with the PRCM module that allows the PRCM module to request an MMU instance to enter a low-power state. When the MMU instance acknowledges a low-power mode request from the PRCM module, the clock to the instance is gated off at the PRCM clock generator. Because the clock is disabled at the source, the low-power mode offers lower power consumption than the internal clock gating method in the local power management.

### 1.2.3.5 MMU Local Power Management Features

**Table 1-45. MMU Local Power Management Features**

Feature	Register
Idle modes	MMU_SYSCONFIG[4:3] IDLEMODE
Clock activity	MMU_SYSCONFIG[9:8] CLOCKACTIVITY
Clock autogating	MMU_SYSCONFIG[0] AUTOIDLE

**NOTE:** The MMU\_SYSCONFIG[9:8] CLOCKACTIVITY bits are read only.

### 1.2.3.6 MMU Interrupt Requests

**Table 1-46. Events**

Event Flag	Event Mask	Synchronous	Sensitivity	Map to	Description
MMU_IRQSTATUS[4] MULTIHITFAULT	MMU_IRQENABLE[4] MULTIHITFAULT	Yes	Level	M3_IRQ_0	Error in the L2 MMU due to multiple matches in the TLB
MMU_IRQSTATUS[3] TABLEWALKFAULT	MMU_IRQENABLE[3] TABLEWALKFAULT	Yes	Level	M3_IRQ_0	Error in the L2 MMU due to error response received during a Table Walk
MMU_IRQSTATUS[2] EMUMISS	MMU_IRQENABLE[2] EMUMISS				
MMU_IRQSTATUS[1] TRANSLATIONFAULT	MMU_IRQENABLE[1] TRANSLATIONFAULT	Yes	Level	M3_IRQ_0	Error in the L2 MMU due to invalid descriptor in the translation tables (translation fault)
MMU_IRQSTATUS[0] TLBMISS	MMU_IRQENABLE[0] TLBMISS	Yes	Level	M3_IRQ_0	Error in L2 MMU due to unrecoverable TLB miss (hardware TWL disabled)

### 1.2.3.7 MMU Error Handling

**Table 1-47. Error Handling**

Item	Condition	Action
1	Table-walk read has an error response.	Treat generally the same as a translation fault, but set the TableWalkFault interrupt status bit to aid in diagnosis
2	MMU is disabled during table-walk.	Not permitted; can result in loss of the current transaction but must not deadlock the MMU. Avoid this condition by first disabling the table-walk logic and then polling the TWLRunning bit to ensure that no table walk is pending.
3	MMU is disabled during an address translation.	Not permitted; can result in access to an unintended location, but must not deadlock MMU. This condition should be avoided by ensuring that no accesses are pending.
4	TLB is accessed during an address translation or a table walk.	Reading permitted; write should be done with care to ensure that the TLB is self-consistent at all times that a translation can occur.
5	TLB is flushed during address translation or a table walk.	Permitted; the flush is processed first, followed by the TWL update.
6	MMU is disabled while an interrupt is pending.	Not permitted; all pending interrupts should be processed before disabling the MMU.

L3 Interconnect configuration port: Accesses to undecoded register addresses must not give an error response.

To protect against changes to the address translation between a READEX and the corresponding write or during a burst the following configuration operations are protected against writes during these processes:

1. TLB update
2. Global flush
3. Flush entry
4. MMU disable

The protection is implemented by stalling the configuration interconnect transaction until the write can proceed safely.

## 1.2.4 MMU Low-level Programming Models


This section covers the low-level hardware programming sequences for configuration and usage of the module.

### 1.2.4.1 MMU Global Initialization

#### 1.2.4.1.1 Main Sequence - MMU Global Initialization

The System MMU can be enabled or disabled in MMU\_CFG register (refer to the *Control Module* chapter). [Figure 1-19](#) shows the procedure to initialize the MMU after a power-on or software reset.

**Figure 1-19. MMU Global Initialization**



### 1.2.4.1.2 Subsequence - Configure a TLB entry

**Table 1-48. Configure a TLB Entry**

Step	Register/Bitfield/Programming Model	Value
Load the Virtual Address Tag	MMU_CAM[31:12] VATAG	0x-
Protect the TLB entry against flush	MMU_CAM[3] P	0x1
Validate the TLB entry	MMU_CAM[2] V	0x1
Define the page size	MMU_CAM[1:0] PAGESIZE	0x-

## 1.2.4.2 Operational Modes Configuration

### 1.2.4.2.1 Main Sequence - Writing TLB Entries Statically

Writing TLB entries statically avoids the need to write translation tables in memory and is commonly used for relatively small address spaces. This method ensures that the translation of time-critical data accesses execute as fast as possible with entries already present in the TLB. These entries must be locked to prevent them from being overwritten.

**Table 1-49. MMU Writing TLB Entries Statically**

Step	Register/ Bitfield / Programming Model	Value
Execute software reset	MMU_SYSCONFIG[1] SOFTRESET	0x1
Wait for reset to complete	MMU_SYSSTATUS[0] RESETDONE	=0x1
Enable power saving via automatic interface clock gating	MMU_SYSCONFIG[0] AUTOIDLE	0x1
Configure TLB entries	Refer to table Configure a TLB Entry	
Load the physical Address of the page	MMU_RAM[31:12] PHYSICALADDRESS	0x-
Define the endianness of the page (little endian or big endian)	MMU_RAM[9] ENDIANNESS	0x-
Select the element size	MMU_RAM[8:7] ELEMENTSIZE	0x-
Define mixed page attribute	MMU_RAM[6] MIXED	0x-
Specify the TLB entry you want to write	MMU_LOCK[8:4] CURRENTVICTIM	0x-
Load the specified entry in the TLB	MMU_LD_TLB[0] LDTLBITEM	0x1
Enable multihit fault and TLB miss	MMU_IRQENABLE[4] MULTIHITFAULT	0x1
	MMU_IRQENABLE[0] TLBMISS	0x1
Enable memory translations	MMU_CNTL[1] MMUENABLE	0x1

### 1.2.4.2.2 Main Sequence - Protecting TLB Entries

The first n TLB entries (with n < total number of TLB entries) can be protected from being overwritten with new translations. This is useful to ensure that certain commonly used or time-critical translations are always in the TLB and do not require retrieval using the table walking process.

**Table 1-50. Protecting TLB Entries**

Step	Register/Bitfield/Programming Model	Value
Locks the TLB entries	MMU_LOCK[14:10] BASEVALUE	0x-

### 1.2.4.2.3 Main Sequence - Deleting TLB Entries

Two mechanisms exist to delete TLB entries. All unpreserved TLB entries, that is, TLB entries written with the preserved bit set to zero, can be deleted by invoking a TLB flush. The preserved bit should only be used on protected TLB entries, as it does not prevent replacement by the table walking logic.

**Table 1-51. Deleting TLB Entries**

Step	Register/Bitfield/Programming Model	Value
Flush all nonprotected TLB entries	MMU_GFLUSH[0] GLOBALFLUSH	0x1
Flush all TLB entries specified by the CAM register	MMU_FLUSH_ENTRY[0] FLUSHENTRY	0x1

### 1.2.4.2.4 Main Sequence - Read TLB Entries

TLB entries can be read by the programmer to determine the TLB content at runtime.

**Table 1-52. Read TLB Entries**

Step	Register/Bitfield/Programming Model	Value
Set the current victim pointer	MMU_LOCK[8:4] CURRENTVICTIM	0x-
Read RAM parts of the TLB entry	MMU_READ_RAM	
Read CAM parts of the TLB entry	MMU_READ_CAM	



## 1.2.5 MMU Registers

### 1.2.5.1 MMU Instance Summary

**Table 1-53. MMU Instance Summary**

Module Name	Size
System MMU	4KB

### 1.2.5.2 MMU Registers


**Table 1-54. MMU Registers**

Register Name	Type	Register Width (Bits)	Address Offset
MMU_REVISION	R	32	00h
MMU_SYSCONFIG	RW	32	10h
MMU_SYSSTATUS	R	32	14h
MMU_IRQSTATUS	RW	32	18h
MMU_IRQENABLE	RW	32	1Ch
MMU_WALKING_ST	R	32	40h
MMU_CNTL	RW	32	44h
MMU_FAULT_AD	R	32	48h
MMU_TTB	RW	32	4Ch
MMU_LOCK	RW	32	50h
MMU_LD_TLB	RW	32	54h
MMU_CAM	RW	32	58h
MMU_RAM	RW	32	5Ch
MMU_GFLUSH	RW	32	60h
MMU_FLUSH_ENTRY	RW	32	64h
MMU_READ_CAM	R	32	68h
MMU_READ_RAM	R	32	6Ch
MMU_EMU_FAULT_AD	R	32	70h
MMU_FAULT_PC	R	32	80h

#### 1.2.5.2.1 MMU\_REVISION

The MMU\_REVISION register is shown in [Figure 1-20](#) and described in [Table 1-55](#).

**Figure 1-20. MMU\_REVISION**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-55. MMU\_REVISION Field Descriptions**

Bit	Field	Value	Description
31-0	REVISION	0	IP Revision.

### 1.2.5.2.2 MMU\_SYSCONFIG

The MMU\_SYSCONFIG register is shown in [Figure 1-21](#) and described in [Table 1-56](#).

**Figure 1-21. MMU\_SYSCONFIG**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-56. MMU\_SYSCONFIG Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Write 0's for future compatibility. Reads returns 0.
9-8	CLOCKACTIVITY	0	Clock activity during wake-up mode 00 Functional and Interconnect clocks can be switched off.
7-5	Reserved	0	Write 0's for future compatibility. Reads returns 0
4-3	IDLEMODE		Idle Mode
		0	Force-idle. An idle request is acknowledged unconditionally.
		1h	No-idle. An idle request is never acknowledged.
		2h	Smart-idle. Acknowledgment to an idle request is given based on the internal activity of the module.
		3h	Reserved do not use.
2	Reserved	0	Write 0's for future compatibility. Reads returns 0.
1	SOFTRESET	1-0	Software reset. This bit is automatically reset by the hardware. During reads, it always return 0.
			Read 0x0: always return 0
			Write 0x0: no functional effect
			Write 0x1: The module is reset
			Read 0x1: never happens
0	AUTOIDLE		Internal interconnect clock gating strategy.
		0	Interconnect clock is free-running.
		1	Automatic interconnect clock gating strategy is applied, based on the interconnect interface activity.

### 1.2.5.2.3 MMU\_SYSSTATUS

The MMU\_SYSSTATUS register is shown in [Figure 1-22](#) and described in [Table 1-57](#).

**Figure 1-22. MMU\_SYSSTATUS**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-57. MMU\_SYSSTATUS Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads returns 0.
0	RESETDONE	0	Internal reset monitoring.
		0	Internal module reset in on-going.
		1	Reset completed.

### 1.2.5.2.4 MMU\_IRQSTATUS

The MMU\_IRQSTATUS register is shown in [Figure 1-23](#) and described in [Table 1-58](#).

**Figure 1-23. MMU\_IRQSTATUS**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-58. MMU\_IRQSTATUS Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Write 0's for future compatibility read returns 0.
4	MULTIHITFAULT	1-0	Error due to multiple matches in the TLB.
			Read 0x0: MultiHitFault false.
			Write 0x0: MultiHitFault status bit unchanged.
			Write 0x1: MultiHitFault status bit is reset.
3	TABLEWALKFAULT	1-0	Error response received during a Table Walk.
			Read 0x0: TableWalkFault false.
			Write 0x0: TableWalkFault status bit unchanged.
			Write 0x1: TableWalkFault status bit is reset.
2	EMUMISS	1-0	Unrecoverable TLB miss during debug (hardware TWL disabled).
			Read 0x0: EMUMiss false.
			Write 0x0: EMUMiss status bit unchanged.
			Write 0x1: EMUMiss status bit is reset.
1	TRANSLATIONFAULT	1-0	Invalid descriptor in translation tables (translation fault).
			Read 0x0: TranslationFault false.
			Write 0x0: TranslationFault status bit unchanged.
			Write 0x1: TranslationFault status bit is reset.
0	TLBMISS	1-0	Unrecoverable TLB miss (hardware TWL disabled).
			Read 0x0: TLBMiss false.
			Write 0x0: TLBMiss status bit unchanged.
			Write 0x1: TLBMiss status bit is reset.
			Read 0x1: TLBMiss is true ("pending").

### 1.2.5.2.5 MMU\_IRQENABLE

The MMU\_IRQENABLE register is shown in [Figure 1-24](#) and described in [Table 1-59](#).

**Figure 1-24. MMU\_IRQENABLE**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-59. MMU\_IRQENABLE Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Write 0's for future compatibility read returns 0.
4	MULTIHITFAULT	0	Error due to multiple matches in the TLB.
		0	MultiHitFault is masked.
		1	MultiHitFault event generates an interrupt if occurs.
3	TABLEWALKFAULT	0	Error response received during a Table Walk.
		0	TableWalkFault is masked.
		1	TableWalkFault event generates an interrupt if occurs.
2	EMUMISS	0	Unrecoverable TLB miss during debug (hardware TWL disabled).
		0	EMUMiss interrupt is masked.
		1	EMUMiss event generates an interrupt when it occurs.
1	TRANSLATIONFAULT	0	Invalid descriptor in translation tables (translation fault).
		0	TranslationFault is masked.
		1	TranslationFault event generates an interrupt if occurs.
0	TLBMISS	0	Unrecoverable TLB miss (hardware TWL disabled).
		0	TLBMiss interrupt is masked.
		1	TLBMiss event generates an interrupt when if occurs.

### 1.2.5.2.6 MMU\_WALKING\_ST

The MMU\_WALKING\_ST register is shown in [Figure 1-25](#) and described in [Table 1-60](#).

**Figure 1-25. MMU\_WALKING\_ST**

31	1	0
Reserved	TWLRUNNING	
R-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-60. MMU\_WALKING\_ST Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reads return 0.
0	TWLRUNNING	0	Table Walking Logic is running.
		0	TWL Completed.
		1	TWL Running.

### 1.2.5.2.7 MMU\_CNTL

The MMU\_CNTL register is shown in [Figure 1-26](#) and described in [Table 1-61](#).

**Figure 1-26. MMU\_CNTL**

31	4	3	2	1	0
Reserved	EMUTLBUPDA TE	TWLENABLE	MMUENABLE	Reserved	
R-0	R/W-0	R/W-0	R/W-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-61. MMU\_CNTL Field Descriptions**


Bit	Field	Value	Description
31-4	Reserved	0	Write 0's for future compatibility Reads return 0.
3	EMUTLBUPDATE	0	Enable TLB update on emulator table walk.
		0	Emulator TLB update disabled.
		1	Emulator TLB update enabled.
2	TWLENABLE	0	Table Walking Logic enable.
		0	TWL disabled.
		1	TWL enabled.
1	MMUENABLE	0	MMU enable.
		0	MMU disabled.
		1	MMU enabled.
0	Reserved	0	Write 0's for future compatibility Reads return 0.



**1.2.5.2.8 MMU\_FAULT\_AD**

The MMU\_FAULT\_AD register is shown in [Figure 1-27](#) and described in [Table 1-62](#).

**Figure 1-27. MMU\_FAULT\_AD**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-62. MMU\_FAULT\_AD Field Descriptions**

Bit	Field	Value	Description
31-0	FAULTADDRESS	0-FFFF FFFFh	Virtual address of the access that generated a fault.

**1.2.5.2.9 MMU\_TTB**

The MMU\_TTB register is shown in [Figure 1-28](#) and described in [Table 1-63](#).

**Figure 1-28. MMU\_TTB**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-63. MMU\_TTB Field Descriptions**

Bit	Field	Value	Description
31-7	TTBADRESS	0-3FF FFFFh	Translation Table Base Address.
6-0	Reserved	0	Write 0's for future compatibility Reads return 0.

**1.2.5.2.10 MMU\_LOCK**

The MMU\_LOCK register is shown in [Figure 1-29](#) and described in [Table 1-64](#).

**Figure 1-29. MMU\_LOCK**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-64. MMU\_LOCK Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Write 0's for future compatibility Reads return 0.
14-10	BASEVALUE	0-1Fh	Locked entries base value.
9	Reserved	0	Write 0's for future compatibility Reads return 0.
8-4	CURRENTVICTIM	0-1Fh	Current entry to be updated either by the TWL or by the SW Write value : TLB entry to be updated by software, Read value : TLB entry that will be updated by table walk logic.
3-0	Reserved	0	Write 0's for future compatibility Reads return 0.

### 1.2.5.2.11 MMU\_LD\_TLB

The MMU\_LD\_TLB register is shown in [Figure 1-30](#) and described in [Table 1-65](#).

**Figure 1-30. MMU\_LD\_TLB**

31	Reserved	1	0
	R-0		LDTLBITEM R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-65. MMU\_LD\_TLB Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Write 0's for future compatibility Reads return 0.
0	LDTLBITEM	1-0	Write (load) data in the TLB.
			Read 0x0: Always return 0.
			Write 0x0: No functional effect.
			Write 0x1: Load TLB data.
			Read 0x1: Never happens.

### 1.2.5.2.12 MMU\_CAM

The MMU\_CAM register is shown in [Figure 1-31](#) and described in [Table 1-66](#).

**Figure 1-31. MMU\_CAM**

31	VATAG	12	11	Reserved	4	3	2	1	0
	R/W-0			R-0		P R/W-0	V R/W-0	PAGESIZE R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-66. MMU\_CAM Field Descriptions**

Bit	Field	Value	Description
31-12	VATAG	0-F FFFh	Virtual address tag.
11-4	Reserved	0	Write 0's for future compatibility Reads return 0.
3	P	0	Preserved bit.
		0	TLB entry may be flushed.
		1	TLB entry is protected against flush.
2	V	0	Valid bit.
		0	TLB entry is invalid.
		1	TLB entry is valid.
1-0	PAGESIZE	0	Page size.
		0	Section (1MB).
		1	Large page (64KB).
		2h	Small page (4KB).
		3h	Supersection (16MB).

### 1.2.5.2.13 MMU\_RAM

The MMU\_RAM register is shown in [Figure 1-32](#) and described in [Table 1-67](#).

**Figure 1-32. MMU\_RAM**

31	12	11	10	9	8	7	6	5	0
PHYSICALADDRESS		Reserved		ENDIANNESS	ELEMENTSIZE		MIXED	Reserved	
R/W-0		R-0		R/W-0	R/W-0		R/W-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-67. MMU\_RAM Field Descriptions**

Bit	Field	Value	Description
31-12	PHYSICALADDRESS	0-F FFFFh	Physical address of the page.
11-10	Reserved	0	Write 0's for future compatibility Reads return 0.
9	ENDIANNESS	0	Little Endian.
		1	Big endian.
			Endianness of the page.
8-7	ELEMENTSIZE		Element size of the page (8, 16, 32, no translation)
		0	8-bits
		1	16-bits
		2h	32-bits
		3h	No translation
6	MIXED	0	Mixed page attribute (use CPU element size).
		1	Use TLB element size.
			Use CPU element size.
5-0	Reserved	0	Write 0's for future compatibility Reads return 0.

### 1.2.5.2.14 MMU\_GFLUSH

The MMU\_GFLUSH register is shown in [Figure 1-33](#) and described in [Table 1-68](#).

**Figure 1-33. MMU\_GFLUSH**

31	1	0
Reserved		GLOBALFLUSH
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-68. MMU\_GFLUSH Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Write 0's for future compatibility Reads return 0.
0	GLOBALFLUSH	1-0	Flush all the non-protected TLB entries when set.
			Read 0x0: always return 0.
			Write 0x0: no functional effect.
			Write 0x1: flush all the non-protected TLB entries.
			Read 0x1: never happens.

### 1.2.5.2.15 MMU\_FLUSH\_ENTRY

The MMU\_FLUSH\_ENTRY register is shown in [Figure 1-34](#) and described in [Table 1-69](#).

**Figure 1-34. MMU\_FLUSH\_ENTRY**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-69. MMU\_FLUSH\_ENTRY Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Write 0's for future compatibility Reads return 0.
0	FLUSHENTRY	1-0	Flush the TLB entry pointed by the virtual address (VATag) in MMU_CAM register, even if this entry is set protected.
			Read 0x0: always return 0.
			Write 0x0: no functional effect.
			Write 0x1: flush all the TLB entries specified by the CAM register.
			Read 0x1: never happens.

### 1.2.5.2.16 MMU\_READ\_CAM

The MMU\_READ\_CAM register is shown in [Figure 1-35](#) and described in [Table 1-70](#).

**Figure 1-35. MMU\_READ\_CAM**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-70. MMU\_READ\_CAM Field Descriptions**

Bit	Field	Value	Description
31-12	VATAG	0-F FFFFh	Virtual address tag.
11-4	Reserved	0	Reads return 0.
3	P		Preserved bit.
		0	TLB entry may be flushed.
		1	TLB entry is protected against flush.
2	V		Valid bit.
		0	TLB entry is invalid.
		1	TLB entry is valid.
1-0	PAGESIZE		Page size.
		0	Section (1MB).
		1	Large page (64KB).
		2h	Small page (4KB).
		3h	Supersection (16MB).

### 1.2.5.2.17 MMU\_READ\_RAM

The MMU\_READ\_RAM register is shown in [Figure 1-36](#) and described in [Table 1-71](#).

**Figure 1-36. MMU\_READ\_RAM**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-71. MMU\_READ\_RAM Field Descriptions**

Bit	Field	Value	Description
31-12	PHYSICALADDRESS	0-F FFFFh	Physical address of the page.
11-10	Reserved	0	Reads return 0.
9	ENDIANNESS	0	Little Endian.
		1	Big endian.
8-7	ELEMENTSIZE		Element size of the page (8, 16, 32, no translation)
		0	8-bits
		1	16-bits
		2h	32-bits
		3h	No translation
6	MIXED		Mixed page attribute (use CPU element size).
		0	Use TLB element size.
		1	Use CPU element size.
5-0	Reserved	0	Reads return 0.

### 1.2.5.2.18 MMU\_EMU\_FAULT\_AD

The MMU\_EMU\_FAULT\_AD register is shown in [Figure 1-37](#) and described in [Table 1-72](#).

**Figure 1-37. MMU\_EMU\_FAULT\_AD**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-72. MMU\_EMU\_FAULT\_AD Field Descriptions**

Bit	Field	Value	Description
31-0	EMUFAULTADDRESS	0-FFFF FFFFh	Virtual address of the last emulator access that generated a fault.

**1.2.5.2.19 MMU\_FAULT\_PC**

The MMU\_FAULT\_PC register is shown in [Figure 1-38](#) and described in [Table 1-73](#).

**Figure 1-38. MMU\_FAULT\_PC**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-73. MMU\_FAULT\_PC Field Descriptions**

Bit	Field	Value	Description
31-0	PC	0-FFFF FFFFh	CPU program counter value where cause MMU fault.
			The address value is captured at MMU_EMU_FAULT_AD[31:0] EMUFAULTADDRESS bit field.
			Data-Read-access : corresponding PC.
			Data-write-access : not perfect accuracy due to Posted-write.



## 1.3 Device Interrupts

### 1.3.1 Interrupt Requests to Cortex-A8 MPU INTC

Table 1-74 shows the Cortex-A8 MPU INTC interrupt mapping.

**Table 1-74. Cortex-A8 MPU INTC Interrupt Mapping**

Cortex-A8 INTERRUPT NUMBER	ACRONYM	SOURCE	
0	EMUINT	CORTEX-A8	Cortex-A8 Emulation Event
1	COMMTX	CORTEX-A8	Cortex-A8 Emulation Event
2	COMMRX	CORTEX-A8	Cortex-A8 Emulation Event
3	BENCH	CORTEX-A8	Cortex-A8 Emulation Event
4	ELM_IRQ	ELM	ELM Error Location Procession Completion Event
5	Reserved	Reserved	Reserved
6	Reserved	Reserved	Reserved
7	NMI	External Pin	NMI In Pin Interrupt Event
8	Reserved	Reserved	Reserved
9	L3DEBUG	L3	L3 Interrupt
10	L3APPINT	L3	L3 Interrupt
11	TINT8	TIMER8	Timer 8 Interrupt Event
12	EDMACOMPINT	EDMA CC Completion	EDMA3CC Region0 DMA Completion Interrupt
13	EDMAMPERR	EDMA Memory Protection Error	EDMA Memory Protection Error Event
14	EDMAERRINT	EDMA CC Error	EDMA Channel Controller Error Interrupt
15	WDTINT0	Watchdog Timer 0	Watchdog Timer 0 Event
16	SATAINT0	SATA0	SATA0 Module Interrupt
17	USBSSINT	USBSS	Queue MGR or CPPI Completion Interrupt
18	USBINT0	USB0	USB 0 RX/TX DMA, Endpoint ready/error Interrupt
19	USBINT1	USB1	USB 1 RX/TX DMA, Endpoint ready/error Interrupt
20-27	Reserved	Reserved	Reserved
28	SDINT1	SD/SDIO1	SD/SDIO 1 Interrupt
29	SDINT2	SD/SDIO2	SD/SDIO 2 Interrupt
30	I2CINT2	I2C2	I2C 2 Interrupt
31	I2CINT3	I2C3	I2C 3 Interrupt
32	GPIOINT2A	GPIO2	GPIO 2 Interrupt 1
33	GPIOINT2B	GPIO2	GPIO 2 Interrupt 2
34	USBWAKEUP	USBSS	USB Subsystem Wakeup Interrupt
35	PCleWAKEUP	PCle Wakeup	PCle Wakeup Interrupt
36	HDVPSSINT	HDVPSS	HDVPSS Interrupt
37	Reserved	Reserved	Reserved
38	HDMIINT	HDMI	HDMI Interrupt
39	ISS_IRQ_5	ISS	ISS Interrupt
40	3PGSWRXTHRO	EMAC Switch RX Threshold	EMACSW Receive Threshold Interrupt
41	3PGSWRXINT0	EMAC Switch Receive	EMACSW Receive Pending Interrupt
42	3PGSWTXINT0	EMAC Switch Transmit	EMACSW Transmit Pending Interrupt
43	3PGSWMISC0	EMAC Switch Miscellaneous	EMACSW Stat, Host, MDIO LINKINT or MDIO USERINT

**Table 1-74. Cortex-A8 MPU INTC Interrupt Mapping (continued)**

Cortex-A8 INTERRUPT NUMBER	ACRONYM	SOURCE	
44-46	Reserved	Reserved	Reserved
47	FDIFINT	FD	Face Detect Interrupt
48	PCIINT0	PCIe	PCIe (Legacy) Interrupt 0
49	PCIINT1	PCIe	PCIe (MSI) Interrupt 1
50	PCIINT2	PCIe	PCIe (Error) Interrupt 2
51	PCIINT3	PCIe	PCIe (Power Management) Interrupt 3
52	DCAN0_INT0	DCAN0	DCAN 0 Interrupt 0
53	DCAN0_INT1	DCAN0	DCAN 0 Interrupt 1
54	DCAN0_PARITY	DCAN0 Parity	DCAN 0 Parity Interrupt
55	DCAN1_INT0	DCAN1	DCAN 1 Interrupt 0
56	DCAN1_INT1	DCAN1	DCAN 1 Interrupt 1
57	DCAN1_PARITY	DCAN1 Parity	DCAN 1 Parity Interrupt
58	Reserved	Reserved	Reserved
59	Reserved	Reserved	Reserved
60	Reserved	Reserved	Reserved
61	Reserved	Reserved	Reserved
62	GPIoint3A	GPIO3	GPIO 3 Interrupt 1
63	GPIoint3B	GPIO3	GPIO 3 Interrupt 2
64	SDINT0	SD0/SDIO0	SD/SDIO 0 Interrupt
65	SPIINT0	SPI0	SPI 0 Interrupt
66	Reserved	Reserved	Reserved
67	TINT1	TIMER1	Timer 1 Interrupt
68	TINT2	TIMER2	Timer 2 Interrupt
69	TINT3	TIMER3	Timer 3 Interrupt
70	I2CINT0	I2C0	I2C 0 Interrupt
71	I2CINT1	I2C1	I2C 1 Interrupt
72	UARTINT0	UART0	UART 0 Interrupt
73	UARTINT1	UART1	UART 1 Interrupt
74	UARTINT2	UART2	UART 2 Interrupt
75	RTCINT	RTC	RTC Timer Interrupt
76	RTCALARMINT	RTC Alarm	RTC Alarm Interrupt
77	MBINT	Mailbox	Mailbox Interrupt
78	Reserved	Reserved	Reserved
79	PLLINT	INTC	PLL Recalculation Interrupt
80	MCATXINT0	McASP0 Transmit	McASP 0 Transmit Interrupt
81	MCARXINT0	McASP0 Receive	McASP 0 Receive Interrupt
82	MCATXINT1	McASP1 Transmit	McASP 1 Transmit Interrupt
83	MCARXINT1	McASP1 Receive	McASP 1 Receive Interrupt
84-91	Reserved	Reserved	Reserved
92	TINT4	TIMER4	Timer 4 Interrupt
93	TINT5	TIMER5	Timer 5 Interrupt
94	TINT6	TIMER6	Timer 6 Interrupt
95	TINT7	TIMER7	Timer 7 Interrupt
96	GPIoint0A	GPIO0	GPIO 0 Interrupt 1
97	GPIoint0B	GPIO0	GPIO 0 Interrupt 2
98	GPIoint1A	GPIO1	GPIO 1 Interrupt 1
99	GPIoint1B	GPIO1	GPIO 1 Interrupt 2

**Table 1-74. Cortex-A8 MPU INTC Interrupt Mapping (continued)**

<b>Cortex-A8 INTERRUPT NUMBER</b>	<b>ACRONYM</b>	<b>SOURCE</b>	
100	GPMCINT	GPMC	GPMC Interrupt
101	DDRERR0	DDR EMIF0	mDDR/DDR2/3 0 Error Interrupt
102	Reserved	Reserved	Reserved
103	HDVICPCONT1SYNC	HDVICP1	iCONT1 Sync Interrupt
104	HDVICPCONT2SYNC	HDVICP2	iCONT2 Sync Interrupt
105	Reserved	Reserved	Reserved
106	Reserved	Reserved	Reserved
107	HDVICPMBBOXINT	HDVICP	MailBox Interrupt
108	Reserved	Reserved	Reserved
109	Reserved	Reserved	Reserved
110	Reserved	Reserved	Reserved
111	Reserved	Reserved	Reserved
112	TCERRINT0	EDMA TC 0 Error	EDMA Transfer Controller 0 Error Interrupt
113	TCERRINT1	EDMA TC 1 Error	EDMA Transfer Controller 1 Error Interrupt
114	TCERRINT2	EDMA TC 2 Error	EDMA Transfer Controller 2 Error Interrupt
115	TCERRINT3	EDMA TC 3 Error	EDMA Transfer Controller 3 Error Interrupt
116-119	Reserved	Reserved	Reserved
120	SMRFLX_ARM	SmartReflex ARM Domain	SmartReflex ARM Domain Interrupt
121	SMRFLX_CORE	SmartReflex CORE Domain	SmartReflex CORE Domain Interrupt
122	Reserved	Reserved	Reserved
123	MCMMUINT	Media Controller	Media Controller MMU Fault Interrupt
124	DMMINT	DMM	PAT Fault Interrupt
125	SPIINT1	SPI1	SPI 1 Interrupt
126	SPIINT2	SPI2	SPI 2 Interrupt
127	SPIINT3	SPI3	SPI 3 Interrupt

## 1.4 Inter-Processor Communication

This SoC is a heterogeneous multi-core device, which requires software to efficiently manage and communicate between the cores. The following are the main features that need to be implemented by any such software:

1. Device management of the slave processors from the host processor.
2. Inter-processor communication between the cores for transfer and exchange of information between them.

In this SoC, the host processor is usually the Cortex A8. This processor is responsible for boot-loading the slave processors (Video-M3 and VPSS-M3).

Boot-loading includes power management of the slaves (power-up/down and other power management), reset control (reset/release of the slave processor) and setting the entry point of the slave executable into the appropriate register.

For implementing efficient Inter-Processor Communication between the multiple cores on the device, certain hardware features are provided:

- Mailbox interrupts
- Hardware Spinlocks

### 1.4.1 Reset Requirements

This SoC has a power on reset (POR) and warm reset. For the POR reset, the A8 is taken out of reset and it boots from its boot ROM. Once booted, the A8 will boot load the VPSS M3 and Video M3.

### 1.4.2 Features


Different methods of IPC are used between the various processing elements in the SoC:

- Custom IPC – This is an IPC that doesn't use any standard IPC software.
- SysLink – This is a new implementation of the BIOS Link that allows communication between the processors in the SoC. SysLink includes ProcMgr module for device management of the slave cores (Video-M3 and VPSS-M3). The Notify method is the API for responding to interrupts. SysLink also incorporates full IPC features including MessageQ, RingIO, and FrameQ.

### 1.4.3 Overview and Strategy

Figure 1-39 depicts the processing elements that are part of the SoC.

Figure 1-39. IPC Overview Diagram



The SoC contains Mailbox and Spinlock hardware to facilitate the IPC mechanism.

Mailboxes provide a mechanism for one processor to write a value to a register and send an interrupt to another processor. One system level mailbox is provided for the IPCs between the A8 and the Media M3s. The HDVICP2 has its own mailbox within its IP module. The SoC shall provide Spinlocks to facilitate Mutexes for access to shared resources in the system.

Mailboxes and Spinlocks will be discussed in more detail later in this document.


It is intended that the following IPC mechanisms shall be used between various processors:

- SysLink / IPC
  - A8 to Video M3
  - A8 to VPSS M3
  - Video M3 to VPSS M3
- Custom
  - Video M3 to HDVICP2

### 1.4.3.1 System IPCs

Figure 1-40 depicts how Mailbox 1 (MBX1) will be used for system IPCs. Four interrupts are generated from the mailbox that allows the A8, VPSS M3, and Video M3 to communicate. DDR is used as the shared memory interface. An IPC can be created between any of the processors listed. The A8 will communicate to the Video M3 and VPSS M3 using SysLink.

Figure 1-40. System IPCs



## 1.4.4 IPC Component Configuration

### 1.4.4.1 Shared Memory

Shared memory will be used as necessary for the IPCs of the system and it is important that cache coherency is maintained.

### 1.4.4.2 IPC Interrupt Module - Mailboxes

Interrupts used by IPCs are generated from mailbox modules.

All mailboxes use interrupts with both an active high level and active low level. The appropriate type of interrupt is connected to each processor based on the characteristics of that processor.

Each mailbox provides two messages per mailbox submodule.

### 1.4.4.3 Hardware Spinlocks

Spinlocks are pared down semaphores designed to provide direct access mutex support without the need for interrupt generator or queues. Spinlocks can be used very effectively as a mechanism to protect data structures in shared memory space that might be accessed by multiple processing cores simultaneously. They can be utilized if the following conditions apply:

1. The time to hold the lock is predictable and small. (How small is a hardware/software system design consideration. For example a maximum hold time of less than 200 CPU cycles may be acceptable).
2. The locking task cannot be preempted or suspended or interrupted while holding the lock. (This would make the hold time large and unpredictable).
3. The lock is lightly contended, that is, the chance of any other process (or processor) trying to acquire the lock while it is held is small.

If these conditions hold, then the locking code can retry a failed attempt to acquire the lock until success.

The spin lock unit is responsible for providing hardware assistance for synchronizing the processes running on multiple processors in the device:

- The application processor (ARM Cortex-A8)

Note that the HDVICP2 can't access the L3/L4 switch fabric, so IPCs to the HDVICP2 can't use spinlocks.

Hardware spinlocks are used by SysLink and IPC products to provide multi-core mutual-exclusion between the processors on this SoC. This is used to protect access to control structures in shared memory. In addition spinlocks can provide a mutual exclusion mechanism that could be used in a system level resource manager.

This SoC has 128 spinlocks for the system.

**Table 1-75. Hardware Spinlock Configuration**

Hardware Spinlocks	Name	Configuration
0.127	SPINLOCK_0 .. SPINLOCK_127	No configurable options



## 1.5 Mailbox

### 1.5.1 Overview

Communication between the on-chip processors of the device uses a queued mailbox-interrupt mechanism.

The queued mailbox-interrupt mechanism allows the software to establish a communication channel between two processors through a set of registers and associated interrupt signals by sending and receiving messages (mailboxes).

There are two mailbox module instances in the device:

- System mailbox - used for Cortex-A8 microprocessor unit (Cortex-A8 MPU).
- HDVICP2 mailbox - used for communication between one internal to the HDVICP2 subsystem user (imaging controller 1 - iCont1, or imaging controller 2 - iCont2) and three external to the HDVICP2 subsystem users (Cortex-A8 MPU and Video M3). This communication is insured through three pairs of mailboxes.

The mailbox module includes the following features:


- Four users for the system mailbox instance (Cortex-A8 MPU and Media Controller Subsystem) or four users for the HDVICP2 mailbox instance (iCont1/iCont2, Cortex-A8 MPU, and Video-M3 MPU)
- Four mailbox message queues for the system mailbox instance/six mailbox message queues for the HDVICP2 mailbox instance
- Flexible assignment of receiver and sender for each mailbox through interrupt configuration
- Four interrupts (one per user) for the system mailbox instance/four interrupts (one per user) for the HDVICP2 mailbox instance
- 32-bit message width
- Four-message FIFO depth for each message queue
- Message reception and queue-not-full notification using interrupts
- Support of 16-/32-bit addressing scheme
- Power management support

### 1.5.2 System Mailbox Integration

This section describes the system mailbox integration in the device, including information about clocks, resets, and hardware requests. [Figure 1-41](#) shows the system mailbox integration.

[Table 1-76](#) through [Table 1-78](#) summarize the system mailbox integration in the device.

**Figure 1-41. System Mailbox Integration**



**Table 1-76. Integration Attributes**

Module Instance	Attributes	
	Power Domain	Interconnect
SYSTEM_MAILBOX	PD_ALWAYS_ON	L4_STANDARD

**Table 1-77. Clocks and Resets**

Clocks				
Module Instance	Destination Signal Name	Source Signal	Source	Description
SYSTEM_MAILBOX	MAILBOX_FCLK	SYSCLK6	PRCM	Mailbox interface clock. This clock is used for all interface and functional operations.
Resets				
Module Instance	Destination Signal Name	Source Signal	Source	Description
SYSTEM_MAILBOX	MAILBOX_RST	ALW_DOM_RST_N	PRCM	Mailbox hardware reset. This reset is asynchronously applied to the Mailbox registers

**Table 1-78. Hardware Requests**

Module Instance	Source Signal Name	Destination Signal	Destination	Description
SYSTEM_MAILBOX	MAIL_U0_IRQ	A_IRQ_77	Cortex-A8	System Mailbox user 0 interrupt

### 1.5.3 Functional Description

This device has the following mailbox instances:

- System mailbox
- HDVICP2 mailbox

Table 1-79 shows Mailbox Implementation in this device, where u is the user number and m is the mailbox number.

**Table 1-79. Mailbox Implementation**

Mailbox Type	User Number(u)	Mailbox Number(m)	Messages per Mailbox
System mailbox	0 to 3	0 to 11	4
HDVICP2 mailbox	0 to 3	0 to 5	4

The mailbox module provides a means of communication through message queues among the users (depending on the mailbox module instance). The individual mailbox modules (12 for the system mailbox instance, six for the HDVICP2 mailbox instance), or FIFOs, can associate (or de-associate) with any of the processors using the MAILBOX\_IRQENABLE\_SET\_u (or MAILBOX\_IRQENABLE\_CLR\_u) register.

#### CAUTION

For the HDVICP2 mailbox instance, communication is possible only if one of the users is iCont1 or iCont2.

The system mailbox module includes the following user subsystems:

- User 0: Cortex-A8 MPU subsystem (u = 0)

The HDVICP2 mailbox module includes the following user subsystems, where x=0,1,2.:

- User 0: Cortex-A8 MPU subsystem (u = 0)
- User 1: HDVICP2 subsystem - only available to the HDVICP2 mailbox instance(u = 3)

Each user has a dedicated interrupt signal from the corresponding mailbox module instance and dedicated interrupt enabling and status registers. Each MAILBOX\_IRQSTATUS\_RAW\_u/MAILBOX\_IRQSTATUS\_CLR\_u interrupt status register corresponds to a particular user.

For the system mailbox instance, a user can query its interrupt status register through the L4\_STANDARD interconnect.


For the HDVICP2 mailbox instance, a user can query its interrupt status register as follows:

- Cortex-A8 MPU - through the L3 interconnect
- iCont1/iCont2 - private access (directly through the HDVICP2 local interconnect respectively)

### 1.5.3.1 Mailbox Block Diagram

Figure 1-42 shows the mailbox block diagram.

**Figure 1-42. Mailbox Block Diagram**



### 1.5.3.2 Software Reset

The mailbox module supports a software reset through the `MAILBOX_SYSCONFIG[0].SOFTRESET` bit. Setting this bit to 1 enables an active software reset that is functionally equivalent to a hardware reset. Reading the `MAILBOX_SYSCONFIG[0].SOFTRESET` bit gives the status of the software reset:

- Read 1: the software reset is on-going
- Read 0: the software reset is complete

The software must ensure that the software reset completes before doing mailbox operations.

### 1.5.3.3 Power Management

Table 1-80 describes power-management features available for the mailbox module.

**Table 1-80. Local Power Management Features**

Feature	Registers	Description
Clock autogating	NA	Feature not available
Slave idle modes	<code>MAILBOX_SYSCONFIG[3:2].SIDLEMODE</code>	Force-idle, no-idle and smart-idle modes are available
Clock activity	NA	Feature not available
Master standby modes	NA	Feature not available
Global wake-up enable	NA	Feature not available
Wake-up sources enable	NA	Feature not available

The mailbox module can be configured using the MAILBOX\_SYSCONFIG[3:2] SIDLEMODE bit field to one of the following acknowledgment modes:

- Force-idle mode (SIDLEMODE = 0x0): The mailbox module immediately enters the idle state on receiving a low-power-mode request from the PRCM module. In this mode, the software must ensure that there are no asserted output interrupts before requesting this mode to go into the idle state.
- No-idle mode (SIDLEMODE = 0x1): The mailbox module never enters the idle state.
- Smart-idle mode (SIDLEMODE = 0x2): After receiving a low-power-mode request from the PRCM module, the mailbox module enters the idle state only after all asserted output interrupts are acknowledged.

### 1.5.3.4 Interrupt Requests

An interrupt request allows the user of the mailbox to be notified when a message is received or when the message queue is not full. There is one interrupt per user. [Table 1-81](#) lists the event flags, and their mask, that can cause module interrupts.

**Table 1-81. Interrupt Events**

Non-Maskable Event Flag <sup>(1)</sup>	Maskable Event Flag	Event Mask Bit	Event Unmask Bit	Description
MAILBOX_IRQSTATUS_RAW_u[0+m*2].NEWM SGSTATUSUUMBm	MAILBOX_IRQSTATUS_CLR_u[0+m*2].NEWM SGSTATUSUUMBm	MAILBOX_IRQENABLE_CLR_u[0+m*2].		
MAILBOX_IRQSTATUS_RAW_u[0+m*2].NEWM SGSTATUSUUMBm	MAILBOX_IRQSTATUS_CLR_u[0+m*2].NEWM SGSTATUSUUMBm	MAILBOX_IRQENABLE_CLR_u[0+m*2]. NEWMSGSTATUSUUMBm	MAILBOX_IRQENABLE_SET_u[0+m*2]. NEWMSGSTATUSUUMBm	Mailbox m receives a new message
MAILBOX_IRQSTATUS_RAW_u[1+m*2].NOTFULLSTATUSUMBm	MAILBOX_IRQSTATUS_CLR_u[1+m*2].NOTFULLSTATUSUMBm	MAILBOX_IRQENABLE_CLR_u[1+m*2]. NOTFULLSTATUSUMBm	MAILBOX_IRQENABLE_SET_u[1+m*2]. NOTFULLSTATUSUMBm	Mailbox m message queue is not full

<sup>(1)</sup> MAILBOX.MAILBOX\_IRQSTATUS\_RAW\_u register is mostly used for debug purposes.

#### CAUTION

Once an event generating the interrupt request has been processed by the software, it must be cleared by writing a logical 1 in the corresponding bit of the MAILBOX\_IRQSTATUS\_CLR\_u register. Writing a logical 1 in a bit of the MAILBOX\_IRQSTATUS\_CLR\_u register will also clear to 0 the corresponding bit in the appropriate MAILBOX\_IRQSTATUS\_RAW\_u register.

An event can generate an interrupt request when a logical 1 is written to the corresponding unmask bit in the MAILBOX\_IRQENABLE\_SET\_u register. Events are reported in the appropriate MAILBOX\_IRQSTATUS\_CLR\_u and MAILBOX\_IRQSTATUS\_RAW\_u registers.

An event stops generating interrupt requests when a logical 1 is written to the corresponding mask bit in the MAILBOX\_IRQENABLE\_CLR\_u register. Events are only reported in the appropriate MAILBOX\_IRQSTATUS\_RAW\_u register.

In case of the MAILBOX\_IRQSTATUS\_RAW\_u register, the event is reported in the corresponding bit even if the interrupt request generation is disabled for this event.

### 1.5.3.5 Assignment

#### 1.5.3.5.1 Description

To assign a receiver to a mailbox, set the new message interrupt enable bit corresponding to the desired mailbox in the MAILBOX\_IRQENABLE\_SET\_u register. The receiver reads the MAILBOX\_MESSAGE\_m register to retrieve a message from the mailbox.

An alternate method for the receiver that does not use the interrupts is to poll the MAILBOX\_FIFOSTATUS\_m and/or MAILBOX\_MSGSTATUS\_m registers to know when to send or retrieve a message to or from the mailbox. This method does not require assigning a receiver to a mailbox. Because this method does not include the explicit assignment of the mailbox, the software must avoid having multiple receivers use the same mailbox, which can result in incoherency.

To assign a sender to a mailbox, set the queue-not-full interrupt enable bit of the desired mailbox in the MAILBOX\_IRQENABLE\_SET\_u register, where u is the number of the sending user. However, direct allocation of a mailbox to a sender is not recommended because it can cause the sending processor to be constantly interrupted.

It is recommended that register polling be used to:

- Check the status of either the MAILBOX\_FIFOSTATUS\_m or MAILBOX\_MSGSTATUS\_m registers
- Write the message to the corresponding MAILBOX\_MESSAGE\_m register, if space is available

The sender might use the queue-not-full interrupt when the initial mailbox status check indicates the mailbox is full. In this case, the sender can enable the queue-not-full interrupt for its mailbox in the appropriate MAILBOX\_IRQENABLE\_SET\_u register. This allows the sender to be notified by interrupt only when a FIFO queue has at least one available entry.

Reading the MAILBOX\_IRQSTATUS\_CLR\_u register determines the status of the new message and the queue-not-full interrupts for a particular user. Writing 1 to the corresponding bit in the MAILBOX\_IRQSTATUS\_CLR\_u register acknowledges, and subsequently clears, an interrupt.

#### **CAUTION**

Assigning multiple senders or multiple receivers to the same mailbox is not recommended.

### 1.5.3.6 Sending and Receiving Messages

#### 1.5.3.6.1 Description

When a 32-bit message is written to the MAILBOX\_MESSAGE\_m register, the message is appended into the FIFO queue. This queue holds four messages. If the queue is full, the message is discarded. Queue overflow can be avoided by first reading the MAILBOX\_FIFOSTATUS\_m register to check that the mailbox message queue is not full before writing a new message to it. Reading the MAILBOX\_MESSAGE\_m register returns the message at the beginning of the FIFO queue and removes it from the queue. If the FIFO queue is empty when the MAILBOX\_MESSAGE\_m register is read, the value 0 is returned. The new message interrupt is asserted when at least one message is in the mailbox message FIFO queue. To determine the number of messages in the mailbox message FIFO queue, read the MAILBOX\_MSGSTATUS\_m register.

### 1.5.3.7 16-Bit Register Access

#### 1.5.3.7.1 Description

So that 16-bit processors can access the mailbox module, the module allows 16-bit register read and write access, with restrictions for the MAILBOX\_MESSAGE\_m registers. The 16-bit half-words are organized in little endian fashion; that is, the least-significant 16 bits are at the low address and the most-significant 16 bits are at the high address (low address + 0x02). All mailbox module registers can be read or written to directly using individual 16-bit accesses with no restriction on interleaving, except the MAILBOX\_MESSAGE\_m registers, which must always be accessed by either single 32-bit accesses or two consecutive 16-bit accesses.

#### CAUTION

When using 16-bit accesses to the MAILBOX\_MESSAGE\_m registers, the order of access must be the least-significant half-word first (low address) and the most-significant half-word last (high address). This requirement is because of the update operation by the message FIFO of the MAILBOX\_MSGSTATUS\_m registers. The update of the FIFO queue contents and the associated status registers and possible interrupt generation occurs only when the most-significant 16 bits of a MAILBOX\_MESSAGE\_m are accessed.

### 1.5.4 Programming Guide

#### 1.5.4.1 Low-level Programming Models

This section covers the low-level hardware programming sequences for configuration and usage of the mailbox module.

##### 1.5.4.1.1 Global Initialization

##### 1.5.4.1.1.1 Surrounding Modules Global Initialization

This section identifies the requirements of initializing the surrounding modules when the mailbox module is to be used for the first time after a device reset. This initialization of surrounding modules is based on the integration of the mailbox.

See [Section 1.5.2](#) for further information.

**Table 1-82. Global Initialization of Surrounding Modules for System Mailbox**

Surrounding Modules	Comments
PRCM	Mailbox functional/interface clock must be enabled.
Interrupt Controllers	Cortex-A8 MPU interrupt controller must be configured to enable the interrupt request generation to the Cortex-A8 subsystem.

**Table 1-83. Global Initialization of Surrounding Modules for HDVICP2 Mailbox**

Surrounding Modules	Comments
PRCM	Mailbox functional/interface clock must be enabled.
Interrupt Controllers	Cortex-A8 MPU or iCont1/iCont2 of HDVICP2 Subsystem interrupt controller must be configured to enable the interrupt request generation to the Cortex-A8 MPU subsystem or HDVICP2 Subsystem



**Table 1-84. Global Initialization of Surrounding Modules for HDVICP2-1 Mailbox**

Surrounding Modules	Comments
PRCM	Mailbox functional/interface clock must be enabled.
Interrupt Controllers	Cortex-A8 MPU or iCont1/iCont2 of HDVICP2-1 Subsystem interrupt controller must be configured to enable the interrupt request generation to the Cortex-A8 subsystem or HDVICP2-1 Subsystem

**Table 1-85. Global Initialization of Surrounding Modules for HDVICP2-2 Mailbox**

Surrounding Modules	Comments
PRCM	Mailbox functional/interface clock must be enabled.
Interrupt Controllers	Cortex-A8 MPU or iCont1/iCont2 of HDVICP2-2 Subsystem interrupt controller must be configured to enable the interrupt request generation to the Cortex-A8 subsystem or HDVICP2-2 Subsystem

### 1.5.4.1.1.2 Mailbox Global Initialization

#### 1.5.4.1.1.2.1 Main Sequence - Mailbox Global Initialization

This procedure initializes the mailbox module after a power-on or software reset.

**Table 1-86. Mailbox Global Initialization**

	Register/Bitfield/Programming Model	Value
Perform a software reset	MAILBOX_SYSCONFIG[0].SOFTRESET	1
Wait until reset is complete	MAILBOX_SYSCONFIG[0].SOFTRESET	0
Set idle mode configuration	MAILBOX_SYSCONFIG[3:2].SIDLEMODE	0x-

### 1.5.4.1.2 Operational Modes Configuration

#### 1.5.4.1.2.1 Main Sequence - Sending a Message (Polling Method)

**Table 1-87. Sending a Message (Polling Method)**

Step	Register/Bitfield/Programming Model	Value
IF : Is FIFO full ?	MAILBOX_FIFOSTATUS_m[0].FIFOFULL MB	=1h
Wait until at least one message slot is available	MAILBOX_FIFOSTATUS_m[0].FIFOFULL MB	=0h
ELSE		
Write message	MAILBOX_MESSAGE_m[31:0].MESSAG EVALUEMBM	----h
ENDIF		

#### 1.5.4.1.2.2 Main Sequence - Sending a Message (Interrupt Method)

**Table 1-88. Sending a Message (Interrupt Method)**

Step	Register/Bitfield/Programming Model	Value
IF : Is FIFO full ?	MAILBOX_FIFOSTATUS_m[0].FIFOFULL MB	=1h
Enable interrupt event	MAILBOX_IRQENABLE_SET_u[1+ m*2]	1h
User(processor) can perform another task until interrupt occurs		
ELSE		
Write message	MAILBOX_MESSAGE_m[31:0].MESSAG EVALUEMBM	----h
ENDIF		

### 1.5.4.1.2.3 Main Sequence - Receiving a Message (Polling Method)

**Table 1-89. Receiving a Message (Polling Method)**

Step	Register/Bitfield/Programming Model	Value
IF : Number of messages is not equal to 0	MAILBOX_MSGSTATUS_m[2:0].NBOFM SGMB	!=0h
Read message	MAILBOX_MESSAGE_m[31:0].MESSAG EVALUEMBM	----h
ENDIF		

### 1.5.4.1.2.4 Main Sequence - Receiving a Message (Interrupt Method)

**Table 1-90. Receiving a Message (Interrupt Method)**

Step	Register/Bitfield/Programming Model	Value
Enable interrupt event	MAILBOX_IRQENABLE_SET_u[0 + m*2]	1h
User(processor) can perform anothr task until interrupt occurs		

### 1.5.4.1.3 Events Servicing

#### 1.5.4.1.3.1 Sending Mode

Table 1-91 describes the events servicing in sending mode.

**Table 1-91. Events Servicing in Sending Mode**

Step	Register/Bitfield/Programming Model	Value
Read interrupt status bit	MAILBOX_IRQSTATUS_CLR_u[1 + m*2]	1
Write message	MAILBOX_MESSAGE_m[31:0].MESSAG EVALUEMBM	----h
Write 1 to acknowledge interrupt	MAILBOX_IRQSTATUS_CLR_u[1 + m*2]	1

#### 1.5.4.1.3.2 Receiving Mode

Table 1-92 describes the events servicing in receiving mode.

**Table 1-92. Events Servicing in Receiving Mode**

Step	Register/Bitfield/Programming Model	Value
Read interrupt status bit	MAILBOX_IRQSTATUS_CLR_u[0 + m*2]	1
IF : Number of messages is not equal to 0 ?	MAILBOX_MSGSTATUS_m[2:0].NBOFM SGMB	!=0h
Read message	MAILBOX_MESSAGE_m[31:0].MESSAG EVALUEMBM	----h
ELSE		
Write 1 to acknowledge interrupt	MAILBOX_IRQSTATUS_CLR_u[0 + m*2]	1
ENDIF		

### 1.5.5 Mailbox Registers

[Table 1-93](#) lists the Mailboxes available in DM816x. The previous register set is applicable to these mailboxes. See the device-specific data manual for the memory address of these mailboxes.

**Table 1-93. Mailboxes**

Mailbox Type	User Number(u)	Mailbox Number(m)	Messages per Mailbox
System Mailbox	0 to 3	0 to 11	4
HDVICP2-1 Mailbox	0 to 3	0 to 5	4
HDVICP2-2 Mailbox	0 to 3	0 to 5	4

[Table 1-94](#) lists the memory-mapped registers for the Mailbox Registers. See the device-specific data manual for the memory address of these registers.


**Table 1-94. Mailbox Registers Mapping Summary**

Offset	Acronym	Register Description	Section
0000h	MAILBOX_REVISION	Mailbox Revision Register	<a href="#">Section 1.5.5.1</a>
0010h	MAILBOX_SYSCONFIG	Mailbox System Configuration Register	<a href="#">Section 1.5.5.2</a>
0040h + (4h * m)	MAILBOX_MESSAGE_m (1)	Mailbox Message Register	<a href="#">Section 1.5.5.3</a>
0080h + (4h * m)	MAILBOX_FIFOSTATUS_m (1)	Mailbox FIFO Status Register	<a href="#">Section 1.5.5.4</a>
00C0h + (4h * m)	MAILBOX_MSGSTATUS_m (1)	Mailbox Message Status Register	<a href="#">Section 1.5.5.5</a>
0100h + (10h * u)	MAILBOX_IRQSTATUS_RAW_u (2)	Mailbox IRQ RAW Status Register	<a href="#">Section 1.5.5.6</a>
0104h + (10h * u)	MAILBOX_IRQSTATUS_CLR_u (2)	Mailbox IRQ Clear Status Register	<a href="#">Section 1.5.5.7</a>
0108h + (10h * u)	MAILBOX_IRQENABLE_SET_u (2)	Mailbox IRQ Enable Set Register	<a href="#">Section 1.5.5.8</a>
010Ch + (10h * u)	MAILBOX_IRQENABLE_CLR_u (2)	Mailbox IRQ Enable Clear Register	<a href="#">Section 1.5.5.9</a>
0140h	RESERVED	Reserved	

### 1.5.5.1 Revision Register (MAILBOX\_REVISION)

This register contains the IP revision code. The Mailbox Revision Register (MAILBOX\_REVISION) is shown in [Figure 1-43](#) described in [Table 1-95](#).

**Figure 1-43. Revision Register (MAILBOX\_REVISION)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-95. Revision Register (MAILBOX\_REVISION) Field Descriptions**

Bit	Field	Value	Description
31-4	REVISION	0	Reserved
3-2	SIDLEMODE	0	Force-idle. An idle request is acknowledged unconditionally
		1	No-idle. An idle request is never acknowledged
		2	Smart-idle. Acknowledgment to an idle request is given based on the internal activity of the module based on the internal activity of the module
		3	Reserved do not use
1	Reserved	0	Reserved
0	SOFTRESET	0	Soft/Hard reset done.
		1	Reset is ongoing.
		0	No action.
		1	Start the soft reset sequence.

### 1.5.5.2 System Configuration Register (MAILBOX\_SYSCONFIG)

This register controls the various parameters of the communication interface. The Mailbox System Configuration Register (MAILBOX\_SYSCONFIG) is shown in [Figure 1-44](#) and described in [Table 1-96](#).

**Figure 1-44. System Configuration Register (MAILBOX\_SYSCONFIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-96. System Configuration Register (MAILBOX\_SYSCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-0	REVISION	0-FFFF FFFFh	IP Revision

### 1.5.5.3 Message Register (MAILBOX\_MESSAGE\_m)

The message register stores the next to be read message of the mailbox. Reads remove the message from the FIFO queue. The Mailbox Message Register (MAILBOX\_MESSAGE\_m) is shown in [Figure 1-45](#) and described in [Table 1-97](#).

**Figure 1-45. Message Register (MAILBOX\_MESSAGE\_m)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-97. Message Register (MAILBOX\_MESSAGE\_m) Field Descriptions**

Bit	Field	Value	Description
31-0	MESSAGEVALU EMBM	0-FFFF FFFFh	Message in Mailbox. The message register stores the next to be read message of the mailbox. Reads remove the message from the FIFO queue.

### 1.5.5.4 FIFO Status Register (MAILBOX\_FIFOSTATUS\_m)

The FIFO status register has the status related to the mailbox internal FIFO. The Mailbox FIFO Status Register (MAILBOX\_FIFOSTATUS\_m) is shown in [Figure 1-46](#) and described in [Table 1-98](#).

**Figure 1-46. FIFO Status Register (MAILBOX\_FIFOSTATUS\_m)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-98. FIFO Status Register (MAILBOX\_FIFOSTATUS\_m) Field Descriptions**

Bit	Field	Value	Description
31-1	MESSAGEVALU EMBM	0-7FFFF FFFFh	Message in Mailbox. The message register stores the next to be read message of the mailbox. Reads remove the message from the FIFO queue.
0	FIFOFULLMBM	0	Mailbox FIFO is not full
		1	Mailbox FIFO is full

### 1.5.5.5 Message Status Register (MAILBOX\_MSGSTATUS\_m)

The message status register has the status of the messages in the mailbox. The Mailbox Message Status Register (MAILBOX\_FIFOSTATUS\_m) is shown in [Figure 1-47](#) and described in [Table 1-99](#).

**Figure 1-47. Message Status Register (MAILBOX\_MSGSTATUS\_m)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-99. Message Status Register (MAILBOX\_MSGSTATUS\_m) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved.
2-0	NBOFMSGMBM	0-7h	Number of unread messages in Mailbox. Limited to four messages per mailbox.



### 1.5.5.6 IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u)

The interrupt status register has the raw status for each event that may be responsible for the generation of an interrupt to the corresponding user - write 1 to a given bit sets this bit. This register is mainly used for debug purpose. The Mailbox IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u) is shown in Figure 1-48 and described in Table 1-100.

**Figure 1-48. IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u)**

Reserved							
R-0							
31							24
23	22	21	20	19	18	17	16
NOTFULLSTAT USUUMB11	NEWMSGSTA TUSUUMB11	NOTFULLSTAT USUUMB10	NEWMSGSTA TUSUUMB10	NOTFULLSTAT USUUMB9	NEWMSGSTA TUSUUMB9	NOTFULLSTAT USUUMB8	NEWMSGSTA TUSUUMB8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
NOTFULLSTAT USUUMB7	NEWMSGSTA TUSUUMB7	NOTFULLSTAT USUUMB6	NEWMSGSTA TUSUUMB6	NOTFULLSTAT USUUMB5	NEWMSGSTA TUSUUMB5	NOTFULLSTAT USUUMB4	NEWMSGSTA TUSUUMB4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
NOTFULLSTAT USUUMB3	NEWMSGSTA TUSUUMB3	NOTFULLSTAT USUUMB2	NEWMSGSTA TUSUUMB2	NOTFULLSTAT USUUMB1	NEWMSGSTA TUSUUMB1	NOTFULLSTAT USUUMB0	NEWMSGSTA TUSUUMB0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-100. IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reserved
23	NOTFULLSTATUSUUMB11	0	Not Full Status bit for User u, Mailbox 11
		1	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		1	Write: No action
22	NEWMSGSTATUSUUMB11	0	Write: Set the event (for debug)
		0	New Message Status bit for User u, Mailbox 11
		1	Read: No event (message) pending
		1	Read: Event (message) pending
21	NOTFULLSTATUSUUMB10	0	Write: No action
		1	Write: Set the event (for debug)
		0	Not Full Status bit for User u, Mailbox 10
		1	Read: No event pending (message queue full)
20	NEWMSGSTATUSUUMB10	1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
		0	New Message Status bit for User u, Mailbox 10
		1	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-100. IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
19	NOTFULLSTATUSUUM B9	0	Not Full Status bit for User u, Mailbox 9 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
18	NEWMSGSTATUSUUM B9	0	New Message Status bit for User u, Mailbox 9 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
17	NOTFULLSTATUSUUM B8	0	Not Full Status bit for User u, Mailbox 8 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
16	NEWMSGSTATUSUUM B8	0	New Message Status bit for User u, Mailbox 8 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
15	NOTFULLSTATUSUUM B7	0	Not Full Status bit for User u, Mailbox 7 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
14	NEWMSGSTATUSUUM B7	0	New Message Status bit for User u, Mailbox 7 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
13	NOTFULLSTATUSUUM B6	0	Not Full Status bit for User u, Mailbox 6 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
12	NEWMSGSTATUSUUM B6	0	New Message Status bit for User u, Mailbox 6 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
11	NOTFULLSTATUSUUM B5	0	Not Full Status bit for User u, Mailbox 5 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-100. IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
10	NEWMSGSTATUSUUM B5	0	New Message Status bit for User u, Mailbox 5 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
9	NOTFULLSTATUSUUM B4	0	Not Full Status bit for User u, Mailbox 4 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
8	NEWMSGSTATUSUUM B4	0	New Message Status bit for User u, Mailbox 4 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
7	NOTFULLSTATUSUUM B3	0	Not Full Status bit for User u, Mailbox 3 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
6	NEWMSGSTATUSUUM B3	0	New Message Status bit for User u, Mailbox 3 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
5	NOTFULLSTATUSUUM B2	0	Not Full Status bit for User u, Mailbox 2 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
4	NEWMSGSTATUSUUM B2	0	New Message Status bit for User u, Mailbox 2 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
3	NOTFULLSTATUSUUM B1	0	Not Full Status bit for User u, Mailbox 1 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
2	NEWMSGSTATUSUUM B1	0	New Message Status bit for User u, Mailbox 1 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-100. IRQ RAW Status Register (MAILBOX\_IRQSTATUS\_RAW\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
1	NOTFULLSTATUSUUM B0		Not Full Status bit for User u, Mailbox 0
		0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
0	NEWMMSGSTATUSUUM B0		New Message Status bit for User u, Mailbox 0
		0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

### 1.5.5.7 IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u)

The interrupt status register has the status combined with irq-enable for each event that may be responsible for the generation of an interrupt to the corresponding user - write 1 to a given bit resets this bit. The Mailbox IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u) is shown in Figure 1-49 and described in Table 1-101.

**Figure 1-49. IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u)**

Reserved							
R-0							
31							24
23	22	21	20	19	18	17	16
NOTFULLSTAT USUUMB11	NEWMSGSTA TUSUUMB11	NOTFULLSTAT USUUMB10	NEWMSGSTA TUSUUMB10	NOTFULLSTAT USUUMB9	NEWMSGSTA TUSUUMB9	NOTFULLSTAT USUUMB8	NEWMSGSTA TUSUUMB8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
NOTFULLSTAT USUUMB7	NEWMSGSTA TUSUUMB7	NOTFULLSTAT USUUMB6	NEWMSGSTA TUSUUMB6	NOTFULLSTAT USUUMB5	NEWMSGSTA TUSUUMB5	NOTFULLSTAT USUUMB4	NEWMSGSTA TUSUUMB4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
NOTFULLSTAT USUUMB3	NEWMSGSTA TUSUUMB3	NOTFULLSTAT USUUMB2	NEWMSGSTA TUSUUMB2	NOTFULLSTAT USUUMB1	NEWMSGSTA TUSUUMB1	NOTFULLSTAT USUUMB0	NEWMSGSTA TUSUUMB0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-101. IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reserved.
23	NOTFULLSTATUSUUMB11	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
22	NEWMSGSTATUSUUMB11	0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
21	NOTFULLSTATUSUUMB10	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
20	NEWMSGSTATUSUUMB10	0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-101. IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
19	NOTFULLSTATUSUUM B9	0	Not Full Status bit for User u, Mailbox 9 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
18	NEWMMSGSTATUSUUM B9	0	New Message Status bit for User u, Mailbox 9 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
17	NOTFULLSTATUSUUM B8	0	Not Full Status bit for User u, Mailbox 8 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
16	NEWMMSGSTATUSUUM B8	0	New Message Status bit for User u, Mailbox 8 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
15	NOTFULLSTATUSUUM B7	0	Not Full Status bit for User u, Mailbox 7 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
14	NEWMMSGSTATUSUUM B7	0	New Message Status bit for User u, Mailbox 7 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
13	NOTFULLSTATUSUUM B6	0	Not Full Status bit for User u, Mailbox 6 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
12	NEWMMSGSTATUSUUM B6	0	New Message Status bit for User u, Mailbox 6 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
11	NOTFULLSTATUSUUM B5	0	Not Full Status bit for User u, Mailbox 5 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-101. IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
10	NEWMSGSTATUSUUM B5	0	New Message Status bit for User u, Mailbox 5 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
9	NOTFULLSTATUSUUM B4	0	Not Full Status bit for User u, Mailbox 4 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
8	NEWMSGSTATUSUUM B4	0	New Message Status bit for User u, Mailbox 4 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
7	NOTFULLSTATUSUUM B3	0	Not Full Status bit for User u, Mailbox 3 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
6	NEWMSGSTATUSUUM B3	0	New Message Status bit for User u, Mailbox 3 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
5	NOTFULLSTATUSUUM B2	0	Not Full Status bit for User u, Mailbox 2 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
4	NEWMSGSTATUSUUM B2	0	New Message Status bit for User u, Mailbox 2 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
3	NOTFULLSTATUSUUM B1	0	Not Full Status bit for User u, Mailbox 1 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
2	NEWMSGSTATUSUUM B1	0	New Message Status bit for User u, Mailbox 1 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)



**Table 1-101. IRQ Clear Status Register (MAILBOX\_IRQSTATUS\_CLR\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
1	NOTFULLSTATUSUUM B0		Not Full Status bit for User u, Mailbox 0
		0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
0	NEWMMSGSTATUSUUM B0		New Message Status bit for User u, Mailbox 0
		0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

### 1.5.5.8 IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u)

The interrupt enable register enables to unmask the module internal source of interrupt to the corresponding user. This register is write 1 to set. The Mailbox IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u) is shown in Figure 1-50 and described in Table 1-102.

**Figure 1-50. IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u)**

Reserved							
R-0							
31							24
23	22	21	20	19	18	17	16
NOTFULLSTAT USUUMB11	NEWMSGSTA TUSUUMB11	NOTFULLSTAT USUUMB10	NOTFULLSTAT USUUMB10	NOTFULLSTAT USUUMB9	NEWMSGSTA TUSUUMB9	NOTFULLSTAT USUUMB8	NEWMSGSTA TUSUUMB8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
NOTFULLSTAT USUUMB7	NEWMSGSTA TUSUUMB7	NOTFULLSTAT USUUMB6	NEWMSGSTA TUSUUMB6	NOTFULLSTAT USUUMB5	NEWMSGSTA TUSUUMB5	NOTFULLSTAT USUUMB4	NEWMSGSTA TUSUUMB4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
NOTFULLSTAT USUUMB3	NEWMSGSTA TUSUUMB3	NOTFULLSTAT USUUMB2	NEWMSGSTA TUSUUMB2	NEWMSGSTA TUSUUMB1	NEWMSGSTA TUSUUMB1	NOTFULLSTAT USUUMB0	NEWMSGSTA TUSUUMB0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-102. IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reserved
23	NOTFULLSTATUSUUMB11	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
22	NEWMSGSTATUSUUMB11	0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
21	NOTFULLSTATUSUUMB10	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
20	NEWFULLSTATUSUUMB10	0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
19	NOTFULLSTATUSUUMB9	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-102. IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
18	NEWMSGSTATUSUUM B9	0	New Message Status bit for User u, Mailbox 9 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
17	NOTFULLSTATUSUUM B8	0	Not Full Status bit for User u, Mailbox 8 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
16	NEWMSGSTATUSUUM B8	0	New Message Status bit for User u, Mailbox 8 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
15	NOTFULLSTATUSUUM B7	0	Not Full Status bit for User u, Mailbox 7 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
14	NEWMSGSTATUSUUM B7	0	New Message Status bit for User u, Mailbox 7 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
13	NOTFULLSTATUSUUM B6	0	Not Full Status bit for User u, Mailbox 6 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
12	NEWMSGSTATUSUUM B6	0	New Message Status bit for User u, Mailbox 6 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
11	NOTFULLSTATUSUUM B5	0	Not Full Status bit for User u, Mailbox 5 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
10	NEWMSGSTATUSUUM B5	0	New Message Status bit for User u, Mailbox 5 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-102. IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
9	NOTFULLSTATUSUUM B4	0	Not Full Status bit for User u, Mailbox 4 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
8	NEWMSGSTATUSUUM B4	0	New Message Status bit for User u, Mailbox 4 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
7	NOTFULLSTATUSUUM B3	0	Not Full Status bit for User u, Mailbox 3 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
6	NEWMSGSTATUSUUM B3	0	New Message Status bit for User u, Mailbox 3 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
5	NOTFULLSTATUSUUM B2	0	Not Full Status bit for User u, Mailbox 2 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
4	NEWMSGSTATUSUUM B2	0	New Message Status bit for User u, Mailbox 2 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
3	NOTFULLSTATUSUUM B1	0	Not Full Status bit for User u, Mailbox 1 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
2	NEWMSGSTATUSUUM B1	0	New Message Status bit for User u, Mailbox 1 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
1	NOTFULLSTATUSUUM B0	0	Not Full Status bit for User u, Mailbox 0 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-102. IRQ Enable Set Register (MAILBOX\_IRQENABLE\_SET\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
0	NEWMSGSTATUSUUM B0		New Message Status bit for User u, Mailbox 0
		0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

### 1.5.5.9 IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u)

The interrupt enable register enables to mask the module internal source of interrupt to the corresponding user. This register is write 1 to clear. The IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u) is shown in Figure 1-51 and described in Table 1-103.

**Figure 1-51. IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u)**

Reserved							
R-0							
31							24
23	22	21	20	19	18	17	16
NOTFULLSTAT USUUMB11	NEWMSGSTA TUSUUMB11	NOTFULLSTAT USUUMB10	NEWMSGSTA TUSUUMB10	NOTFULLSTAT USUUMB9	NEWMSGSTA TUSUUMB9	NOTFULLSTAT USUUMB8	NEWMSGSTA TUSUUMB8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
NOTFULLSTAT USUUMB7	NEWMSGSTA TUSUUMB7	NOTFULLSTAT USUUMB6	NEWMSGSTA TUSUUMB6	NOTFULLSTAT USUUMB5	NEWMSGSTA TUSUUMB5	NOTFULLSTAT USUUMB4	NEWMSGSTA TUSUUMB4
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
NOTFULLSTAT USUUMB3	NEWMSGSTA TUSUUMB3	NOTFULLSTAT USUUMB2	NEWMSGSTA TUSUUMB2	NOTFULLSTAT USUUMB1	NEWMSGSTA TUSUUMB1	NOTFULLSTAT USUUMB0	NEWMSGSTA TUSUUMB0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-103. IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reserved
23	NOTFULLSTATUSUUMB11	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
22	NEWMSGSTATUSUUMB11	0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
21	NOTFULLSTATUSUUMB10	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
20	NEWMSGSTATUSUUMB10	0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
19	NOTFULLSTATUSUUMB9	0	Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-103. IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
18	NEWMSGSTATUSUUM B9	0	New Message Status bit for User u, Mailbox 9 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
17	NOTFULLSTATUSUUM B8	0	Not Full Status bit for User u, Mailbox 8 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
16	NEWMSGSTATUSUUM B8	0	New Message Status bit for User u, Mailbox 8 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
15	NOTFULLSTATUSUUM B7	0	Not Full Status bit for User u, Mailbox 7 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
14	NEWMSGSTATUSUUM B7	0	New Message Status bit for User u, Mailbox 7 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
13	NOTFULLSTATUSUUM B6	0	Not Full Status bit for User u, Mailbox 6 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
12	NEWMSGSTATUSUUM B6	0	New Message Status bit for User u, Mailbox 6 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
11	NOTFULLSTATUSUUM B5	0	Not Full Status bit for User u, Mailbox 5 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
10	NEWMSGSTATUSUUM B5	0	New Message Status bit for User u, Mailbox 5 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)



**Table 1-103. IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
9	NOTFULLSTATUSUUM B4	0	Not Full Status bit for User u, Mailbox 4 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
8	NEWMSGSTATUSUUM B4	0	New Message Status bit for User u, Mailbox 4 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
7	NOTFULLSTATUSUUM B3	0	Not Full Status bit for User u, Mailbox 3 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
6	NEWMSGSTATUSUUM B3	0	New Message Status bit for User u, Mailbox 3 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
5	NOTFULLSTATUSUUM B2	0	Not Full Status bit for User u, Mailbox 2 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
4	NEWMSGSTATUSUUM B2	0	New Message Status bit for User u, Mailbox 2 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
3	NOTFULLSTATUSUUM B1	0	Not Full Status bit for User u, Mailbox 1 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)
2	NEWMSGSTATUSUUM B1	0	New Message Status bit for User u, Mailbox 1 Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)
1	NOTFULLSTATUSUUM B0	0	Not Full Status bit for User u, Mailbox 0 Read: No event pending (message queue full)
		1	Read: Event pending (message queue not full)
		0	Write: No action
		1	Write: Set the event (for debug)

**Table 1-103. IRQ Enable Clear Register (MAILBOX\_IRQENABLE\_CLR\_u) Field Descriptions (continued)**

Bit	Field	Value	Description
0	NEWMSGSTATUSUUM B0		New Message Status bit for User u, Mailbox 0
		0	Read: No event (message) pending
		1	Read: Event (message) pending
		0	Write: No action
		1	Write: Set the event (for debug)

## 1.6 Spinlock


### 1.6.1 Overview

The Spinlock module provides hardware assistance for synchronizing the processes running on multiple processors in the device:

- Cortex-A8 microprocessor unit (MPU) subsystem
- Media Controller subsystem

The Spinlock module implements 128 spinlocks (or hardware semaphores), which provide an efficient way to perform a lock operation of a device resource using a single read-access, avoiding the need of a read-modify-write bus transfer that the programmable cores are not capable of.

**Figure 1-52. Spinlock Module**



## 1.6.2 Integration

This section describes module integration in the device, including information about clocks, resets, and hardware requests.

Figure 1-53 shows the Spinlock integration.

**Figure 1-53. Spinlock Integration**




Table 1-104 and Table 1-105 summarize the integration of the module in the device.

**Table 1-104. Integration Attributes**

Module Instance	Attributes	
	Power Domain	Interconnect
SPINLOCK	PD_ALWAYS_ON	L4_STANDARD

**Table 1-105. Clocks and Resets**

Clocks				
Module Instance	Destination Signal Name	Source Signal Name	Source	Description
SPINLOCK	SPINLOCK_ICLK	SYSCLK6	PRCM	Spinlock interface clock. This clock is used for all interface and functional operations.
Resets				
Module Instance	Destination Signal Name	Source Signal Name	Source	Description
SPINLOCK	SPINLOCK_RST	ALW_DOM_RST_N	PRCM	Spinlock hardware reset. This reset is asynchronously applied to the Spinlock registers.

The Spinlock module does not support any interrupt and DMA requests.

## 1.6.3 Functional Description

### 1.6.3.1 Software Reset

The Spinlock module can be reset by software through the SPINLOCK\_SYSCONFIG[1] SOFTRESET bit. Setting this bit to 1 enables an active software reset that is functionally equivalent to a hardware reset. This bit also indicates that the software reset is complete when its value is reset to 0. The software must ensure that the software reset completes before doing Spinlock operations.

### 1.6.3.2 Power Management

Table 1-106 describes power-management features available to the Spinlock module.

**Table 1-106. Local Power Management Features**

Feature	Registers	Description
Clock auto gating	[0] AUTOGATING bit	This bit indicates that the module uses an automatic internal interface clock gating strategy, based on interface activity.
Slave idle modes	[4:3] SIDLEMODE bit field	This bit field indicates that the module uses smart-idle mode.
Clock activity	[8] CLOCKACTIVITY bit	This bit indicates that the interface clock is not required by the module during idle mode and may be switched off.
Global wake-up enable	[2] ENAWAKEUP bit	This bit indicates that the wake-up generation feature (at module level) is disabled.

**NOTE:** All the local power management features are non-configurable (that is, their respective bits or bit fields are read-only).

#### CAUTION

The PRCM module has no hardware means of reading CLOCKACTIVITY settings. Thus, software must ensure consistent programming between the CLOCKACTIVITY bit and Spinlock clock PRCM control bits.

The Spinlock module is normally idle, except when processing a request from its slave interface port. The smart-idle mode acknowledges idle requests from the PRCM only when the module is prepared to go idle. The Spinlock module is always ready to go idle if it does not have any request that it is processing.

The Spinlock module uses retention flops to retain state including the Taken state of each lock register. This means that the module can be placed in retention at any time when it is not processing a request and it is known that the system will not need to access the module.

Software must ensure to only power off the Spinlock module when no locks would be lost. In general, the steps to powering down the Spinlock module are:

- Check that all masters which might use the Spinlock module are either:
  - Already powered off
  - Notified that Spinlock is not available and the notification is acknowledged
- If desired, check that no locks are currently held in the Spinlock module. The status of each bank of 128 locks can be read from the register. If any locks are held, they are orphaned because they are not held by any master that is still active. Alternatively, you may decide to wait a timeout period to allow any active master to clean up its locks before powering down.
- The Spinlock module can now be powered off by writing the appropriate status to the PRCM.

In the case of powering off the whole system, these steps are unnecessary.

### 1.6.3.3 About Spinlocks

Spinlocks are present to solve the need for synchronization and mutual exclusion between heterogeneous processors and those not operating under a single, shared operating system. There is no alternative mechanism to accomplish these operations between processors in separate subsystems.

Spinlocks are not the best way to synchronize between tasks or threads on one CPU. Instead, spinlocks are for use in synchronization between different subsystems in the device that don't have any other means of hardware-based synchronization.

Spinlocks do not solve all system synchronization issues. They have limited applicability and should be used with care to implement higher level synchronization protocols.

A spinlock is appropriate for mutual exclusion for access to a shared data structure. It should be used only when:

- The time to hold the lock is predictable and small (for example, a maximum hold time of less than 200 CPU cycles may be acceptable).
- The locking task cannot be preempted, suspended, or interrupted while holding the lock (this would make the hold time large and unpredictable).
- The lock is lightly contended, that is the chance of any other process (or processor) trying to acquire the lock while it is held is small.

If these conditions are met, then the locking code can retry a failed attempt to acquire the lock until success.

If the conditions are not met, then a spinlock is not a good candidate. One alternative is to use a spinlock for critical section control (engineered to meet the conditions) to implement a higher level semaphore that can support preemption, notification, timeout or other higher level properties.


### 1.6.3.4 Functional Operation

The Spinlock module supports 128 spinlocks. It accepts only a single command at a time and processes the command fully before accepting the next command. A lock is requested by reading the SPINLOCK\_LOCK\_REG\_i[0] TAKEN bit. There are two states: Taken (SPINLOCK\_LOCK\_REG\_i[0] TAKEN = 1) or Not Taken (SPINLOCK\_LOCK\_REG\_i[0] TAKEN = 0).

When the status of lock  $i$  (where  $i = 0$  to 127) is Not Taken (free), a read from the SPINLOCK\_LOCK\_REG\_i register returns 0 and sets the lock to Taken (locked). When the status of lock  $i$  is Taken, a read returns 1 and does not change the state of the lock. A write to the SPINLOCK\_LOCK\_REG\_i register does not change the state of lock, unless when writing 0 when the lock is in Taken state. By doing this, the requester frees the lock.

**CAUTION**  
Only 32-bit reads and writes are supported.

**Figure 1-54. SPINLOCK\_LOCK\_REG\_i Register State Diagram**



## 1.6.4 Programming Guide

### 1.6.4.1 Low-level Programming Models

This section covers the low-level hardware programming sequences for configuration and usage of the module.

#### 1.6.4.1.1 Surrounding Modules Global Initialization

This procedure initializes the surrounding modules when the Spinlock module is used for the first time after a device reset.

#### 1.6.4.1.2 Global Initialization of Surrounding Modules

**Table 1-107. Global Initialization of Surrounding Modules**

Surrounding Modules	Comments
PRCM	Spinlock interface clock must be enabled. For more information, Refer PRCM User Guide.
Interconnect	For more information about the L4-Standard interconnect configuration, Refer Bus Topology.

### 1.6.4.2 Basic Spinlock Operations

The main spinlock operations are:

- Clear all the Taken spinlocks (only after a system bug recovery)
- Take a spinlock
- Release spinlock

#### 1.6.4.2.1 Spinlocks Clearing After a System Bug Recovery

Module initialization (after reset) is not needed, except after system bug recovery. The following table presents the Spinlock initialization after a system bug recovery. Software should store 0 into each of the SPINLOCK\_LOCK\_REG\_i registers at system startup to insure that all locks are initialized to Not Taken.

**Table 1-108. Spinlock System Bug Recovery**


Step	Register	Value
IF: SPINLOCK_SYSTATUS[0] IU0 == 1?	SPINLOCK_SYSTATUS[0] IU0	
Free the 128 locks	SPINLOCK_LOCK_REG_i[0] TAKEN (i=0 to 127)	0
END		

#### 1.6.4.2.2 Take and Release Spinlock

This procedure configures the take and release (free) operations for the Spinlock module. A spinlock should only be held with interrupts disabled. So, before attempting to obtain the spinlock, software should disable interrupts. Then it should read the SPINLOCK\_LOCK\_REG\_i[0] TAKEN bit to attempt to obtain the lock. If it succeeds, it should proceed directly through the critical section then unlock and re-enable interrupts. If the acquisition attempt fails, the acquisition should be re-attempted. To prevent unknown interrupt disabled time, interrupts should be re-enabled and then disabled before re-attempting to acquire the lock. [Figure 1-55](#) shows the described above procedure.



Figure 1-55. Take and Release Spinlock



## 1.6.5 Spinlock Registers

Table 1-109 lists the memory-mapped registers for the Spin Lock Module. See the device-specific data manual for the memory address of these registers.


**Table 1-109. Spin Lock Module Registers Offset**

Address Offset	Acronym	Description	Section
00h	SPINLOCK_REV	Revision Register	<a href="#">Section 1.6.5.1</a>
010h	SPINLOCK_SYSCFG	System Configuration Register	<a href="#">Section 1.6.5.2</a>
014h	SPINLOCK_SYSSTAT	System Status Register	<a href="#">Section 1.6.5.3</a>
800h + (4h × i)	SPINLOCK_LOCK_REG_i	Lock Register	<a href="#">Section 1.6.5.4</a>

### 1.6.5.1 Revision Register (SPINLOCK\_REV)

The Spin Lock Revision Register (SPINLOCK\_REV) is shown in [Figure 1-56](#) and described in [Table 1-110](#).

**Figure 1-56. Revision Register (SPINLOCK\_REV)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-110. Revision Register (SPINLOCK\_REV) Field Descriptions**

Bit	Field	Value	Description
31-0	REV	0	IP Revision Code.

### 1.6.5.2 System Configuration Register (SPINLOCK\_SYS\_CFG)

The Spin Lock System Configuration Register (SPINLOCK\_SYSCFG) is shown in [Figure 1-57](#) described in [Table 1-111](#).

**Figure 1-57. System Configuration Register (SPINLOCK\_SYS\_CFG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-111. System Configuration Register (SPINLOCK\_SYS\_CFG) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	CLOCKACTIVITY	0	Indicates whether the module requires the interface clock when in IDLE mode. Interface clock is not required by the module during IDLE mode and may be switched off.
		1	Interface clock is required by the module, even during idle mode.
7-5	Reserved	0	Reserved
4-3	SIDLEMODE	0	Slave interface power management (IDLE request/acknowledgment control) Force-idle. IDLE request is acknowledged unconditionally and immediately.
		1h	No-idle. IDLE request is never acknowledged.
		2h	Smart-idle. IDLE request acknowledgment is based on the internal module activity.
		3h	Reserved. Do not use.
2	ENWAKEUP	0	Asynchronous wakeup generation Wakeup generation is disabled.
		1	Wakeup generation is enabled.
1	SOFTRESET	0	Module software reset No action
		1	Start soft reset sequence
0	AUTOGATING	0	Internal interface clock gating strategy. Interface clock is not gated when the L4-STANDARD interface is idle.
		1	Automatic internal interface clock gating strategy is applied, based on the L4-CFG interface activity.

### 1.6.5.3 System Status Register (SPINLOCK\_SYSSTAT)

The Spin Lock System Status Register (SPINLOCK\_SYSSTAT) is shown in [Figure 1-58](#) and described in [Table 1-112](#).

**Figure 1-58. System Status Register (SPINLOCK\_SYSSTAT)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-112. System Status Register (SPINLOCK\_SYSSTAT) Field Descriptions**


Bit	Field	Value	Description
31-24	NUMLOCKS	1h 2h 4h 8h	Number of lock registers implemented. This instance has 32 lock registers. This instance has 64 lock registers. This instance has 128 lock registers. This instance has 256 lock registers.
23-16	Reserved	0	Reserved
15	IU7	0	In-Use flag 7. Reads always return 0.
14	IU6	0	In-Use flag 6. Reads always return 0.
13	IU5	0	In-Use flag 5. Reads always return 0.
12	IU4	0	In-Use flag 4. Reads always return 0.
11	IU3	0 1	In-Use flag 3, covering lock registers 96–127. 0 All lock registers 96–127 are in the Not Taken state. 1 At least one of the lock registers 96–127 is in the Taken state.
10	IU2	0 1	In-Use flag 2, covering lock registers 64–95. 0 All lock registers 64–95 are in the Not Taken state. 1 At least one of the lock registers 64–95 is in the Taken state.
9	IU1	0 1	In-Use flag 1, covering lock registers 0–31. In-Use flag 1, covering lock registers 32–63. 0 All lock registers 32–63 are in the Not Taken state. 1 At least one of the lock registers 32–63 is in the Taken state.
8	IU0	0 1	In-Use flag 0, covering lock registers 0–31. 0 All lock registers 0–31 are in the Not Taken state. 1 At least one of the lock registers 0–31 is in the Taken state.
7-1	Reserved		Reserved
0	RESETDONE	0 1	Reset done status. 0 Reset in progress. 1 Reset is completed.

### 1.6.5.4 Lock Register (SPINLOCK\_LOCK\_REG\_i)

The Spinlock Lock Register (SPINLOCK\_LOCK\_REG\_i) is shown in [Figure 1-59](#) and described in [Table 1-113](#).

**NOTE:** i = 0 to 127

**Figure 1-59. Lock Register (SPINLOCK\_LOCK\_REG\_i)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-113. Lock Register (SPINLOCK\_LOCK\_REG\_i) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TAKEN		Lock State
		0	Lock was previously Not Taken (free). The requester is granted the lock.
		0	Set the lock to Not Taken (free).
		1	Lock was previously Taken. The requester is not granted the lock and must retry.
		1	No update to the lock value.

## 1.7 Error Location Module

### 1.7.1 Error Location Module Overview

Non-managed NAND flash memories can be dense and nonvolatile in their own nature, but error-prone. When reading from NAND flash memories, some level of error-correction is required. In the case of NAND modules with no internal correction capability, sometimes referred to as *bare NANDs*, the correction process is delegated to the memory controller.

The general-purpose memory controller (GPMC) probes data read from an external NAND flash and uses this to compute checksum-like information, called syndrome polynomials, on a per-block basis. Each syndrome polynomial gives a status of the read operations for a full block, including 512 bytes of data, parity bits, and an optional spare-area data field, with a maximum block size of 1023 bytes. Computation is based on a Bose-Chaudhuri-Hocquenghem (BCH) algorithm. The error-location module (ELM) extracts error addresses from these syndrome polynomials.

Based on the syndrome polynomial value, the ELM can detect errors, compute the number of errors, and give the location of each error bit. The actual data is not required to complete the error-correction algorithm. Errors can be reported anywhere in the NAND flash block, including in the parity bits.

The maximum acceptable number of errors that can be corrected depends on a programmable configuration parameter. 4-, 8-, and 16-bit error-correction levels are supported. The ELM relies on a static and fixed definition of the generator polynomial for each error-correction level that corresponds to the generator polynomials defined in the GPMC (there are three fixed polynomials for the three correction error levels). A larger number of errors than the programmed error-correction level may be detected, but the ELM cannot correct them all. The offending block is then tagged as *uncorrectable* in the associated computation exit status register. If the computation is successful, that is, if the number of errors detected does not exceed the maximum value authorized for the chosen correction capability, the exit status register contains the information on the number of detected errors.

When the error-location process completes, an interrupt is triggered to inform the central processing unit (CPU) that its status can be checked. The number of detected errors and their locations in the NAND block can be retrieved from the module through register accesses.

#### 1.7.1.1 ELM Features

The ELM has the following features:

- 4, 8, and 16 bits per 512-byte block error-location based on BCH algorithms
- Eight simultaneous processing contexts
- Page-based and continuous modes
- Interrupt generation on error-location process completion:
  - When the full page has been processed in page mode
  - For each syndrome polynomial in continuous mode

### 1.7.2 ELM Integration

The ELM extracts error addresses from generated syndrome polynomials.

The ELM is used with the GPMC. Syndrome polynomials generated on-the-fly when reading a NAND flash page and stored in GPMC registers are passed to the ELM. The microprocessor unit (MPU) can then correct the data block by flipping the bits to which the ELM error-location outputs point.

Figure 1-60 shows the integration of the ELM subsystem in the device.

Figure 1-60. ELM Integration




Table 1-114. Integration Attributes

Module Instance	Attributes		
	Power Domain	Wake-Up Capability	Interconnect
ELM	PD_ALWAYS_ON	No	NA



**Table 1-115. Clocks and Resets**

Clocks				
Module Instance	Destination Signal Name	Source Signal Name	Source	Description
ELM	ELM_FCLK	SYSClk6	PRCM	Functional clock
Resets				
Module Instance	Destination Signal Name	Source Signal Name	Source	Description
ELM	ELM_RST	ALW_DOM_RST_N	PRCM	Power domain hardware reset

**Table 1-116. Hardware Requests**

Interrupt Requests				
Module Instance	Source Signal Name	Destination Signal Name	Destination	Description
ELM	ELM_IRQ	MA_IRQ_4	Cortex-A8	BCH error-location module interrupt

### 1.7.3 ELM Functional Description

The ELM is designed around the error-location engine, which handles the computation based on the input syndrome polynomials.

The ELM maps the error-location engine to a standard interconnect interface by using a set of registers to control inputs and outputs.

#### 1.7.3.1 ELM Software Reset

To perform a software reset, write a 1 to the ELM\_SYSCONFIG[1] SOFTRESET bit. The ELM\_SYSSTATUS[0] RESETDONE bit indicates that the software reset is complete when its value is 1. When the software reset completes, the ELM\_SYSCONFIG[1] SOFTRESET bit is automatically reset.

#### 1.7.3.2 ELM Power Management

[Table 1-117](#) describes the power-management features available to the ELM module.

**Table 1-117. Local Power Management Features**

Feature	Registers	Description
Clock autogating	ELM_SYSCONFIG[0] AUTOGATING bit	This bit allows a local power optimization inside the module by gating the ELM_FCLK clock upon the interface activity.
Slave idle modes	ELM_SYSCONFIG[4:3] SIDLEMODE bit field	Force-idle, No-idle, and Smart-idle modes are available.
Clock activity	ELM_SYSCONFIG[8] CLOCKACTIVITY bit	The clock can be switched-off or maintained during the wake-up period.
Master Standby modes	N/A	
Global Wake-up Enable	N/A	
Wake-up Sources Enable	N/A	

### CAUTION

The PRCM module has no hardware means of reading CLOCKACTIVITY settings. Thus, software must ensure consistent programming between the ELM CLOCKACTIVITY and ELM clock PRCM control bits.

### 1.7.3.3 ELM Interrupt Requests

Table 1-118 lists the event flags, and their masks, that can cause module interrupts.

**Table 1-118. Events**

Event Flag	Event Mask	Map to	Description
ELM_IRQSTATUS[8] PAGE_VALID	ELM_IRQENABLE[8] PAGE_MASK	ELM_IRQ	Page interrupt
ELM_IRQSTATUS[7] LOC_VALID_7	ELM_IRQENABLE[7] LOCATION_MASK_7	ELM_IRQ	Error-location interrupt for syndrome polynomial 7
ELM_IRQSTATUS[6] LOC_VALID_6	ELM_IRQENABLE[6] LOCATION_MASK_6	ELM_IRQ	Error-location interrupt for syndrome polynomial 6
ELM_IRQSTATUS[5] LOC_VALID_5	ELM_IRQENABLE[5] LOCATION_MASK_5	ELM_IRQ	Error-location interrupt for syndrome polynomial 5
ELM_IRQSTATUS[4] LOC_VALID_4	ELM_IRQENABLE[4] LOCATION_MASK_4	ELM_IRQ	Error-location interrupt for syndrome polynomial 4
ELM_IRQSTATUS[3] LOC_VALID_3	ELM_IRQENABLE[3] LOCATION_MASK_3	ELM_IRQ	Error-location interrupt for syndrome polynomial 3
ELM_IRQSTATUS[2] LOC_VALID_2	ELM_IRQENABLE[2] LOCATION_MASK_2	ELM_IRQ	Error-location interrupt for syndrome polynomial 2
ELM_IRQSTATUS[1] LOC_VALID_1	ELM_IRQENABLE[1] LOCATION_MASK_1	ELM_IRQ	Error-location interrupt for syndrome polynomial 1
ELM_IRQSTATUS[0] LOC_VALID_0	ELM_IRQENABLE[0] LOCATION_MASK_0	ELM_IRQ	Error-location interrupt for syndrome polynomial 0

### 1.7.3.4 Processing Initialization

ELM\_LOCATION\_CONFIG global setting parameters must be set before using the error-location engine. The ELM\_LOCATION\_CONFIG[1:0] ECC\_BCH\_LEVEL bit defines the error-correction level used (4-,8-, or 16-bit error-correction). The ELM\_LOCATION\_CONFIG[26:16] ECC\_SIZE bit field defines the maximum buffer length beyond which the engine processing no longer looks for errors.

The CPU can choose to use the ELM in continuous mode or page mode. If all ELM\_PAGE\_CTRL[i] SECTOR\_i bits are reset (i is the syndrome polynomial number, i = 0 to 7), continuous mode is used. In any other case, page mode is implicitly selected.

- Continuous mode: Each syndrome polynomial is processed independently – results for a syndrome can be retrieved and acknowledged at any time, whatever the status of the other seven processing contexts.
- Page mode: Syndrome polynomials are grouped into atomic entities – only one page can be processed at any given time, even if all eight contexts are not used for this page. Unused contexts are lost and cannot be affected to any other processing. The full page must be acknowledged and cleared before moving to the next page.

For completion interrupts to be generated correctly, all ELM\_IRQENABLE[i] LOCATION\_MASK\_i bits (i = 0 to 7) must be forced to 0 when in page mode, and set to 1 in continuous mode. Additionally, the ELM\_IRQENABLE[8] PAGE\_MASK bit must be set to 1 when in page mode.

The CPU initiates error-location processing by writing a syndrome polynomial into one of the eight possible register sets. Each of these register sets includes seven registers: ELM\_SYNDROME\_FRAGMENT\_0\_i to ELM\_SYNDROME\_FRAGMENT\_6\_i. The first six registers can be written in any order, but ELM\_SYNDROME\_FRAGMENT\_6\_i must be written last because it includes the validity bit, which instructs the ELM that this syndrome polynomial must be processed (the ELM\_SYNDROME\_FRAGMENT\_6\_i[16] SYNDROME\_VALID bit).

As soon as one validity bit is asserted (ELM\_SYNDROME\_FRAGMENT\_6\_i[16] SYNDROME\_VALID = 0x1, with i = 0 to 7), error-location processing can start for the corresponding syndrome polynomial. The associated ELM\_LOCATION\_STATUS\_i and ELM\_ERROR\_LOCATION\_0\_i to ELM\_ERROR\_LOCATION\_15\_i registers are not reset (i = 0 to 7). The software must not consider them until the corresponding ELM\_IRQSTATUS[i] LOC\_VALID\_i bit is set.

### 1.7.3.5 Processing Sequence

While the error-location engine is busy processing one syndrome polynomial, further syndrome polynomials can be written. They are processed when the current processing completes.

The engine completes early when:

- No error is detected; that is, when the ELM\_LOCATION\_STATUS\_i[8] ECC\_CORRECTABLE bit is set to 1 and the ELM\_LOCATION\_STATUS\_i[4:0] ECC\_NB\_ERRORS bit field is set to 0x0.
- Too many errors are detected; that is, when the ELM\_LOCATION\_STATUS\_i[8] ECC\_CORRECTABLE bit is set to 0 while the ELM\_LOCATION\_STATUS\_i[4:0] ECC\_NB\_ERRORS bit field is set with the value output by the error-location engine. The reported number of errors is not ensured if ECC\_CORRECTABLE is 0.

If the engine completes early, the associated error-location registers ELM\_ERROR\_LOCATION\_0\_i to ELM\_ERROR\_LOCATION\_15\_i are not updated (i = 0 to 7).

In all other cases, the engine goes through the entire error-location process. Each time an error-location is found, it is logged in the associated ECC\_ERROR\_LOCATION bit field. The first error detected is logged in the ELM\_ERROR\_LOCATION\_0\_i[12:0] ECC\_ERROR\_LOCATION bit field; the second in the ELM\_ERROR\_LOCATION\_1\_i[12:0] ECC\_ERROR\_LOCATION bit field, and so on.

**Table 1-119. ELM\_LOCATION\_STATUS\_i Value Decoding Table**

ECC_CORRECTABLE Value	ECC_NB_ERRORS Value	Status	Number of Errors Detected	Action Required
1	0	OK	0	None
1	≠ 0	OK	ECC_NB_ERRORS	Correct the data buffer read based on the ELM_ERROR_LOCATION_0_i to ELM_ERROR_LOCATION_15_i results.
0	Any	Failed	Unknown	Software-dependant

### 1.7.3.6 Processing Completion

When the processing for a given syndrome polynomial completes, its ELM\_SYNDROME\_FRAGMENT\_6\_i[16] SYNDROME\_VALID bit is reset. It must not be set again until the exit status registers, ELM\_LOCATION\_STATUS\_i (i = 0 to 7), for this processing are checked. Failure to comply with this rule leads to potential loss of the first polynomial process data output.

The error-location engine signals the process completion to the ELM. When this event is detected, the corresponding ELM\_IRQSTATUS[i] LOC\_VALID\_i bit is set (i = 0 to 7). The processing-exit status is available from the associated ELM\_LOCATION\_STATUS\_i register, and error locations are stored in order in the ECC\_ERROR\_LOCATION fields. The software must only read valid error-location registers based on the number of errors detected and located.

Immediately after the error-location engine completes, a new syndrome polynomial can be processed, if any is available, as reported by the ELM\_SYNDROME\_FRAGMENT\_6\_i[16] SYNDROME\_VALID validity bit, depending on the configured error-correction level. If several syndrome polynomials are available, a round-robin arbitration is used to select one for processing.

In continuous mode (that is, all bits in ELM\_PAGE\_CTRL are reset), an interrupt is triggered whenever a ELM\_IRQSTATUS[i] LOC\_VALID\_i bit is asserted. The CPU must read the ELM\_IRQSTATUS register to determine which polynomial is processed and retrieve the exit status and error locations (ELM\_LOCATION\_STATUS\_i and ELM\_ERROR\_LOCATION\_0\_i to ELM\_ERROR\_LOCATION\_15\_i). When done, the CPU must clear the corresponding ELM\_IRQSTATUS[i] LOC\_VALID\_i bit by writing it to 1. Other status bits must be written to 0 so that other interrupts are not unintentionally cleared. When using this mode, the ELM\_IRQSTATUS[8] PAGE\_VALID interrupt is never triggered.

In page mode, the module does not trigger interrupts for the processing completion of each polynomial because the ELM\_IRQENABLE[i] LOCATION\_MASK\_i bits are cleared. A page is defined using the ELM\_PAGE\_CTRL register. Each SECTOR\_i bit set means the corresponding polynomial i is part of the page processing. A page is fully processed when all tagged polynomials have been processed, as logged in the ELM\_IRQSTATUS[i] LOC\_VALID\_i bit fields. The module triggers an ELM\_IRQSTATUS[8] PAGE\_VALID interrupt whenever it detects that the full page has been processed. To make sure the next page can be correctly processed, all status bits in the ELM\_IRQSTATUS register must be cleared by using a single atomic-write access.

---

**NOTE:** Do not modify page setting parameters in the ELM\_PAGE\_CTRL register unless the engine is idle, no polynomial input is valid, and all interrupts have been cleared.

---

Because no polynomial-level interrupt is triggered in page mode, polynomials cleared in the ELM\_PAGE\_CTRL[i] SECTOR\_i bit fields (i = 0 to 7) are processed as usual, but are essentially ignored. The CPU must manually poll the ELM\_IRQSTATUS bits to check for their status.

## 1.7.4 ELM Basic Programming Model

### 1.7.4.1 ELM Low Level Programming Model

#### 1.7.4.1.1 Processing Initialization

**Table 1-120. ELM Processing Initialization**

Step	Register/ Bit Field / Programming Model	Value
Resets the module	ELM_SYSCONFIG[1] SOFTRESET	0x1
Wait until reset is done.	ELM_SYSSTATUS[0] RESETDONE	0x1
Configure the slave interface power management.	ELM_SYSCONFIG[4:3] SIDLEMODE	Set value
Defines the error-correction level used	ELM_LOCATION_CONFIG[1:0] ECC_BCH_LEVEL	Set value
Defines the maximum buffer length	ELM_LOCATION_CONFIG[26:16] ECC_SIZE	Set value
Sets the ELM in continuous mode or page mode	ELM_PAGE_CTRL	Set value
<b>If</b> continuous mode is used	All ELM_PAGE_CTRL[i] SECTOR_i (i = 0 to 7)	0x0
Enables interrupt for syndrome polynomial i	ELM_IRQENABLE[i] LOCATION_MASK_i	0x1
<b>else</b> (page mode is used)	One syndrome polynomial i is set ELM_PAGE_CTRL[i] SECTOR_i (i = 0 to 7)	0x1
Disable all interrupts for syndrome polynomial and enable PAGE_MASK interrupt.	All ELM_IRQENABLE[i] LOCATION_MASK_i = 0x0 and ELM_IRQENABLE[8] PAGE_MASK = 0x1	Set value
<b>endif</b>		Set value
Set the input syndrome polynomial i.	ELM_SYNDROME_FRAGMENT_0_i	Set value
	ELM_SYNDROME_FRAGMENT_1_i	Set value
	ELM_SYNDROME_FRAGMENT_5_i	Set value
	ELM_SYNDROME_FRAGMENT_6_i	Set value

**Table 1-120. ELM Processing Initialization (continued)**

Step	Register/ Bit Field / Programming Model	Value
Initiates the computation process	ELM_SYNDROME_FRAGMENT_6_i[16] SYNDROME_VALID	0x1

### 1.7.4.1.2 Read Results

The engine goes through the entire error-location process and results can be read. [Table 1-121](#) and [Table 1-122](#) describe the processing completion for continuous and page modes, respectively.

**Table 1-121. ELM Processing Completion for Continuous Mode**

Step	Register/ Bit Field / Programming Model	Value
Wait until process is complete for syndrome polynomial i: Wait until the ELM_IRQ interrupt is generated, or poll the status register.		
Read for which i the error-location process is complete.	ELM_IRQSTATUS[i] LOC_VALID_i	0x1
<b>if</b> the process fails (too many errors) It is software dependant.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE	0x0
<b>else</b> (process successful, the engine completes) Read the number of errors.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE ELM_LOCATION_STATUS_i[4:0] ECC_NB_ERRORS	0x1
Read the error-location bit addresses for syndrome polynomial i of the ECC_NB_ERRORS first registers. It is the software responsibility to correct errors in the data buffer.	ELM_ERROR_LOCATION_0_i[12:0] ECC_ERROR_LOCATION ELM_ERROR_LOCATION_1_i[12:0] ECC_ERROR_LOCATION ... ELM_ERROR_LOCATION_15_i[12:0] ECC_ERROR_LOCATION	
<b>endif</b>		
Clear the corresponding i interrupt.	ELM_IRQSTATUS[i] LOC_VALID_i	0x1

A new syndrome polynomial can be processed after the end of processing (ELM\_SYNDROME\_FRAGMENT\_6\_i[16] SYNDROME\_VALID = 0x0) and after the exit status register check (ELM\_LOCATION\_STATUS\_i).

**Table 1-122. ELM Processing Completion for Page Mode**

Step	Register/ Bit Field / Programming Model	Value
Wait until process is complete for syndrome polynomial i: Wait until the ELM_IRQ interrupt is generated, or poll the status register.		
Wait for page completed interrupt: All error locations are valid.	ELM_IRQSTATUS[8] PAGE_VALID	0x1
<b>Repeat</b> the following actions the necessary number of times. That is, once for each valid defined block in the page.		
Read the process exit status.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE	
<b>if</b> the process fails (too many errors) It is software dependant.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE	0x0
<b>else</b> (process successful, the engine completes) Read the number of errors.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE ELM_LOCATION_STATUS_i[4:0] ECC_NB_ERRORS	0x1

**Table 1-122. ELM Processing Completion for Page Mode (continued)**

Step	Register/ Bit Field / Programming Model	Value
Read the error-location bit addresses for syndrome polynomial $i$ of the ECC_NB_ERRORS first registers.	ELM_ERROR_LOCATION_0_ $i$ [12:0] ECC_ERROR_LOCATION	
	ELM_ERROR_LOCATION_1_ $i$ [12:0] ECC_ERROR_LOCATION	
	...	
	ELM_ERROR_LOCATION_15_ $i$ [12:0] ECC_ERROR_LOCATION	
<b>endif</b>		
<b>End Repeat</b>		
Clear the ELM_IRQSTATUS register.	ELM_IRQSTATUS	0x1FF

Next page can be correctly processed after a page is fully processed, when all tagged polynomials have been processed (ELM\_IRQSTATUS[ $j$ ] LOC\_VALID\_ $i$  = 0x1 for all syndrome polynomials  $i$  used in the page).

#### 1.7.4.2 Use Case: ELM Used in Continuous Mode

In this example, the ELM module is programmed for an 8-bit error-correction capability in continuous mode. After reading a 528-byte NAND flash sector (512B data plus 16B spare area) with a 16-bit interface, a non-zero polynomial syndrome is reported from the GPMC (Polynomial syndrome 0 is used in the ELM):

- P = 0x0A16ABE115E44F767BFB0D0980

**Table 1-123. Use Case: Continuous Mode**

Step	Register/ Bit Field / Programming Model	Value
Resets the module	ELM_SYSCONFIG[1] SOFTRESET	0x1
Wait until reset is done.	ELM_SYSSTATUS[0] RESETDONE	0x1
Configure the slave interface power management: Smart idle is used.	ELM_SYSCONFIG[4:3] SIDLEMODE	0x2
Defines the error-correction level used: 8 bits	ELM_LOCATION_CONFIG[1:0] ECC_BCH_LEVEL	0x1
Defines the maximum buffer length: 528 bytes (2x528 = 1056)	ELM_LOCATION_CONFIG[26:16] ECC_SIZE	0x420
Sets the ELM in continuous mode	ELM_PAGE_CTRL	0
Enables interrupt for syndrome polynomial 0	ELM_IRQENABLE[0] LOCATION_MASK_0	0x1
Set the input syndrome polynomial 0.	ELM_SYNDROME_FRAGMENT_0_ $i$ ( $i=0$ )	0xFB0D0980
	ELM_SYNDROME_FRAGMENT_1_ $i$ ( $i=0$ )	0xE44F767B
	ELM_SYNDROME_FRAGMENT_2_ $i$ ( $i=0$ )	0x16ABE115
	ELM_SYNDROME_FRAGMENT_3_ $i$ ( $i=0$ )	0x0000000A
Initiates the computation process	ELM_SYNDROME_FRAGMENT_6_ $i$ [16] SYNDROME_VALID ( $i=0$ )	0x1
Wait until process is complete for syndrome polynomial 0: IRQ_ELM is generated or poll the status register.		
Read that error-location process is complete for syndrome polynomial 0.	ELM_IRQSTATUS[0] LOC_VALID_0	0x1
Read the process exit status: All errors were successfully located.	ELM_LOCATION_STATUS_ $i$ [8] ECC_CORRECTABLE ( $i=0$ )	0x1
Read the number of errors: Four errors detected.	ELM_LOCATION_STATUS_ $i$ [4:0] ECC_NB_ERRORS ( $i=0$ )	0x4

**Table 1-123. Use Case: Continuous Mode (continued)**

Step	Register/ Bit Field / Programming Model	Value
Read the error-location bit addresses for syndrome polynomial 0 of the 4 first registers: Errors are located in the data buffer at decimal addresses 431, 1062, 1909, 3452.	ELM_ERROR_LOCATION_0_i (i=0)	0x1AF
	ELM_ERROR_LOCATION_1_i (i=0)	0x426
	ELM_ERROR_LOCATION_2_i (i=0)	0x775
	ELM_ERROR_LOCATION_3_i (i=0)	0xD7C
Clear the corresponding interrupt for polynomial 0.	ELM_IRQSTATUS[0] LOC_VALID_0	0x1

The NAND flash data in the sector are seen as a polynomial of degree 4223 (number of bits in a 528 byte buffer minus 1), with each data bit being a coefficient in the polynomial. When reading from a NAND flash using the GPMC module, computation of the polynomial syndrome assumes that the first NAND word read at address 0x0 contains the highest-order coefficient in the message. Furthermore, in the 16-bit NAND word, bits are ordered from bit 7 to bit 0, then from bit 15 to bit 8. Based on this convention, an address table of the data buffer can be built. NAND memory addresses in [Table 1-124](#) are given in decimal format.



**Table 1-124. 16-bit NAND Sector Buffer Address Map**

NAND Memory Address	Message bit addresses in the memory word															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	4215	4214	4213	4212	4211	4210	4209	4208	4223	4222	4221	4220	4219	4218	4217	4216
1	4175	4174	4173	4172	4171	4170	4169	4168	4183	4182	4181	4180	4179	4178	4177	4176
...																
47	3463	3462	3461	3460	3459	3458	3457	3456	3471	3470	3469	3468	3467	3466	3465	3464
48	3447	3446	3445	3444	3443	3442	3441	3440	3455	3454	3453	3452	3451	3450	3449	3448
49	3431	3430	3429	3428	3427	3426	3425	3424	3439	3438	3437	3436	3435	3434	3433	3432
50	3415	3414	3413	3412	3411	3410	3409	3408	3423	3422	3421	3420	3419	3418	3417	3416
...																
255	135	134	133	132	131	130	129	128	143	142	141	140	139	138	137	136
256	119	118	117	116	115	114	113	112	127	126	125	124	123	122	121	120
257	103	102	101	100	99	98	97	96	111	110	109	108	107	106	105	104
258	87	86	85	84	83	82	81	80	95	94	93	92	91	90	89	88
259	71	70	69	68	67	66	65	64	79	78	77	76	75	74	73	72
260	55	54	53	52	51	50	49	48	63	62	61	60	59	58	57	56
261	39	38	37	36	35	34	33	32	47	46	45	44	43	42	41	40
262	23	22	21	20	19	18	17	16	31	30	29	28	27	26	25	24
263	7	6	5	4	3	2	1	0	15	14	13	12	11	10	9	8

The table can now be used to determine which bits in the buffer were incorrect and must be flipped. In this example, the first bit to be flipped is bit 4 from the 49th byte read from memory. It is up to the processor to correctly map this word to the copied buffer and to flip this bit. The same process must be repeated for all detected errors.

### 1.7.4.3 Use Case: ELM Used in Page Mode

In this example, the ELM module is programmed for an 16-bit error-correction capability in page mode. After reading a 528-byte NAND flash sector (512B data plus 16B spare area) with a 16-bit interface, four non-zero polynomial syndromes are reported from the GPMC (Polynomial syndrome 0, 1, 2, and 3 are used in the ELM):

- P0 = 0xE8B0 12ADDB5A318E05BE B0693DB28330B5CC A329AA05E0B718EF
- P1 = 0xBAD0 49A0D932C22E6669 0948DF08BE093336 79C6BA10E5F935EB
- P2 = 0x69D9 B86ABCD5EC3697FA A6498FEE54556EA0 1579EF7D60BA3189
- P3 = 0x0

**Table 1-125. Use Case: Page Mode**

Step	Register/ Bit Field / Programming Model	Value
Resets the module	ELM_SYSCONFIG[1] SOFTRESET	0x1
Wait until reset is done.	ELM_SYSSTATUS[0] RESETDONE	0x1
Configure the slave interface power management: Smart idle is used.	ELM_SYSCONFIG[4:3] SIDLEMODE	0x2
Defines the error-correction level used: 16 bits	ELM_LOCATION_CONFIG[1:0] ECC_BCH_LEVEL	0x2
Defines the maximum buffer length: 528 bytes	ELM_LOCATION_CONFIG[26:16] ECC_SIZE	0x420
Sets the ELM in page mode (4 blocks in a page)	ELM_PAGE_CTRL[0] SECTOR_0	0x1
	ELM_PAGE_CTRL[1] SECTOR_1	0x1
	ELM_PAGE_CTRL[2] SECTOR_2	0x1
	ELM_PAGE_CTRL[3] SECTOR_3	0x1

**Table 1-125. Use Case: Page Mode (continued)**

Step	Register/ Bit Field / Programming Model	Value
Disable all interrupts for syndrome polynomial and enable PAGE_MASK interrupt.	ELM_IRQENABLE	0x100
Set the input syndrome polynomial 0.	ELM_SYNDROME_FRAGMENT_0_i (i=0)	0xE0B718EF
	ELM_SYNDROME_FRAGMENT_1_i (i=0)	0xA329AA05
	ELM_SYNDROME_FRAGMENT_2_i (i=0)	0x8330B5CC
	ELM_SYNDROME_FRAGMENT_3_i (i=0)	0xB0693DB2
	ELM_SYNDROME_FRAGMENT_4_i (i=0)	0x318E05BE
	ELM_SYNDROME_FRAGMENT_5_i (i=0)	0x12ADDB5A
	ELM_SYNDROME_FRAGMENT_6_i (i=0)	0xE8B0
Set the input syndrome polynomial 1.	ELM_SYNDROME_FRAGMENT_0_i (i=1)	0xE5F935EB
	ELM_SYNDROME_FRAGMENT_1_i (i=1)	0x79C6BA10
	ELM_SYNDROME_FRAGMENT_2_i (i=1)	0xBE093336
	ELM_SYNDROME_FRAGMENT_3_i (i=1)	0x0948DF08
	ELM_SYNDROME_FRAGMENT_4_i (i=1)	0xC22E6669
	ELM_SYNDROME_FRAGMENT_5_i (i=1)	0x49A0D932
	ELM_SYNDROME_FRAGMENT_6_i (i=1)	0xBAD0
Set the input syndrome polynomial 2.	ELM_SYNDROME_FRAGMENT_0_i (i=2)	0x60BA3189
	ELM_SYNDROME_FRAGMENT_1_i (i=2)	0x1579EF7D
	ELM_SYNDROME_FRAGMENT_2_i (i=2)	0x54556EA0
	ELM_SYNDROME_FRAGMENT_3_i (i=2)	0xA6498FEE
	ELM_SYNDROME_FRAGMENT_4_i (i=2)	0xEC3697FA
	ELM_SYNDROME_FRAGMENT_5_i (i=2)	0xB86ABCD5
	ELM_SYNDROME_FRAGMENT_6_i (i=2)	0x69D9
Set the input syndrome polynomial 3.	ELM_SYNDROME_FRAGMENT_0_i (i=3)	0x0
	ELM_SYNDROME_FRAGMENT_1_i (i=3)	0x0
	ELM_SYNDROME_FRAGMENT_2_i (i=3)	0x0
	ELM_SYNDROME_FRAGMENT_3_i (i=3)	0x0
	ELM_SYNDROME_FRAGMENT_4_i (i=3)	0x0
	ELM_SYNDROME_FRAGMENT_5_i (i=3)	0x0
	ELM_SYNDROME_FRAGMENT_6_i (i=3)	0x0
Initiates the computation process for syndrome polynomial 0	ELM_SYNDROME_FRAGMENT_6_i[16] SYNDROME_VALID (i=0)	0x1
Initiates the computation process for syndrome polynomial 1	ELM_SYNDROME_FRAGMENT_6_i[16] SYNDROME_VALID (i=1)	0x1
Initiates the computation process for syndrome polynomial 2	ELM_SYNDROME_FRAGMENT_6_i[16] SYNDROME_VALID (i=2)	0x1
Initiates the computation process for syndrome polynomial 3	ELM_SYNDROME_FRAGMENT_6_i[16] SYNDROME_VALID (i=3)	0x1
Wait until process is complete for syndrome polynomial 0, 1, 2, and 3: Wait until the ELM_IRQ interrupt is generated or poll the status register.		
Wait for page completed interrupt: All error locations are valid.	ELM_IRQSTATUS[8] PAGE_VALID	0x1
Read the process exit status for syndrome polynomial 0: All errors were successfully located.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE (i=0)	0x1
Read the process exit status for syndrome polynomial 1: All errors were successfully located.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE (i=1)	0x1

**Table 1-125. Use Case: Page Mode (continued)**

Step	Register/ Bit Field / Programming Model	Value
Read the process exit status for syndrome polynomial 2: All errors were successfully located.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE (i=2)	0x1
Read the process exit status for syndrome polynomial 3: All errors were successfully located.	ELM_LOCATION_STATUS_i[8] ECC_CORRECTABLE (i=3)	0x1
Read the number of errors for syndrome polynomial 0: 4 errors detected.	ELM_LOCATION_STATUS_i[4:0] ECC_NB_ERRORS (i=0)	0x4
Read the number of errors for syndrome polynomial 1: 2 errors detected.	ELM_LOCATION_STATUS_i[4:0] ECC_NB_ERRORS (i=1)	0x2
Read the number of errors for syndrome polynomial 2: 1 error detected.	ELM_LOCATION_STATUS_i[4:0] ECC_NB_ERRORS (i=2)	0x1
Read the number of errors for syndrome polynomial 3: 0 errors detected.	ELM_LOCATION_STATUS_i[4:0] ECC_NB_ERRORS (i=3)	0x0
Read the error-location bit addresses for syndrome polynomial 0 of the 4 first registers:	ELM_ERROR_LOCATION_0_i (i=0)	0x1FE
	ELM_ERROR_LOCATION_1_i (i=0)	0x617
	ELM_ERROR_LOCATION_2_i (i=0)	0x650
	ELM_ERROR_LOCATION_3_i (i=0)	0xA83
Read the error-location bit addresses for syndrome polynomial 1 of the 2 first registers:	ELM_ERROR_LOCATION_0_i (i=1)	0x4
	ELM_ERROR_LOCATION_1_i (i=1)	0x1036
Read the errors location bit addresses for syndrome polynomial 2 of the first registers:	ELM_ERROR_LOCATION_0_i (i=1)	0x3E8
Clear the ELM_IRQSTATUS register.	ELM_IRQSTATUS	0x1FF

## 1.7.5 ELM Registers


**Table 1-126. ELM Registers Mapping Summary**

Address Offset	Acronym	Description	Section
000	ELM_REVISION	ELM Revision Register	<a href="#">Section 1.7.5.1</a>
010h	ELM_SYSCONFIG	ELM System Configuration Register	<a href="#">Section 1.7.5.2</a>
014h	ELM_SYSSTATUS	ELM System Status Register	<a href="#">Section 1.7.5.3</a>
018h	ELM_IRQSTATUS	ELM Interrupt Status Register	<a href="#">Section 1.7.5.4</a>
01Ch	ELM_IRQENABLE	ELM Interrupt Enable Register	<a href="#">Section 1.7.5.5</a>
020h	ELM_LOCATION_CONFIG	ELM Location Configuration Register	<a href="#">Section 1.7.5.6</a>
080h	ELM_PAGE_CTRL	ELM Page Definition Register	<a href="#">Section 1.7.5.7</a>
400h + (40h × i)	ELM_SYNDROME_FRAGMENT_0_i	ELM_SYNDROME_FRAGMENT_0_i Register	<a href="#">Section 1.7.5.8</a>
404h + (40h × i)	ELM_SYNDROME_FRAGMENT_1_i	ELM_SYNDROME_FRAGMENT_1_i Register	<a href="#">Section 1.7.5.9</a>
408h + (40h × i)	ELM_SYNDROME_FRAGMENT_2_i	ELM_SYNDROME_FRAGMENT_2_i Register	<a href="#">Section 1.7.5.10</a>
40Ch + (40h × i)	ELM_SYNDROME_FRAGMENT_3_i	ELM_SYNDROME_FRAGMENT_3_i Register	<a href="#">Section 1.7.5.11</a>
410h + (40h × i)	ELM_SYNDROME_FRAGMENT_4_i	ELM_SYNDROME_FRAGMENT_4_i Register	<a href="#">Section 1.7.5.12</a>
414h + (40h × i)	ELM_SYNDROME_FRAGMENT_5_i	ELM_SYNDROME_FRAGMENT_5_i Register	<a href="#">Section 1.7.5.13</a>
418h + (40h × i)	ELM_SYNDROME_FRAGMENT_6_1	ELM_SYNDROME_FRAGMENT_6_1 Register	<a href="#">Section 1.7.5.14</a>
800h + (100h × i)	ELM_LOCATION_STATUS_i	ELM_LOCATION_STATUS_i Register	<a href="#">Section 1.7.5.15</a>
880h-8BCh + (100h × i)	ELM_ERROR_LOCATION_0-15_i	ELM_ERROR_LOCATION_0-15_i Registers	<a href="#">Section 1.7.5.16</a>

### 1.7.5.1 ELM Revision Register (ELM\_REVISION)

This register contains the IP revision code. The ELM Revision Register (ELM\_REVISION) is shown in [Figure 1-61](#) and described in [Table 1-127](#).

**Figure 1-61. ELM Revision Register (ELM\_REVISION)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-127. ELM Revision Register (ELM\_REVISION) Field Descriptions**

Bit	Field	Value	Description
31-0	REVISION	0-FFFF FFFFh	IP Revision

### 1.7.5.2 ELM System Configuration Register (ELM\_SYSCONFIG)

This register allows controlling various parameters of the OCP interface. The ELM System Configuration Register (ELM\_SYSCONFIG) is shown in [Figure 1-62](#) and described in [Table 1-128](#).

**Figure 1-62. ELM System Configuration Register (ELM\_SYSCONFIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-128. ELM System Configuration Register (ELM\_SYSCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	CLOCKACTIVITYOCP	0	OCP Clock activity when module is in IDLE mode (during wake up mode period).
		0	OCP Clock can be switch-off
		1	OCP Clock is maintained during wake up period
7-5	Reserved	0	Reserved
4-3	SIDLEMODE	0	Slave interface power management (IDLE req/ack control).
		0	FORCE Idle. IDLE request is acknowledged unconditionally and immediately. (Default <i>Dumb</i> mode for safety)
		1h	NO idle. IDLE request is never acknowledged.
		2h	SMART Idle. The acknowledgment to an IDLE request is given based on the internal activity.
		3h	Reserved - do not use
2	Reserved	0	Reserved
1	SOFTRESET	0	Module software reset. This bit is automatically reset by hardware (During reads, it always returns 0.). It has same effect as the OCP hardware reset.
		0	Normal mode.
		1	Start soft reset sequence.
0	AUTOGATING	0	Internal OCP clock gating strategy. (No module visible impact other than saving power.)
		0	OCP clock is free-running.
		1	Automatic internal OCP clock gating strategy is applied based on the OCP interface activity.

### 1.7.5.3 ELM System Status Register (ELM\_SYSSTATUS)

The ELM System Status Register (ELM\_SYSSTATUS) is shown in [Figure 1-63](#) and described in [Table 1-129](#).

**Figure 1-63. ELM System Status Register (ELM\_SYSSTATUS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-129. ELM System Status Register (ELM\_SYSSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0			Internal reset monitoring (OCP domain). Undefined since: From hardware perspective, the reset state is 0. From software user perspective, when the accessible module is 1.
		0	Reset is on-going
		1	Reset is done (completed)

### 1.7.5.4 ELM Interrupt Status Register (ELM\_IRQSTATUS)

This register doubles as a status register for the error-location processes. The ELM Interrupt Status Register (ELM\_IRQSTATUS) is shown in [Figure 1-64](#) and described in [Table 1-130](#).

**Figure 1-64. ELM Interrupt Status Register (ELM\_IRQSTATUS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-130. ELM Interrupt Status Register (ELM\_IRQSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	PAGE_VALID	0	Error-location status for a full page, based on the mask definition.
		0	Read: Error locations invalid for all polynomials enabled in the ECC_INTERRUPT_MASK register.
		1	Read: All error locations valid.
		0	Write: No effect.
8	PAGE_VALID	1	Write: Clear interrupt.
		0	Write: No effect.
7	LOC_VALID_7	0	Error-location status for syndrome polynomial 7.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
		0	Write: No effect.
7	LOC_VALID_7	1	Write: Clear interrupt.
		0	Write: No effect.
6	LOC_VALID_6	0	Error-location status for syndrome polynomial 6.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
		0	Write: No effect.
6	LOC_VALID_6	1	Write: Clear interrupt.
		0	Write: No effect.
5	LOC_VALID_5	0	Error-location status for syndrome polynomial 5.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
		0	Write: No effect.
5	LOC_VALID_5	1	Write: Clear interrupt.
		0	Write: No effect.
4	LOC_VALID_4	0	Error-location status for syndrome polynomial 4.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
		0	Write: No effect.
4	LOC_VALID_4	1	Write: Clear interrupt.
		0	Write: No effect.
3	LOC_VALID_3	0	Error-location status for syndrome polynomial 3.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
		0	Write: No effect.
3	LOC_VALID_3	1	Write: Clear interrupt.
		0	Write: No effect.




**Table 1-130. ELM Interrupt Status Register (ELM\_IRQSTATUS) Field Descriptions (continued)**

Bit	Field	Value	Description
2	LOC_VALID_2		Error-location status for syndrome polynomial 2.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
			Write: No effect.
		1	Write: Clear interrupt.
1	LOC_VALID_1		Error-location status for syndrome polynomial 1.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
			Write: No effect.
		1	Write: Clear interrupt.
0	LOC_VALID_0		Error-location status for syndrome polynomial 0.
		0	Read: No syndrome processed or process in progress.
		1	Read: Error-location process completed.
			Write: No effect.
		1	Write: Clear interrupt.

### 1.7.5.5 ELM Interrupt Enable Register (ELM\_IRQENABLE)

The ELM Interrupt Enable Register (ELM\_IRQENABLE) is shown in Figure 1-65 and described in Table 1-131.

**Figure 1-65. ELM Interrupt Enable Register (ELM\_IRQENABLE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-131. ELM Interrupt Enable Register (ELM\_IRQENABLE) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	PAGE_MASK	0	Page interrupt mask bit
		1	Disable interrupt. Enable interrupt.
7	LOCATION_MASK_7	0	Error-location interrupt mask bit for syndrome polynomial 7.
		1	Disable interrupt. Enable interrupt.
6	LOCATION_MASK_6	0	Error-location interrupt mask bit for syndrome polynomial 6.
		1	Disable interrupt. Enable interrupt.
5	LOCATION_MASK_5	0	Error-location interrupt mask bit for syndrome polynomial 5.
		1	Disable interrupt. Enable interrupt.
4	LOCATION_MASK_4	0	Error-location interrupt mask bit for syndrome polynomial 4.
		1	Disable interrupt. Enable interrupt.
3	LOCATION_MASK_3	0	Error-location interrupt mask bit for syndrome polynomial 3.
		1	Disable interrupt. Enable interrupt.
2	LOCATION_MASK_2	0	Error-location interrupt mask bit for syndrome polynomial 2.
		1	Disable interrupt. Enable interrupt.
1	LOCATION_MASK_1	0	Error-location interrupt mask bit for syndrome polynomial 1.
		1	Disable interrupt. Enable interrupt.
0	LOCATION_MASK_0	0	Error-location interrupt mask bit for syndrome polynomial 0.
		1	Disable interrupt. Enable interrupt.

### 1.7.5.6 ELM Location Configuration Register (ELM\_LOCATION\_CONFIG)

The ELM Location Configuration Register (ELM\_LOCATION\_CONFIG) is shown in [Figure 1-66](#) and described in [Table 1-132](#).

**Figure 1-66. ELM Location Configuration Register (ELM\_LOCATION\_CONFIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-132. ELM Location Configuration Register (ELM\_LOCATION\_CONFIG) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Reserved
26-16	ECC_SIZE	0-7FFh	Maximum size of the buffers for which the error-location engine is used, in number of nibbles (4-bits entities)
15-2	Reserved	0	Reserved
1-0	ECC_BCH_LEVEL	0 0h 1h 2h 3h	Error correction level. 4 bits. 8 bits. 16 bits. Reserved.

### 1.7.5.7 ELM Page Definition Register (ELM\_PAGE\_CTRL)

The ELM Page Definition Register (ELM\_PAGE\_CTRL) is shown in [Figure 1-67](#) and described in [Table 1-133](#).

**Figure 1-67. ELM Page Definition Register (ELM\_PAGE\_CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-133. ELM Page Definition Register (ELM\_PAGE\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved.
7	SECTOR_7	0-1	Set to 1 if syndrome polynomial 7 is part of the page in page mode. Must be 0 in continuous mode.
6	SECTOR_6	0-1	Set to 1 if syndrome polynomial 6 is part of the page in page mode. Must be 0 in continuous mode.
5	SECTOR_5	0-1	Set to 1 if syndrome polynomial 5 is part of the page in page mode. Must be 0 in continuous mode.
4	SECTOR_4	0-1	Set to 1 if syndrome polynomial 4 is part of the page in page mode. Must be 0 in continuous mode.
3	SECTOR_3	0-1	Set to 1 if syndrome polynomial 3 is part of the page in page mode. Must be 0 in continuous mode.
2	SECTOR_2	0-1	Set to 1 if syndrome polynomial 2 is part of the page in page mode. Must be 0 in continuous mode.
1	SECTOR_1	0-1	Set to 1 if syndrome polynomial 1 is part of the page in page mode. Must be 0 in continuous mode.
0	SECTOR_0	0-1	Set to 1 if syndrome polynomial 0 is part of the page in page mode. Must be 0 in continuous mode.

### 1.7.5.8 ELM\_SYNDROME\_FRAGMENT\_0\_i Register

The ELM\_SYNDROME\_FRAGMENT\_0\_i Register is shown in [Figure 1-68](#) and described in [Table 1-134](#).

**Figure 1-68. ELM\_SYNDROME\_FRAGMENT\_0\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-134. ELM\_SYNDROME\_FRAGMENT\_0\_i Register Field Descriptions**

Bit	Field	Value	Description
31-0	SYNDROME_0	0-FFFF FFFFh	Syndrom bits 0 to 31.

### 1.7.5.9 ELM\_SYNDROME\_FRAGMENT\_1\_i Register

The ELM\_SYNDROME\_FRAGMENT\_1\_i Register is shown in [Figure 1-69](#) and described in [Table 1-135](#).

**Figure 1-69. ELM\_SYNDROME\_FRAGMENT\_1\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-135. ELM\_SYNDROME\_FRAGMENT\_1\_i Register Field Descriptions**

Bit	Field	Value	Description
31-0	SYNDROME_1	0-FFFF FFFFh	Syndrom bits 32 to 63.

### 1.7.5.10 ELM\_SYNDROME\_FRAGMENT\_2\_i Register

The ELM\_SYNDROME\_FRAGMENT\_2\_i Register is shown in [Figure 1-70](#) and described in [Table 1-136](#).

**Figure 1-70. ELM\_SYNDROME\_FRAGMENT\_2\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-136. ELM\_SYNDROME\_FRAGMENT\_2\_i Register Field Descriptions**

Bit	Field	Value	Description
31-0	SYNDROME_2	0-FFFF FFFFh	Syndrom bits 64 to 95.

### 1.7.5.11 ELM\_SYNDROME\_FRAGMENT\_3\_i Register

The ELM\_SYNDROME\_FRAGMENT\_3\_i Register is shown in [Figure 1-71](#) and described in [Table 1-137](#).

**Figure 1-71. ELM\_SYNDROME\_FRAGMENT\_3\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-137. ELM\_SYNDROME\_FRAGMENT\_3\_i Register Field Descriptions**

Bit	Field	Value	Description
31-0	SYNDROME_3	0-FFFF FFFFh	Syndrome bits 96 to 127.

### 1.7.5.12 ELM\_SYNDROME\_FRAGMENT\_4\_i Register

The ELM\_SYNDROME\_FRAGMENT\_4\_i Register is shown in [Figure 1-72](#) and described in [Table 1-138](#).

**Figure 1-72. ELM\_SYNDROME\_FRAGMENT\_4\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-138. ELM\_SYNDROME\_FRAGMENT\_4\_i Register Field Descriptions**

Bit	Field	Value	Description
31-0	SYNDROME_4	0-FFFF FFFFh	Syndrome bits 128 to 159.

### 1.7.5.13 ELM\_SYNDROME\_FRAGMENT\_5\_i Register

The ELM\_SYNDROME\_FRAGMENT\_5\_i Register is shown in [Figure 1-73](#) and described in [Table 1-139](#).

**Figure 1-73. ELM\_SYNDROME\_FRAGMENT\_5\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 1-139. ELM\_SYNDROME\_FRAGMENT\_5\_i Register Field Descriptions**

Bit	Field	Value	Description
31-0	SYNDROME_5	0-FFFF FFFFh	Syndrome bits 160 to 191.

### 1.7.5.14 ELM\_SYNDROME\_FRAGMENT\_6\_i Register

The ELM\_SYNDROME\_FRAGMENT\_6\_i Register is shown in [Figure 1-74](#) and described in [Table 1-140](#).

**Figure 1-74. ELM\_SYNDROME\_FRAGMENT\_6\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-140. ELM\_SYNDROME\_FRAGMENT\_6\_i Register Field Descriptions**


Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	SYNDROME_VALID	0	This syndrome polynomial should not be processed.
		1	This syndrome polynomial must be processed.
15-0	SYNDROME_6	0-FFFFh	Syndrome bits 192 to 207.



### 1.7.5.15 ELM\_LOCATION\_STATUS\_i Register

The ELM\_LOCATION\_STATUS\_i Register is shown in [Figure 1-75](#) and described in [Table 1-141](#).

**Figure 1-75. ELM\_LOCATION\_STATUS\_i Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-141. ELM\_LOCATION\_STATUS\_i Register Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	ECC_CORRECTABL	0	Error-location process exit status.
		1	ECC error-location process failed. Number of errors and error locations are invalid. All errors were successfully located. Number of errors and error locations are valid.
7-5	Reserved	0	Reserved
4-0	ECC_NB_ERRORS	0-1Fh	Number of errors detected and located.

### 1.7.5.16 ELM\_ERROR\_LOCATION\_0-15\_i Registers

The ELM\_ERROR\_LOCATION\_0-15\_i Registers is shown in [Figure 1-76](#) and described in [Table 1-142](#).

**Figure 1-76. ELM\_ERROR\_LOCATION\_0-15\_i Registers**

31	13	12	0
Reserved		ECC_ERROR_LOCATION	
R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 1-142. ELM\_ERROR\_LOCATION\_0-15\_i Registers Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reserved
12-0	ECC_ERROR_LOCATION	0-1FFFh	Error-location bit address.

## 1.8 Interrupt Controller

The device provides three interrupt controller (INTC) modules, which handle interrupts at the device level:

### Cortex™-A8 MPU Subsystem Interrupt Controller

This INTC module is a single functional unit that is integrated in the Cortex-A8 multiprocessor core alongside Cortex-A8 processors. It provides:

- 128 hardware interrupt inputs
- Generation of interrupts by software
- Prioritization of interrupts
- Masking of any interrupts
- Distribution of the interrupts to the target Cortex-A8 processor(s)
- Tracking of the status of interrupts

For detailed information about this module, refer to the *A8 Interrupt Controller User's Guide*.


### Cortex™-M3 MPU Interrupt Controller

This module is also called a Nested Vectored Interrupt Controller (NVIC) and is integrated within each Cortex-M3 so the different interrupt lines are directly connected to each core. The interrupt mapping is the same for the two cores to facilitate parallel processing. The NVIC supports:

- 64 external interrupts (in addition to 16 Cortex-M3 internal interrupts), which are dynamically prioritized with 16 levels of priority defined for each core
- Low-latency exception and interrupt handling
- Prioritization and handling of exceptions
- Control of the local power management
- Debug accesses to the processor core

For detailed information about this module, refer to the *A8 Interrupt Controller User's Guide*.

[Figure 1-77](#) shows the top-level block diagram of the interrupt controller in this device.

**Figure 1-77. Interrupt Controllers in the Device**


## 1.9 Interconnect

This chapter describes the device interconnect.

---

**NOTE:** The L3 interconnect is instantiation of the NoC interconnect from Arteris, Inc. Arteris is a registered trademark of Arteris, Inc.

This document contains materials that are ©Arteris, Inc., and that constitute proprietary information of Arteris, Inc.

All materials and trademarks are used under license from Arteris, Inc. For additional information, see the Arteris Reference manuals, or contact Arteris, Inc.

NoC is an abbreviation for Network On Chip.

---

**NOTE:** The L4 interconnects are instantiations of the Sonics3220™ interconnect from Sonics, Inc.

This document contains materials that are ©2003-2009 Sonics, Inc., and that constitute proprietary information of Sonics, Inc.

SonicsMX and Sonics3220, are trademarks or registered trademarks of Sonics, Inc. All such materials and trademarks are used under license from Sonics, Inc. For additional information, see the SonicsMX or Sonics3220 Reference manuals, or contact Sonics, Inc.

SMX is an abbreviation for SonicsMX.

---

### 1.9.1 Interconnect Overview

#### 1.9.1.1 Terminology

- **Initiator** - Module able to initiate read and write requests to the chip interconnect (typically: processors, DMA, and more).
- **Target** - Unlike an initiator, a target module cannot generate read/write requests to the chip interconnect, but it can respond to these requests. However, it may generate interrupts or a DMA request to the system (typically: peripherals, memory controllers).

---

**NOTE:** A module can have several separate ports; therefore, a module can be an initiator and a target.

---

- **Agent** - Each connection of one module to one interconnect is done using an agent, which is an adaptation (sometimes configurable) between the module and the interconnect. A target module is connected by a target agent (TA), and an initiator module is connected by an initiator agent (IA).
  - **Interconnect** - The decoding, routing, and arbitration logic that enables the connection between multiple initiator modules and multiple target modules connected to it.
  - **Register target (RT)** - Special TA used to access the interconnect internal configuration registers.
  - **Data-flow signal** - Any signal that is part of a clearly identified transfer or data flow (typically: command, address, byte enables, and more). Signal behavior is defined by the protocol semantics.
  - **Sideband signal** - Any signal whose behavior is not associated to a precise transaction or data flow.
  - **Out-of-band error** - Any signal whose behavior is associated to a device error-reporting scheme, as opposed to in-band errors.
- 

**NOTE:** Interrupt requests and DMA requests are not routed by the interconnect in the device.

---


### 1.9.1.2 Architecture and Topology Overview

The device memory hierarchy includes four levels:

- Level 1 (L1) is internal to the central processing units (CPUs). It concerns data exchange with the internal Level1 cache memory subsystem, and it is the closest memory to the microprocessor unit (MPU) core.
- Level 2 (L2) typically refers to the interconnect that connects to the L2 Cache controller in the subsystem.
- The chip-level interconnect consists of one level 3 (L3) interconnect and up to three level 4 (L4) interconnects. It enables communication among the modules and subsystems in the device.

Figure 1-78 shows an overview of the L3 and L4 interconnect architecture.

- L3 handles many types of data transfers, especially exchanges with system-on-chip (SoC) Level 3 RAM or external memories (like DDR or Flash). L3 transfers data with a maximum width of 128 bits from the initiator to the target. The L3 interconnect is a little-endian platform.
- The L4 is composed of the following:
  - L4S: Includes the majority of the configuration interface for L3 system modules and peripheral interconnect.
  - L4F: Includes the main peripherals that require DMA access.

**Figure 1-78. System Interconnect**


Modules are connected to the interconnect through an IA for the initiator module and a TA for target modules.

### 1.9.1.2.1 L3 Port Mapping

Each initiator and target core is connected to the L3 interconnect through an NIU. The NIUs act as entry and exit points to the L3 Network on Chip – converting between the IP's OCP protocol and the NOC's internal protocol, and also include various programming registers. All ports are single threaded with tags used to enable pipelined transactions. The SoC interconnect includes:

#### Initiator Ports:

- L3Fast
  - ARM MPU 128-bit initiator Port 0
  - ARM MPU 64-bit initiator Port 1

- ARM MPU Port 0 is a special case 128-bit initiator which bypasses the L3
  - HD Video Processing SubSystem (HD-VPSS) 128-bit initiator Port0 and Port1
  - HDVICP2-0 128-bit initiator port
  - ISS 128 bit Initiator port.
  - 4 TPTC 128-bit read initiator ports
  - 4 TPTC 128-bit write initiator ports
  - Media Controller 64-bit initiator port
  - PCIe 64-bit initiator port
  - Ethernet subsystem
  - SATA0 32-bit initiator port
  - Debug Subsystem 32-bit initiator port
  - FDIF 32 bit Initiator port.
- L3Slow
  - USB 32-bit CPPI DMA initiator port
  - USB 32-bit Queue Manager initiator port
  - JTAG Interface 32-bit initiator port

**Target Ports:**

- L3Fast
  - DMM Tiler0 128-bit target port
  - DMM Tiler1 128-bit target port
  - HDVICP2-0 SL2 128-bit target port
  - 4 EDMA TC CFG 32-bit target ports
  - EDMA CC CFG 32-bit target port
  - Media Controller 64-bit target port
  - PCIe 64-bit target port
  - On Chip L3 SRAM 64-bit target port
  - HDVICP2-0 Host1 Control 32-bit target port
  - ISS 32 bit target port
  - MMCHS2 32 bit target port
  - Instrumentation L3 32-bit target port
  - 2 L4\_Fast peripheral 32-bit target ports
  - Debug target port
- L4Slow
  - 2 L4\_Slow peripheral 32-bit target ports
  - GPMC 32-bit target port
  - McASP0 32-bit target port
  - McASP1 32-bit target port
  - HDMI 32-bit target port
  - USB 32-bit target port

**1.9.1.2.2 Connectivity Matrix**

The table below lists the functional paths between the L3 interconnect master NIUs and L3 and L4 slave NIU agents. The functional paths in the figure are indicated by the following:

- A cell contains a “x” sign when a functional path exists.
- A cell is blank when a functional path does not exist.

Table 1-143. L3 Master/Slave Connectivity

MASTERS	SLAVES																				
	EDMA DMM Tiler/Lisa0	EDMA DMM Tiler/Lisa1	EDMA DMM ELLA	HDVICP2 SL2	HDVICP2 Hst	Media Controller	GPMC	PCIe Gen2 Slave	McASP 0/1	HDMI 1.3 Tx Audio	L4 HS Periph Port 0	L4 HS Periph Port 1	L4 Std Periph Port 0	L4 Std Periph Port 1	L3 Registers	EDMA TPTC0 - 3 CFG	EDMA TPCC	OCMC RAM	USB2.0 CFG	Imaging SS	SD2
ARM M1 (128-bit)			X																		
ARM M2 (64-bit)		X		X	X	X	X	X	X	X	X		X		X	X	X	X	X	X	X
HDVICP2 VDMA	X																	X			
HDVPSS Mstr0	X			X														X			
HDVPSS Mstr1		X		X														X			
SATA0	X			X			X											X			
EMAC SW	X			X														X			
USB2.0 DMA	X			X																	
USB2.0 Queue Mgr	X			X			X											X			
PCIe Gen2	X			X	X	X	X		X	X		X		X		X	X	X	X	X	X
Media Controller	X			X	X		X	X	X	X	X		X			X	X	X	X		X
DeBug Access Port (DAP)	X			X	X	X	X	X	X	X		X		X	X	X	X	X	X		
EDMA TPTC0 RD	X			X	X	X	X	X	X	X		X		X			X	X	X	X	X
EDMA TPTC0 WR		X		X	X	X	X	X	X	X		X		X			X	X	X	X	X
EDMA TPTC1 RD		X		X	X	X	X	X	X	X	X		X				X	X	X	X	X
EDMA TPTC1 WR	X			X	X	X	X	X	X	X	X		X				X	X	X	X	X
EDMA TPTC2 RD		X		X	X	X	X	X	X	X		X		X			X	X	X	X	X
EDMA TPTC2 WR	X			X	X	X	X	X	X	X		X		X			X	X	X	X	X
EDMA TPTC3 RD	X			X	X	X	X	X	X	X	X		X				X	X	X	X	X
EDMA TPTC3 WR		X		X	X	X	X	X	X	X	X		X				X	X	X	X	X
ISS		X																X			
FACE DET I/F		X																X			



The L4 interconnect is a non-blocking peripheral interconnect that provides low-latency access to a large number of low-bandwidth, physically-dispersed target cores. The L4 can handle incoming traffic from up to four initiators and can distribute those communication requests to and collect related responses from up to 63 targets.

The device provides two interfaces with L3 interconnect for high-speed and standard peripherals.

**Table 1-144. L4 Peripheral Connectivity<sup>(1)</sup>**

L4 PERIPHERALS	MASTERS					
	ARM Cortex-A8 M2 (64-bit)	EDMA TPTC0	EDMA TPTC1	EDMA TPTC2	EDMA TPTC3	PCIe
<b>L4 Fast Peripherals Port 0/1</b>						
EMAC SW	Port0	Port1	Port0	Port1	Port0	Port1
SATA0	Port0	Port1	Port0	Port1	Port0	Port1
<b>L4 Slow Peripherals Port 0/1</b>						
I2C0	Port0	Port1	Port0	Port1	Port0	Port1
I2C1	Port0	Port1	Port0	Port1	Port0	Port1
I2C2	Port0	Port1	Port0	Port1	Port0	Port1
I2C3	Port0	Port1	Port0	Port1	Port0	Port1
SPI0	Port0	Port1	Port0	Port1	Port0	Port1
SPI1	Port0	Port1	Port0	Port1	Port0	Port1
SPI2	Port0	Port1	Port0	Port1	Port0	Port1
SPI3	Port0	Port1	Port0	Port1	Port0	Port1
UART0	Port0	Port1	Port0	Port1	Port0	Port1
UART1	Port0	Port1	Port0	Port1	Port0	Port1
UART2	Port0	Port1	Port0	Port1	Port0	Port1
Timer1	Port0	Port1	Port0	Port1	Port0	Port1
Timer2	Port0	Port1	Port0	Port1	Port0	Port1
Timer3	Port0	Port1	Port0	Port1	Port0	Port1
Timer4	Port0	Port1	Port0	Port1	Port0	Port1
Timer5	Port0	Port1	Port0	Port1	Port0	Port1
Timer6	Port0	Port1	Port0	Port1	Port0	Port1
Timer7	Port0	Port1	Port0	Port1	Port0	Port1
Timer8	Port0	Port1	Port0	Port1	Port0	Port1
GPIO0	Port0	Port1	Port0	Port1	Port0	Port1
GPIO1	Port0	Port1	Port0	Port1	Port0	Port1
GPIO2	Port0	Port1	Port0	Port1	Port0	Port1
GPIO3	Port0	Port1	Port0	Port1	Port0	Port1
MMC/SD0/SDIO	Port0	Port1	Port0	Port1	Port0	Port1
MMC/SD1/SDIO	Port0	Port1	Port0	Port1	Port0	Port1
WDT0	Port0	Port1	Port0	Port1	Port0	Port1
RTC	Port0	Port1	Port0	Port1	Port0	Port1
SmartReflex0	Port0					
SmartReflex1	Port0					
Mailbox	Port0					
Spinlock	Port0					
HDVPSS	Port0	Port1	Port0	Port1	Port0	Port1
PLLSS	Port0					Port1
Control/Top Regs (Control Module)	Port0					Port1
PRCM	Port0					Port1

<sup>(1)</sup> X, Port0, Port1 = Connection exists.

**Table 1-144. L4 Peripheral Connectivity<sup>(1)</sup> (continued)**

L4 PERIPHERALS	MASTERS					
	ARM Cortex-A8 M2 (64-bit)	EDMA TPTC0	EDMA TPTC1	EDMA TPTC2	EDMA TPTC3	PCIe
ELM	Port0					Port1
HDMIPHY	Port0					Port1
DCAN0/1	Port0	Port1	Port0	Port1	Port0	Port1
OCPWP	Port0					Port0
McASP0 CFG	Port0	Port1	Port0	Port1	Port0	Port1
McASP1 CFG	Port0	Port1	Port0	Port1	Port0	Port1
SYNCTIMER32K	Port0	Port1	Port0	Port1	Port0	Port1

## **Power, Reset, and Clock Management (PRCM) Module**

---



---

This chapter discusses the function of the power, reset, and clock management module.

Topic	Page
<b>2.1 Introduction .....</b>	<b>254</b>
<b>2.2 Power Reset Clock Management Structure .....</b>	<b>262</b>
<b>2.3 Clock Generation and Management .....</b>	<b>264</b>
<b>2.4 Oscillator .....</b>	<b>278</b>
<b>2.5 DPLLS .....</b>	<b>280</b>
<b>2.6 DPLLLJ .....</b>	<b>282</b>
<b>2.7 Reset Management .....</b>	<b>288</b>
<b>2.8 Voltage and Power Domains .....</b>	<b>300</b>
<b>2.9 PRCM Registers .....</b>	<b>304</b>

## 2.1 Introduction

The device power-management architecture ensures maximum performance and operation time for user satisfaction (audio/video support) while offering versatile power-management techniques for maximum design flexibility, depending on application requirements. This section contains the following information:

- Power-management architecture building blocks for the device.
- State-of-the-art power-management techniques supported by the power-management architecture of the device.

### 2.1.1 Device Power-Management Architecture Building Blocks

To provide a versatile architecture supporting multiple power-management techniques, the power-management framework is built with three levels of resource management: clock, power, and voltage management.

These management levels are enforced by defining the managed entities or building blocks of the power-management architecture, called the clock, power, and voltage domains. A domain is a group of modules or subsections of the device that share a common entity (for example, common clock source, common voltage source, or common power switch). The group forming the domain is managed by a policy manager. For example, a clock for a clock domain is managed by a dedicated clock manager within the power, reset, and clock management (PRCM) module. The clock manager considers the joint clocking constraints of all the modules belonging to that clock domain (and hence, receiving that clock).

#### 2.1.1.1 Clock Management

The PRCM module manages the gating (that is, switching off) and enabling of the clocks to the device modules. The clocks are managed based on the requirement constraints of the associated modules. The following sections identify the module clock characteristics, management policy, clock domains, and clock domain management.

Each module within the device has specific clock input characteristic requirements. Based on the characteristics of the clocks delivered to the modules, the clocks are divided into two categories: interface clocks and functional clocks.

The interface clocks have the following characteristics:


- They ensure proper communication between any module/subsystem and the interconnect.
- In most cases, they supply the system interconnect interface and registers of the module.
- A typical module has one interface clock, but modules with multiple interface clocks may also exist (that is, when connected to multiple interconnect buses).
- Interface clock management is done at the device level.
- From the standpoint of the PRCM module, an interface clock is identified by an `_ICLK` suffix.

Functional clocks have the following characteristics:

- They supply the functional part of a module or subsystem.
- A module can have one or more functional clocks. Some functional clocks are mandatory, while others are optional. A module needs its mandatory clock(s) to be operational. The optional clocks are used for specific features and can be shut down without stopping the module activity.
- From the standpoint of the PRCM module, a functional clock is distributed directly to the related modules through a dedicated clock tree. It is identified with an `_FCLK` suffix.

[Figure 2-1](#) provides a representation of the functional and interface clocks.

Figure 2-1. Functional and Interface Clocks



### 2.1.2 Module-Level Clock Management

Each module in the device may also have specific clock requirements. Certain module clocks must be active when operating in specific modes, or may be gated otherwise. Globally, the activation and gating of the module clocks are managed by the PRCM module. Hence, the PRCM module must be aware of when to activate and when to gate the module clocks. The PRCM module differentiates the clock-management behavior for device modules based on whether the module can initiate transactions on the device interconnect (called master module or initiators) or cannot initiate transactions and only responds to the transactions initiated by the master (called slave module or targets). Thus, two hardware-based power-management protocols are used:

- Master standby protocol: Clock-management protocol between the PRCM and master modules
- Slave idle protocol: Clock-management protocol between the PRCM and slave modules

#### 2.1.2.1 Master Standby Protocol

This protocol is used to indicate that a master module must initiate a transaction on the device interconnect and requests specific (functional and interface) clocks for the purpose. The PRCM module ensures that the required clocks are active when the master module requests the PRCM module to enable them. This is called a module wake-up transition and the module is said to be functional after this transition completes. Similarly, when the master module no longer requires the clocks, it informs the PRCM module, which can then gate the clocks to the module. The master module is then said to be in standby mode. Although the protocol is completely hardware-controlled, software must configure the clock-management behavior for the module. This is done by setting the module register bit field <Module>\_SYSCONFIG.MIDDLEMODE or >Module>\_SYSCONFIG.STANDBYMODE (see Table 2-1). The behavior, identified by standby mode values, must be configured.

**Table 2-1. Master Module Standby-Mode Settings**

Standby Mode Value	Selected Mode	Description
0	Force-standby	The module unconditionally asserts the standby request to the PRCM module, regardless of its internal operations. The PRCM module may gate the functional and interface clocks to the module. This mode must be used carefully because it does not prevent the loss of data at the time the clocks are gated.
1h	No-standby	The module never asserts the standby request to the PRCM module. This mode is safe from a module point of view because it ensures that the clocks remain active. However, it is not efficient from a power-saving perspective because it never allows the output clocks of the PRCM module to be gated.
2h	Smart-standby	The module asserts the standby request based on its internal activity status. The standby signal is asserted only when all ongoing transactions are complete and the module is idled. The PRCM module can then gate the clocks to the module.
3h	Smart-standby wakeup-capable mode	The module asserts the standby request based on its internal activity status. The standby signal is asserted only when all ongoing transactions are complete and the module is idle. The PRCM module can then gate the clocks to the module. The module may generate (master-related) wake-up events when in STANDBY state. The mode is relevant only if the appropriate module mwakeup output is implemented.

The standby status of a master module is indicated by the CM\_<Power\_domain>\_<Module>\_CLKCTRL[x].STBYST bit in the PRCM module. [Table 2-2](#) describes the master module standby status.

**Table 2-2. Master Module Standby Status**

STBYST Bit Value	Description
0	The module is functional.
1	The module is in standby mode.

### 2.1.2.2 Slave Idle Protocol

This hardware protocol allows the PRCM module to control the state of a slave module. The PRCM module informs the slave module, through assertion of an idle request, when its clocks (interface and functional) can be gated. The slave can then acknowledge the request from the PRCM module and the PRCM module is then allowed to gate the clocks to the module. A slave module is said to be in IDLE state when its clocks are gated by the PRCM module. Similarly, an idled slave module may need to be wakened because of a service request from a master module or as a result of an event (called a wake-up event; for example, interrupt or DMA request) received by the slave module. In this situation the PRCM module enables the clocks to the module and then deasserts the idle request to signal the module to wake up. Although the protocol is completely hardware-controlled, software must configure the clock-management behavior for the slave module. This is done by setting the module register bit field <Module>\_SYSCONFIG.SIDLEMODE or <Module>\_SYSCONFIG.IDLEMODE (see [Table 2-3](#)). The behavior, listed in the Idle Mode Value column, must be configured by software.

**Table 2-3. Module Idle Mode Settings**

Idle Mode Value	Selected Mode	Description
0	Force-idle	The module unconditionally acknowledges the idle request from the PRCM module, regardless of its internal operations. This mode must be used carefully because it does not prevent the loss of data at the time the clock is switched off.
1h	No-idle	The module never acknowledges any idle request from the PRCM module. This mode is safe from a module point of view because it ensures that the clocks remain active. However, it is not efficient from a power-saving perspective because it does not allow the PRCM module output clock to be shut off, and thus the power domain to be set to a lower power state.

**Table 2-3. Module Idle Mode Settings (continued)**

Idle Mode Value	Selected Mode	Description
2h	Smart-idle	The module acknowledges the idle request basing its decision on its internal activity. Namely, the acknowledge signal is asserted only when all pending transactions, interrupts, or direct memory access (DMA) requests are processed. This is the best approach to efficient system power management.
3h	Smart-idle wakeup-capable mode	The module acknowledges the idle request basing its decision on its internal wakeup-capable mode activity. Namely, the acknowledge signal is asserted only when all pending transactions, interrupts, or DMA requests are processed. This is the best approach to efficient system power management. The module may generate (IRQ- or DMA-request-related) wake-up events when in IDLE state. The mode is relevant only if the appropriate module's wakeup output(s) is implemented.

The idle status of a slave module is indicated by the CM\_<Powerdomain>\_<Module>\_CLKCTRL[x] IDLEST bit field in the PRCM module. [Table 2-4](#) lists the possible idle status for a slave module.

**Table 2-4. Slave Module Idle Status**

IDLEST Bit	Idle Status	Description
0	Functional	The module is fully functional. The interface and functional clocks are active.
1h	In transition	The module is performing a wake-up or a sleep transition.
2h	Interface idle	The module interface clock is idled. The module may remain functional if using a separate functional clock.
3h	Full idle	The module is fully idle. The interface and functional clocks are gated.

For the idle protocol management on the PRCM module side, the behavior of the PRCM module is configured in the CM\_<Powerdomain>\_<Module>\_CLKCTRL[x] MODULEMODE bit field. Based on the configured behavior, the PRCM module asserts the idle request to the module unconditionally (that is, immediately when the software requests). [Table 2-5](#) describes the configurable behavior of MODULEMODE.

**Table 2-5. Slave Module Mode Settings in PRCM**

MODULE MODE Bit Value	Selected Mode	Description
0	Disabled	The PRCM module unconditionally asserts the module idle request. This request applies to the gating of the functional and interface clocks to the module. If acknowledged by the module, the PRCM module can gate all clocks to the module (that is, the module is completely disabled).
1h	Reserved	Reserved
2h	Enabled	This mode applies to a module when the PRCM module manages its interface and functional clocks. The functional clock to the module remains active unconditionally, while the PRCM module automatically asserts/deasserts the module idle request based on the clock-domain transitions. If acknowledged by the module, the PRCM module can gate only the interface clock to the module.
3h	Reserved	Reserved

In addition to the IDLE and STANDBY protocol, PRCM offers also the possibility to manage optional clocks, through a direct software control: "OptFclken" bit from programming register.

**Table 2-6. Module Clock Enabling Condition**

Clock Enabling Condition	Condition:	
	AND	OR
Clock associated with STANDBY protocol	Clock domain is ready	MStandby is de-asserted Mwakeup is asserted
Clock associated with IDLE protocol, as interface clock	Clock domain is ready	Idle status = FUNCT Idle status = TRANS SWakeup is asserted
Clock associated with IDLE protocol, as functional clock	Clock domain is ready	Idle status = FUNCT Idle status = TRANS Idle status = IDLE SWakeup is asserted
Optional clock	Clock domain is ready	OptFclken=Enabled (1)

### 2.1.3 Clock Domain

A clock domain is a group of modules fed by clock signals controlled by the same clock manager in the PRCM module (see Figure 2-2). By gating the clocks in a clock domain, the clocks to all the modules belonging to that clock domain can be cut to lower their active power consumption (that is, the device is on and the clocks to the modules are dynamically switched to ACTIVE or INACTIVE (GATED) states). Thus, a clock domain allows control of the dynamic power consumption of the device. The device is partitioned into multiple clock domains, and each clock domain is controlled by an associated clock manager within the PRCM module. This allows the PRCM module to individually activate and gate each clock domain of the device.

**Figure 2-2. Generic Clock Domain**




Figure 2-2 is an example of two clock managers: CM\_a and CM\_b. Each clock manager manages a clock domain. The clock domain of CM\_b is composed of two clocks: a functional clock (FCLK2) and an interface clock (ICLK1), while the clock domain of CM\_a consists of a clock (CLK1) that is used by the module as a functional and interface clock. The clocks to Module 2 can be gated independently of the clock to Module 1, thus ensuring power savings when Module 2 is not in use. The PRCM module lets software check the status of the clock domain functional clocks. The CM\_<Clock\_domain>\_CLKSTCTRL[x] CLKACTIVITY\_<FCLK/Clock name\_FCLK> bit in the PRCM module identifies the state of the functional clock(s) within the clock domain. Table 2-7 shows the possible states of the functional clock.




**Table 2-7. Clock Domain Functional Clock States**

CLKACTIVITY Bit	Status	Description
0	Gated	The functional clock of the clock domain is inactive
1	Active	The functional clock of the clock domain is running

**2.1.3.1 Clock Domain-Level Clock Management**

The domain clock manager can automatically (that is, based on hardware conditions) and jointly manage the interface clocks within the clock domain. The functional clocks within the clock domain are managed through software settings. A clock domain can switch between three possible states: ACTIVE, IDLE\_TRANSITION, and INACTIVE. Figure 2-3 shows the sleep and wake-up transitions of the clock domain between ACTIVE and INACTIVE states.

**Figure 2-3. Clock Domain State Transitions**



**Table 2-8. Clock Domain States**

State	Description
ACTIVE	Every nondisabled slave module (that is, those whose MODULEMODE value is not set to disabled) is put out of IDLE state. · All interface clocks to the nondisabled slave modules in the clock domain are provided. All functional and interface clocks to the active master modules (that is, not in STANDBY) in the clock domain are provided. All enabled optional clocks to the modules in the clock domain are provided.
IDLE_TRANSITION	This is a transitory state. Every master module in the clock domain is in STANDBY state · Every idle request to all the slave modules in the clock domain is asserted. The functional clocks to the slave module in enabled state (that is, those whose MODULEMODE values are set to enabled) remain active. All enabled optional clocks to the modules in the clock domain are provided.
INACTIVE	All clocks within the clock domain are gated. Every slave module in the clock domain (that is, those whose MODULEMODE is set to disabled or auto) is in IDLE state and set to disabled or auto mode. Every optional functional clock in the clock domain is gated.

Each clock domain transition behavior is managed by an associated register bit field in the CM\_<Clock domain>\_CLKSTCTRL[x] CLKTRCTRL PRCM module. [Table 2-9](#) describes the clock transition mode settings in the clock domain.

**Table 2-9. Clock Transition Mode Settings**

CLKTRCTRL Bit	Selected Mode	Description
0	Reserved	Reserved
1h	SW_SLEEP	A software-forced sleep transition. The transition is initiated when the associated hardware conditions are satisfied
2h	SW_WKUP	A software-forced clock domain wake-up transition is initiated
3h	Reserved	Reserved


## 2.1.4 Power Management

The PRCM module manages the switching on and off of the power supply to the device modules. To minimize device power consumption, the power to the modules can be switched off when they are not in use. Independent power control of sections of the device allows the PRCM module to turn on and off specific sections of the device without affecting the others.

### 2.1.4.1 Power Domain

A power domain is a section (that is, a group of modules) of the device with an independent and dedicated power manager (see [Figure 2-4](#)). A power domain can be turned on and off without affecting the other parts of the device.

**Figure 2-4. Power Domain Block Diagram**



To minimize device power consumption, the modules are grouped into power domains. A power domain can be split into a logic area (Table 2-11) and a memory area (Table 2-10).

**Table 2-10. States of a Memory Area in a Power Domain**

State	Description
On	The memory array is powered and fully functional.
Off	The memory array is powered down.

**Table 2-11. States of a Logic Area in a Power Domain**

State	Description
On	Logic is fully powered
Off	Logic power switches are off. All the logic (DFF) is lost.

### 2.1.4.2 Power Domain Management

The power manager associated with each power domain is assigned the task of managing the domain power transitions. It ensures that all hardware conditions are satisfied before it can initiate a power domain transition from a source to a target power state.

**Table 2-12. Power Domain Control and Status Registers**

Register/Bit Field	Type	Description
PM_<Power domain>_PWRSTCTRL[1:0] POWERSTATE	Control	Selects the target power state of the power domain. It is OFF or ON.
PM_<Power domain>_PWRSTST[1:0] POWERSTATEST	Status	Identifies the current state of the power domain. It is OFF or ON.
PM_<Power domain>_PWRSTST[2] LOGICSTATEST	Status	Identifies the current state of the logic area in the power domain. It is OFF or ON.
PM_<Power domain>_PWRSTST[5:4] MEMSTATEST	Status	Identifies the current state of the memory area in the power domain. It is OFF or ON.

### 2.1.4.3 Power-Management Techniques

The following section describes the state-of-the-art power-management techniques supported by the device.

#### 2.1.4.3.1 Adaptive Voltage Scaling

Adaptive voltage scaling (AVS) is a power-management technique based in Smart Reflex that is used for automatic control of the operating voltages of the device to reduce active power consumption. With Smart Reflex, power-supply voltage is adapted to silicon performance, either statically (based on performance points predefined in the manufacturing process of a given device) or dynamically (based on the temperature-induced real-time performance of the device). A comparison of these predefined performance points to the real-time on-chip measured performance determines whether to raise or lower the power-supply voltage. AVS achieves the optimal performance/power trade-off for all devices across the technology process spectrum and across temperature variation. The device voltage is automatically adapted to maintain performance of the device.

## 2.2 Power Reset Clock Management Structure

### 2.2.1 Introduction

The PRCM is structured using the architectural concepts presented in the 5000x Power Management Framework. This framework provides:

- A set of modular, reusable FSM blocks to be assembled into the full clock and power management mechanism.
- A register set and associated programming model.
- Functional sub-block definitions for clock management, power management, system clock source generation, and master clock generation.

The device supports an enhanced power management scheme based on:

- functional power domains:

Generic domains:

- AlwaysOn
- ISP
- HDVICP
- DSS

The PRCM provides the following functional features:

- Software configurable for direct, automatic, or a combination thereof, functional power domain state transition control
- Device power-up sequence control
- Device sleep / wake-up sequence control
- Centralized reset generation and management
- Centralized clock generation and management

The PRCM modules implement these general functional interfaces, further described in [Table 2-13](#):

- OCP configuration ports
- Direct interface to device boundary
- Power switch control signals
- Device control signals
- Clocks control signals
- Resets signals
- A set of power management protocol signals for each module to control and monitor standby, idle and wake-up modes (CM and PRM)
- Emulation signals

**Table 2-13. PRCM Functional Interfaces**

Interface	Description
OCP configuration ports	The OCP port for the PRCM module is used to control power, reset and wake-up Management.
OCP slave	PRCM implements a 32-bit OCP target interface.
Power switch control signals	The device has power domain switches over the device. This interface provides PRCM control over power domain switches and receives responses from the power domains which indicate the switch status. It also controls the isolation signals. The control for power domain switches will be latched in the PRCM Status Registers.

**Table 2-13. PRCM Functional Interfaces (continued)**

Interface	Description
Device control signals	This interface provides PRM management of several device-level features which are not specific to any single power domain. This PRCM interface controls signals to/from the device for global control: <ul style="list-style-type: none"> <li>• Device type coding</li> <li>• I/Os isolation control</li> </ul>
Clocks control signals	This interface gathers all clock inputs and outputs managed by PRCM modules.
Resets signals	This interface gathers all resets inputs and outputs managed by PRCM module.
Modules Power Management Control	Modules or subsystems in the device are split over two categories: <ul style="list-style-type: none"> <li>• <b>Initiator:</b> an initiator is a module able to generate traffic on the device interconnects (typically: processors, MMU, eDMA...). The PRCM module handles all initiator modules' power management interfaces: MStandby signal MWait signal.</li> <li>• <b>Target:</b> a target is a module that cannot generate traffic on the device interconnects, but that can generate interrupts or DMA request to the system (typically, peripherals). PRCM handles a power management handshake protocol with each module or subsystem. This protocol allows performing proper clock and power transition, taking into account each module activity or state. PRCM module handles all target modules' power management interfaces: SIdleReq signal, SIdleAck signal, FCLKEN signal. It also handles all target modules' wake-up: SWakeup signal. <b>Note:</b> Only USB and PCIe support SWakeup.</li> </ul>

## 2.3 Clock Generation and Management

PRCM provides a centralized control for the generation, distribution and gating of most clocks in the device. PRCM gathers externally generated clocks and device internally generated clocks (FAPLL clocks) for distribution to the other modules in the device. The PRCM module manages system clock generation.

### 2.3.1 Types of Clocks

The PRCM produces two types of clocks: interface and functional.


**Interface clocks:** these clocks primarily provide clocking for the system interconnect modules and the portions of device's functional modules which interface to the system interconnect modules. In most cases, the interface clock supplies the functional module's system interconnect interface and registers. For some modules, the interface clock is also used as functional clock. In this specification, interface clocks are represented by blue lines.

**Functional clock:** this clock supplies the functional part of a module or a sub-system. In some cases, a module or a subsystem may require several functional clocks: 1 or several main functional clock(s), 1 or several optional clock(s). A module needs its main clock(s) to be operational. Optional clocks are used for specific features and can be shutdown without stopping the module.

### 2.3.2 Clock Structure

The device has 12 on-chip PLLs at top level, and four additional inside hard macros (two of them in SERDES, one of them in CORTEX-A8 Subsystem and one inside CSI2). DPLLLJ includes bypass feature inside. The CORTEX-A8 Subsystem is a DPLLS instance. [Figure 2-5](#) shows the clock structure.

Figure 2-5. Clock Structure



**Table 2-14. PLL Names and Types**

PLL Name	PLL Type
DPLL_MPU (For CORTEX A8)	DPLLS
DPLL_ISP	DPLLLJ
DPLL_HDVICP	DPLLLJ
DPLL_L3	DPLLLJ
DPLL_DDR	DPLLLJ
DPLL_USB	DPLLLJ
DPLL_AUDIO	DPLLLJ
DPLL_HDMI	DPLLLJ
DPLL_VIDEO0	DPLLLJ
DPLL_VIDEO1	DPLLLJ
DPLL_DSS	DPLLLJ
DPLL_SATA_SERDES	DPLLLJ
DPLL_CSI2	DPLLLJ

The device has two reference clocks which are generated by on-chip oscillators or externally. The main oscillator on the device is 20 MHz (DEVOSC). Optionally, if DEVOSC is 20 MHz and a precise audio or video frequency is desired, a second oscillator (AUXOSC) may be utilized for video and/or audio PLLs (for example, 27, 22.5792 MHz or other frequency between 20-30 MHz). For instance, if a precise audio reference clock is needed, AUXOSC would provide this (for example, 22.5792 for 44.1k audio) and then the video clock must be derived from Video PLL based on a multiply/divide of 20 MHz (pre-divide in PLL allows precise 27 MHz multiples from 20 MHz reference).

It is also possible to have one off-chip VCXO to supply the AUXOSC reference clock and in this case, the on-chip oscillator will be bypassed.

In addition to the DEVOSC (20 MHz) and AUXOSC (20-30 MHz) reference clocks, there will be an optional external 100 MHz differential clock input for the PCIe SERDES. The SATA SERDES also provides references for EMAC switch IP (125 MHz for GMII, 50 MHz RMII, 5 MHz RGMII).

A separate 250 MHz reference is used for EMAC RGMII mode, this comes from a mux which also feeds the 1588 reference clock. This clock has multiple options (see SERDES and Ethernet clocking diagram), but defaults to VIDEO0 PLL. Therefore to use reset isolation, the user must use VIDEO0 PLL at 250 MHz, which is also a suitable 1588 reference clock rate.

There is third clock input for the RTC and GPIO0,1,2,3 and MMC0,1,2 debounce. This is an optional 32768 Hz clock input (no on-chip oscillator). Alternatively a fixed divider of the on-chip 20 MHz oscillator (DEVOSC) may be used to generate the 32768 Hz clock (provided by RTCDIVIDER) The 32k clock (regardless of source: pin or RTCDIVIDER source) is also used as optional reference for the eight timers, a reference clock for memory LDOs and bandgaps, and SYNCTIMER. The direct RTCDIVIDER output is also used as optional clock for WDT0 (Cortex™-A8 watchdog and as an optional clock source for ARM functional clock for very low power mode).

There are five individual clock mux instances that select between the DEVOSC and AUXOSC in the Main/Video/Audio PLL structures. In addition, the Cortex™-A8 subsystem clock has a mux to select between DEVOSC clock and RTCDIVIDER clock. The mux is controlled by the bit MPU\_CLKSRC.MPU\_SOURCE



### 2.3.3 Main PLL Clock Structure

The PLL clock structure includes the HDVICP L3, ISS, and DSS PLLs. Figure 2-6 shows the clock structure.

Figure 2-6. Main PLL Clock Structure




Table 2-15. Main PLL Clock Source

SYSCLK	Source	Destination
SYSCLK3	DPLL_HDVICP	To HDVICP
SYSCLK4	DPLL_L3	L3_FAST, OCP clock for Cortex-A8, HDVICP, expansion slot (master), MMU, ISS, TPTCs, HDVICP SL2, TPCC L3_MID, L4_FAST, ISS Media Controller, 3PGSW, SATA0, PCI ex, FDIF, DAP, OCMC RAM, MMCHS2.
SYSCLK6	DPLL_L3	L3_SLOW, L4_SLOW, OCP clock for UART0/1/2, I2C, SPI, SDIO, TIMER, GPIO, PRCM, McASP, GPMC, HDMI, WDT, Mailbox, Spinlock, SmartReflex, USB SS.
-	DPLL_ISP	Efuse control, MMU config, P1500, ELM, MMCHS0/1, ATL, FDIF configuration ISP/Media Controller
-	DPLL_DSS	DSS (proc, l3) also div2 of this clock (top level divider) goes to DSS proc_d2 and l4 clocks.

As shown in Table 2-15, each of the DPLLs can be configured as appropriate for the desired functional clock of each major core (HDVICP, ISS, DSS, L3/4, A8). They are entirely independent from one another other than the shared reference clock (DEVOSC) except for the DPLL\_L3, can optionally choose to use AUXOSC. This is useful as some IPs may use their L4 clock to derive other key frequencies so a slight change to L3/L4 speed could help achieve this while still being in reasonable range for L3/L4 functionality.

The DCAN0/1 functional clocks come from the 20 MHz oscillator to allow fixed rate for baud rate generation and minimal jitter (DEVOSC clock versus PLL clock). The Smart Reflex sensor clock comes from fixed DEVOSC oscillator (20MHz) and the VTP controller clock comes from DEVOSC/2 (fixed /2 divider at top level) such that the frequency of these is the same across all operating points (OPPs).

Table 2-16 lists the divide ratios supported for each of the divider in Main PLL.

**Table 2-16. Main PLL Supported Configurable Dividers**

PLL Source	Destination	Control Bit Filed	Divider	Supported Divide Ratios	Default Value
DPLL_IVA	IVA Clocks	CM_SYSCLK3_CLKSEL.[CLKSEL]	B	1/1, 1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1-1

**Table 2-17. Clock Multiplexing Used With Main PLLs**

Mux	Mux Source 0	Mux Source 1	Control Bit Field
DPLL_L3 Input Clock Mux	DEVOSC	AUXOSC	OSC_SRC.L3_PLL_SOURCE (control module register)
DPLL_MPU Clock Source	DEVOSC	RTC_DIVIDER_OUTPUT	MPU_CLKSRC.MPU_SOURCE

### 2.3.4 USB PLL Clock Structure

Figure 2-7 shows the structure of the USB PHY. The PRCM gets the inputs from the divide by 5 output of the PLL for clocking the UART and CSI2PHY. These are driven by the DPLL\_USB (DPLLJ), SYSCLK10 which is 48 MHz and goes to SPI0,1,2,3, I2C0,1,2,3, UART0,1,2, and the CEC clock of HDMI wrapper. SYSCLK8 is used to generate 192 MHz to MMC0,1,2. A fixed 96 MHz clock must also be provided for the CSI2 PHY.

**Figure 2-7. USB PLL Clock Structure**





Table 2-18 shows supported divide ratios for dividers in PRCM.

**Table 2-18. USB PLL Supported Dividers**

PLL Source	Destination	Control Bit Filed	Divider	Supported Divide Ratios	Default Value
PLL_USB	SPI0/1/2/3,I2C0/1/2/3, UART0/1/2, HDMI CEC	CM_SYSCLK10_CLKSEL.[CLKSEL]	B	1/1, 1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/1

### 2.3.5 DDR PLL Clock Structure

Figure 2-8 shows the DDR PLL. The DDR EMIF could run at 200 MHz clock (mDDR mode) or 400 MHz clock (DDR2/3 modes). DMM is synchronous to the DDR EMIF controller.



**NOTE:** Each EMIF must be configured to the same rate due to the shared PLL (If different memory configurations are used even with same rates, there could be some performance impact through DMM for asymmetrical configurations when interleaving, yet it will be functional).

### 2.3.6 SERDES and Ethernet Clock Structure

Figure 2-9 shows the SERDES and Ethernet clocking. The SATA SERDES reference input is driven from the 20 MHz on-chip oscillator. The SATA SERDES also provides reference clocks to the Ethernet GMII (125 MHz) and RMII (50 MHz) and RGMII 5 MHz clock. Ethernet clocking provides several options to receive or output the RMII reference clock from a pin. This mux is controlled by the bit RMII\_REFCLK\_SRC.REFCLK\_SOURCE in the control module. Also, several clock sources are required for the 1588 reference clock (cpts\_rft\_clk), also shown in Figure 2-9.

This 1588 reference clock also feeds the RGMII 250 MHz reference clock in case of RGMII. To use reset isolation, the VIDEO0 PLL option must be used for this clock since the clock mux control is not reset-isolated and VIDEO0 is the default clock. Note that 250 MHz is also a suitable frequency for 1588 reference. Also note that the use of this clock also means that VIDEO0 cannot be set to 54 MHz to support AVDAC use, which is a use case limitation. To use AVDAC you lose the reset isolation feature and select another clock.

The PCIe SERDES always requires its reference clock to be sourced from an external 100 MHz reference from the LJCB input pads.

The SATA SERDES could optionally use the external 100 MHz reference as well (same LJCB inputs as used for PCIe). This may be practical if spread spectrum clocking (SSC) is desired to reduce EMI on the SATA interface and especially if such clock is already present due to PCIe usage. If the clock is not present, then using the DEVOSC 20 MHz reference for SATA SERDES is another solution.

**Note:** The PLL inside of SATA SERDES is isolated from the rest of the SERDES naturally by design. The PLL may remain active while the rest of the SERDES is put in low power mode (feature of SERDES). The control to the PLL within SERDES is located at top level in the control module to allow the ability to keep PLL in its active/configured state for reset-isolation of Ethernet.

A low power option is included with an ECO to allow the Ethernet clocks to be derived from `cpts_rft_clk` instead of the SATA SERDES. This allows turning off of both SERDES macros and the corresponding clock. The `cpts_rft_clk` in this case has to be a fixed 250MHz clock (therefore cannot be used as IEEE1588 reference clock that can vary from 250-300 MHz). See details of the ECO in the clock diagram. The control for this ECO is from SMA1 register in the control module.

The clock for the Ethernet can be driven from SATA SERDES. The control for this ECO is also from SMA1 register in the control module. This change was made to accommodate the new placement of SATA0 SERDES and the clocking tree that resulted from that.

Figure 2-9. SERDES and Ethernet Clock Structure




Table 2-19. Clock Multiplexing Used With SERDES PLL

Mux	Mux Source 0	Mux Source 1	Mux Source 2	Mux Source 3	Mux Source 4	Bit Field
Cpts_RFT_CLK source Mux	VIDEO0_PLL_OUT	VIDEO1_PLL_OUT	AUDIO_PLL_OUT	VIDEO_PLL_CLK2	L3_PLL_OUT	RMII_REFCLK_SRC.CPTS_RFT_CLK
RMII Ref Clk Mux	50 MHz SATA SerDes	REFCLK_PIN				RMII_REFCLK_SRC.REFCLK_SOURCE


### 2.3.7 Video PLL Clock Structure

As shown in Figure 2-10, there are three DPLLJs for video. Each of the video PLLs (PLL\_VIDEO0, PLL\_VIDEO1, PLL\_HDMI), can be optionally fed from DEVOSC (20 MHz) or AUXOSC (20-30 MHz osc). Deriving a 54/27 MHz clocks from 20 MHz PLL reference is useful in case it is desired to use AUXOSC instead for an precise audio frequency crystal (for example, 22.5792). Because the device uses DPLLJ, this is easy to achieve, as the user may pre-divide (for example, to 1 or 2 MHz) and then multiply up to 27 or 54MHz.

PLL\_VIDEO0 supplies the SD VENC clock to display subsystem directly. This clock is always 54 MHz. PLL\_HDMI provides clock to HD\_VENC\_D\_CLK either directly or via HDMI wrapper logic. This clock is used by the display subsystem to derive DVO1 clock (vout1). HD\_VENC\_D\_CLK needs to support 13.5 MHz, 27 MHz, 54 MHz, 74.25 MHz, 148.5 MHz, 162 MHz and 165 MHz frequencies. It supports 1000/1001 times all of these frequencies (for example, via fractional multiply adjustment). PLL\_VIDEO1 supplies clock to HD\_VENC\_G\_CLK of display subsystem which is used to derive the DVO2 clock (vout0). This clock has similar frequency requirements as HD\_VENC\_D\_CLK.

Optionally the HD\_VENC\_G\_CLK could also be fed from PLL\_HDMI. HD\_VENC\_G (DVO2) has similar frequency requirements, and supports independent frequency from HDMI/DVO1. This addresses the requirements for two digital displays on DVO2 and DVO1 with different resolutions and or timings.

Figure 2-10. Video Clock Structure



The device has options for DCXO/VCXO type feature to adjust video frequency on the fly: Use an off-chip VCXO on AUXOSC\_ (can feed clock to AUXOSC XI pad and run AUXOSC in bypass). This provides the most smooth, low jitter solution.

The HDMI PHY requires a high speed clock (up to 1.85 GHz) from a dedicated DPLLJ. From this clock a TMDS clock is derived which is 1/10 the high speed clock and which is driven to the HDMI wrapper. The clock to DSS used to generate PCLK is equal to TMDS clock /1, /1.25 or /1.5 depending on deep color mode. The HDMI wrapper provides a shaped clock for this purpose. This clock is muxed into the DSS clock inputs.

**Note:** If any of the three video PLLs are not needed for video, any of these can be optionally used to generate a second audio master frequency, as the sources are muxed and routed to the Audio pll clk4 input of the PRCM and to ATL references (see Figure 2-11).

**Table 2-20. Video PLL Supported Dividers**

Control Bit Filed	Divider	Supported Divide Ratios	Default Value
CM_VPD1_CLKSEL [CLKSEL]	D1	1/1,1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/8
CM_VPB3_CLKSEL [CLKSEL]	B3	1/1,1/2, 1/22	1/22
CM_VPC1_CLKSEL [CLKSEL]	C1	1/1,1/2, 1/22	1/22

**Table 2-21. Clock Multiplexing Used With Video PLLs**

Mux	Mux Source 0	Mux Source 1	Mux Source 2	Bit Field
DPLL_VIDEO0 Source Mux	DEVOSC	AUXOSC		OSC_SRC.VIDEO0_PLL_SOURCE
DPLL_VIDEO1 Source Mux	AUXOSC	AUXOSC		OSC_SRC.VIDEO1_PLL_SOURCE
DPLL_HDMI Source Mux	DEVOSC	AUXOSC		OSC_SRC.HDMI_PLL_SOURCE
VIDEO_PLL_CLK2 Mux	HDMI_PLL_CLKOUT	VIDEO_M_PCLK		VIDEO_PLL_CLKSRC.VIDEO_PLL_CLK2_SOURCE
VIDEO_PLL_CLK Mux	VIDEO0_PLL_OUT	HDMI_PLL_OUT	VIDEO1_PLL_OUT	VIDEO_PLL_CLKSRC.VIDEO_PLL_OUT_MUX_SOURCE
Video_PLL_xref_Clk_mux		DEVOSC	AUXOSC	VIDEO_PLL_CLKSRC
HD_VENC_G_CLK Source Mux	VIDEO1_PLL_OUT	VIDEO_PLL_CLK2 from VIDEOPLL_CLK2 Mux		VIDEO_PLL_CLKSRC.HD_VENC_G_CLK_SOURCE

### 2.3.8 Audio PLL Clock Structure

Audio clocking is based on a single dedicated Audio PLL which is a DPLLLJ. It provides several options for other sources of audio clocks including directly using AUXOSC input pad (drive clock onto AUXOSC XI pad and use AUXOSC in bypass), external pins (XREF\_CLK0,1,2) and optionally using any of the video PLLs (PLL\_VIDEO0, PLLVIDEO1, PLL\_HDMI; for example, if any of these resources are not used for video).

Figure 2-11. Audio Clock Structure




Table 2-22. Audio Frequencies

Sampling Frequency (KHz)	Over-Sample Rate					
	128	256	384	512	768	1024
16	2.0480	4.0960	6.1440	8.1920	12.2880	16.3840
22.05	2.8224	5.6448	8.4672	11.2896	16.9344	22.5792
24	3.0720	6.1440	9.2160	12.2880	18.4320	24.5760
32	4.0960	8.1920	12.2880	16.3840	24.5760	32.7680
44.1	5.6448	11.2896	16.9344	22.5792	33.8688	45.1584
48	6.1440	12.2880	18.4320	24.5760	36.8640	49.1520
64	8.1920	16.3840	24.5760	32.7680	49.1520	65.5360
88.2	11.2896	22.5792	33.8688	45.1584	67.7376	90.3168
96	12.2880	24.5760	36.8640	49.1520	73.7280	98.3040
128	16.3840	32.7680	49.1520	65.5360	98.3040	131.0720
176.4	22.5792	45.1584	67.7376	90.3168	135.4752	180.6336
192	24.5760	49.1520	73.7280	98.3040	147.4560	196.6080

Refer back to Figure 2-11 to see the connection of audio clocks to McASP0,1 and HDMI modules. In addition to the mux options provided inside PRCM, top-level muxes provide for ATL to share any of the audio clock sources as well as to add path from any of the sources to McASP0,1 or HDMI. Notice also that the McASP peripherals also have a setup of clock muxes to feed various clocks to their AHCLKX and AHCLKR inputs. Since there are six McASPs, rather than pin mux all 12 possible AHCLKX and AHCLKR pins, there are three loosely dedicated pins referred to as XREF\_CLK0,1,2 which are used as optional sources for all of the McASP AHCLK ports as well as for various other timing functions (for example,

dmtimer, STC, and more). Any function which optionally uses an XREF\_CLK0,1,2 pin as an input timing reference should use the signal coming off the input pad itself (and not through pin muxing logic). This is because some timing sources are also optionally routed as an output to these pins (for example, ATL clock out and McASP AHCLKX outputs), in which case another peripheral could use that same pin as an input timing reference.

**Note:** Similar to the video case, there are several options for implementing adjustments to audio clocks. The smoothest is external VCXO (for example, on AUXOSC). For McASPs one can also use the ATL clock outputs as reference which is adjusted via ATL register writes.

**Table 2-23. Audio PLL Supported Dividers**

Control Bit Filed	Divider	Supported Divide Ratios	Default Value
CM_APA_CLKSEL[CLKSEL]	A	1/1,1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/1
CM_SYSCLK19_CLKSEL[CLKSEL]	B	1/1,1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/1
CM_SYSCLK20_CLKSEL[CLKSEL]	C	1/1,1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/1
CM_SYSCLK21_CLKSEL[CLKSEL]	D	1/1,1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/1
CM_SYSCLK22_CLKSEL[CLKSEL]	E	1/1,1/2, 1/3, 1/4, 1/5, 1/6, 1/7, 1/8	1/1

A fixed 32,768 Hz clock is provided on PRCM SYSCLK18. This clock has two sources. The Audio PLL Clock1 which is fed from a fixed divider (RTCDIVIDER) on the 20 MHz clock, and the “clkIn32” input pin. SYSCLK18 provides clock for: RTC, DMTIMER1..7 (optional via mux), bandgaps, synctimer and debounce circuit for MMC0,1,2 and GPIO0,1,2,3.

**Table 2-24. Audio PLL Clock Sources**

Mux	Source 0	Source 1	Source 2	Source 3	Source 4	Source 5	Source 6	Source 7	Bit Field
DPLL AUDIO SOURCE Mux	DEVOSC	AUXOSC							OSC_SRC.AUDIO_PLL_SOURCE
SYSCLK18 Source Mux1	RTCDIVIDER_OUT	CLKIN32_PIN							SYSCLK18_CLKSRC.SYSCLK18_SOURCE
SYSCLK18 CLK SEL Mux	32 Khz clock from SYSCLK18 Source Mux 1	Audio PLL generated Clock after Divider A							CM_SYSCLK18_CLKSEL.CLKSEL
MCASP0_A HCLKX_PI Mux	AUD_CLKIN_0	AUD_CLKIN_1	AUD_CLKIN_2	AUXOSC_X_1	ATCLK0	ATCLK1	ATCLK2	ATCLK3	MCASP_AHCLKX_SOURC.C.MCASP0_AHCLKX_SOURCE
MCASP0_A HCLKR_PI Mux	AUD_CLKIN_0	AUD_CLKIN_1	AUD_CLKIN_2	AUXOSC_X_1	ATCLK0	ATCLK1	ATCLK2	ATCLK3	MCASP_AHCLKR_SOURC.C.MCASP0_AHCLKR_SOURCE
MCASP1_A HCLKX_PI Mux	AUD_CLKIN_0	AUD_CLKIN_1	AUD_CLKIN_2	AUXOSC_X_1	ATCLK0	ATCLK1	ATCLK2	ATCLK3	MCASP_AHCLKX_SOURC.C.MCASP1_AHCLKX_SOURCE
MCASP1_A HCLKR_PI Mux	AUD_CLKIN_0	AUD_CLKIN_1	AUD_CLKIN_2	AUXOSC_X_1	ATCLK0	ATCLK1	ATCLK2	ATCLK3	MCASP_AHCLKR_SOURC.C.MCASP1_AHCLKR_SOURCE



**Table 2-24. Audio PLL Clock Sources (continued)**


Mux	Source 0	Source 1	Source 2	Source 3	Source 4	Source 5	Source 6	Source 7	Bit Field
McASP0 Aux Clk Mux	SYSCLK20	SYSCLK21	SYSCLK22						CM_AUDIO_CLK_MCAS_P0_CLKSEL
McASP1 Aux Clk Mux	SYSCLK20	SYSCLK21	SYSCLK22						CM_AUDIO_CLK_MCAS_P1_CLKSEL
HDMI_i2s_clk_mux	PRCM output i2s_mclk	AUD_CLKIN_0	AUD_CLKIN_1	AUD_CLKIN_2	OSC_XI				HDMI_I2S_CLKSRC.HDMI_I2S_SOURCE

### 2.3.9 Timer Clock Structure


The output of RTCDIVIDER is also taken directly to optionally feed the WDT0 watchdog (Cortex-A8 watchdog). The external 32k clock is not an option for WDT0. The other option for WDT0 is internal RCOSC32 oscillator. RTCDIVIDER output may also be optionally used as ARM functional clock (via mux) for very low power operation (for example, waiting in loop to bring clocks/system back up to full rate).

The following figures show the optional functional/reference clocks for DMTIMER1..8 and the functional/reference clocks for the watchdog (WDT0) and the Synctimer (which is available for generic use).

**Figure 2-12. Timer Clock Structure**



**Figure 2-13. Watchdog and Sync Timer Clock Structure**



**Table 2-25. Timer Clock Structure**


Dmtimer1 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 1_SOURCE
Dmtimer2 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 2_SOURCE
Dmtimer3 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 3_SOURCE
Dmtimer4 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 4_SOURCE
Dmtimer5 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 5_SOURCE
Dmtimer6 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 6_SOURCE
Dmtimer7 Func Clk Mux	SYSCLK18	AUD_CLKIN0	AUD_CLKIN1	AUD_CLKIN2	DEVOSC output	AUXOSC_XI	TCLK Pin	Reserved	DMTIMER_CLK SRC.DMTIMER 7_SOURCE
WDT Clk mux	RTCDIVIDER_OUT	RCOSC 32K OUT							WDT0_CLKSRC.WDT_SOURCE

### 2.3.10 Device Clocking from External Sources

As shown in [Section 2.3.10](#), AUXOSC (20-30MHz) and DEVOSC (20 MHz) crystals will be connected to generate the reference clocks. It will also be possible to supply AUXOSC using an off-chip VCXO. A 100 MHz external differential clock must be used for PCIe. SATA uses 20 MHz oscillator as a reference.


Output clock SYSCLK\_OUT can deliver clock outputs of each PLL. CM\_CLKOUT\_CTRL Register controls the Clock selection and division ratio.

Figure 2-14. Device Clocking External Clock Sources



### 2.3.11 Clock Output Pin

The device has two clock output options. When chosen from the mux, the PLL clocks can be divided further before being exported out. The clock out is controlled by the register CM\_CLKOUT\_CTRL. The Clkout also has an enable option CM\_CLKOUT\_CTRL.CLKOUTEN.

**Figure 2-15. Clock Output Pin Options**

**Table 2-26. Clkout Divider Options**

Control Bit Filed	Divider	Supported Divide Ratios	Default Value
CM_CLKOUT_CTRL[CLKOUT 2DIV]	A	1/1, 1/2, 1/4, 1/8, 1/16	1/1

The Clkout is controlled by two mux options. Refer to the CLKOUTMUX register for more details on the options of CLKOUT multiplexing.

## 2.4 Oscillator

As discussed in previous sections, the device will need two conventional on-chip oscillators: DEVOSC and AUXOSC.

Figure 2-16 shows the conventional oscillator connections. DEVOSC is always needed and is intended to run always at 20MHz. AUXOSC is optional for video/audio reference and can run at any desired frequency in range of 20-30 MHz (for example, typically could be 27 MHz or 22.5792 MHz). Table 2-27 and Table 2-28 show the settings for the two on-chip oscillators.

Figure 2-16. Oscillator Connection




Table 2-27. AUXOSC Oscillator Settings

Pin	Value
sw1	1 (select 15-35 MHz range)
sw2	0 (select 15-35 MHz range)
gz	MMR (Default 0 - Setting this to "1" will disable the oscillator)
resselect	MMR (Default 0 - Use internal feedback resistor)

Table 2-28. DEVOSC Oscillator Settings


Pin	Value
sw1	1 (select 15- 20 MHz range)
sw2	0 (select 15-20 MHz range)
gz	Controlled solely by Deep Sleep control logic (Default 0 - Deep sleep control logic sets to "1" to disable the oscillator while in deep sleep)
resselect	MMR (Default 0 - Use internal feedback resistor)

**NOTE:** To enter deep sleep, the software must configure the desired sense of the wakeup (OSC\_WAKE pin) and write to AUXOSC\_CTRL.GZ in the control module to force a hardware mechanism to shut down DEVOSC. DEVOSC will be cleanly re-started upon a wakeup event (rising or falling edge on the OSC\_WAKE pin depending on configured sense before going into deep sleep). Note that in case of external oscillator/vcxo, a clock can directly be connected to XI pin and oscillator will be put in bypass mode.

## 2.5 DPLLS

The DPLLS is a high resolution frequency synthesizer PLL with built in level shifters which allows the generation of frequencies upto 1GHz. DPLLLJ has a pre-divide feature which allows the user to divide, for instance, a 20 MHz or 27 MHz reference clock to 1 MHz and then multiply up to 1 GHz maximum. All PLLs will come up in bypass mode at reset. SW needs to program all the PLL settings appropriately and then wait for PLL to be locked. Once it is locked, then PLLs can be taken out of bypass mode. The Cortex™-A8 PLL is of this type.

**Figure 2-17. DPLLS Clocks Structure**



The DPLLS has three input clocks:

- CLKINP : Reference input clock
- CLKINPULOW : Low frequency input clock for bypass mode only
- CLKINPHIF : High Frequency Input Clock for post-divider M3
- The DPLLS has four output clocks:
- CLKOUTHIF : High Frequency Output Clock from Post divider M3
- CLKOUTX2 : Secondary 2x Output
- CLKOUT : Primary output clock
- DCOCLKLDO : Oscillator(DCO) output clock with no bypass

The DPLL has internal clocks: REFCLK (Internal reference clock) and BCLK.

### 2.5.1 DPLLS Frequency Range

The internal reference clock, REFCLK, is generated by dividing the input clock CLKINP by the programmed value  $N+1$ . The entire loop of the PLL runs on the REFCLK. Here,  $REFCLK = CLKINP/(N+1)$ .

### 2.5.2 DPLLS Fractional M-divider Programming

The frequency multiplication factor  $M$  can be programmed as fractional. This is achieved by having a sigma delta feedback divider ( $M$ ). A fractional value (FractionalM) of 18 bits is supported enabling control to an accuracy of 1ppm. Fractional synthesis is not absolutely free in all cases, there is jitter overhead associated with it. To maintain 2.5% period jitter  $M$  should be greater than 100 (TBD) for the default DPLL loop bandwidth (BW) setting. Allowing programmability of loop BW is also being evaluated to better control the jitter at lower  $M$  values.

$M$  is the software-configured Integer Feedback Multiplier Value.

$N$  is the software-configured Input Divider Value.

M2 is the software-configured post-divider value  
 N2 is the software-configured Bypass divider value.  
 Frac M is software-configured Fractional Feedback Multiplier.  
 M3 is the software-configured additional divider

### 2.5.3 DPLLS Clock Functions

The DPLL clock functions are shown in the figures below:

**Table 2-29. Clock Functions**

Output Clocks in Locked Condition		
REGM4XEN=0		
Pin Name	Frequency	Comments
CLKOUT	$[M/(N+1)] * CLKINP * [1/M2]$	
CLKOUTX2	$2 * [M/(N+1)] * CLKINP * [1/M2]$	
DCOCLKLDO	$2 * [M/(N+1)] * CLKINP$	
CLKOUTHIF	CLKINPHIF/M3	CLKINPHIFSEL=1
	$2 * [M/(N+1)] * CLKINP * [1/M3]$	CLKINPHIFSEL=0
REGM4XEN=1		
Pin Name	Frequency	Comments
CLKOUT	$[4M/(N+1)] * CLKINP * [1/M2]$	
CLKOUTX2	$2 * [4M/(N+1)] * CLKINP * [1/M2]$	
DCOCLKLDO	$2 * [4M/(N+1)] * CLKINP$	
CLKOUTHIF	CLKINPHIF/M3	CLKINPHIFSEL=1
	$2 * [4M/(N+1)] * CLKINP * [1/M3]$	CLKINPHIFSEL=0
Output Clocks before Lock and during Relock Modes		
Pin Name	Frequency	Comments
CLKOUT	CLKINP/(N2+1)	ULOWCLKEN=0
	CLMKINPULOW	ULOWCLKEN=1
CLKOUTX2	CLKINP/(N2+1)	ULOWCLKEN=0
	CLKINPULOW	ULOWCLKEN=1
DCOCLKLDO	Low	
CLKOUTHIF	CLKINPHIF/M3	CLKINPHIFSEL=1
	Low	CLKINPHIFSEL=0

Note: Since M3 divider is running on the internal LDO domain, in the case when CLKINPHIFSEL='1,' CLKOUTHIF could be active only when internal LDO is ON. Hence, whenever LDOPWDN goes low to high to powerdown LDO (happens when TINITZ activated / when entering slow relock bypass mode), output CLKOUTHIF will glitch and stop. To avoid this glitch, it is recommended to gate CLKOUTHIF using control CLKOUTHIFEN before asserting TINITZ / entering any slow relock bypass mode Frequency Range (MHz)

The below mentioned table gives the Min and Max Values of the Clock generation supported by PLLs.

**Table 2-30. Frequency Ranges**

Clock	Type	Min Frequency	Max Frequency				
			119% OPP	100% OPP	80% OPP	50% OPP	25% OPP
CLKINP	Input	0.032 MHz	52 MHz	52 MHz	52 MHz	52 MHz	52 MHz
REFCLK	Input	0.032 MHz	52 MHz	52 MHz	52 MHz	52 MHz	26 MHz
CLKINPULOW	Input	0.001 MHz	952 MHz	800 MHz	640 MHz	400 MHz	200 MHz
BCLK	Input	0.001 MHz	94.2 MHz	78.5 MHz	62.8 MHz	39.25 MHz	19.6 MHz

**Table 2-30. Frequency Ranges (continued)**

Clock	Type	Min Frequency	Max Frequency				
			119% OPP	100% OPP	80% OPP	50% OPP	25% OPP
CLKINPHIF	Input	10 MHz	1000 MHz	1000 MHz	800 MHz	500 MHz	250 MHz
CLKOUT	Output	10 MHz	1000 MHz	1000 MHz	800 MHz	500 MHz	250 MHz
CLKOUTX2	Output	20 MHz	2000 MHz	2000 MHz	1600 MHz	1000 MHz	500 MHz
DCOCLKLDO	Output	20 MHz	2000 MHz	2000 MHz	2000 MHz	2000 MHz	2000 MHz
CLKOUTHIF	Output	10 MHz	1000 MHz	1000 MHz	800 MHz	500 MHz	250 MHz
(CLKINPHIFS EL=1)							
CLKOUTHIF		20 MHz	2000 MHz	2000 MHz	2000 MHz	1000 MHz	500 MHz
(CLKINPHIFS EL=0)							

**Note:** All operating points may not be supported. Please check the device data sheet for more information. Specifically 80% and 25% may not be supported.

### 2.5.4 DPLLS Frequency Factors

The divide values have to be selected within the below mentioned range only so as to generate the required clockout in the Frequency Ranges mentioned in the previous sections are satisfied.

**Table 2-31. Frequency Ranges**

Feedback Multiplier	M <sup>(1)</sup>	2 - 2047	0000000010 - 1111111111
Input Divider	N + 1	1 - 128	(0000000 - 1111111) + 1
Bypass Divider	N2 + 1	1 - 16	(0000 - 1111) + 1
Post Divider	M2 <sup>(2)</sup>	1 - 31	00001 - 11111
Additional Divider	M3 <sup>(2)</sup>	1 - 31	00001 - 11111

<sup>(1)</sup> M = 0 and 1 correspond to MNBypass mode setting. See the MNBypass section for more details.

<sup>(2)</sup> M2 = 0 and/or M3 = 0 are invalid setting and are not supported.

## 2.6 DPLLLJ


The DPLLLJ is a low-jitter PLL with a 2GHz maximum output. The DPLLLJ has a pre-divide feature which allows users to divide, for instance, a 20 MHz or 27 MHz reference clock to 1 MHz and then multiply up to 2 GHz maximum.

The DPLLLJ also has a n 18b fractional multiplier which is useful for configuring very specific frequencies as desired (for example, audio and video).

All PLLs will come up in bypass mode at reset. The software needs to program all the PLL settings appropriately and then wait for the PLL to be locked. Once the PLL is locked, then PLLs can be taken out of bypass mode.



Figure 2-18. DPLLJ Basic Structure



The following PLLs belong to type DPLLJ:

- IVAPLL
- L3PLL
- ISSPLL
- DSSPLL
- VIDEO0PLL
- VIDEO1PLL
- HDMIPLL
- AUDIOPLL
- USBPLL
- DDRPLL

The DPLL has two input clocks:

- CLKINP: Reference input clock
- CLKINPULOW: Bypass input clock

The DPLL has two internal clocks: REFCLK (Internal reference clock): This is generated by dividing the input clock CLKINP by the programmed value N+1. The entire loop of the PLL runs on the REFCLK. Here,  $REFCLK = CLKINP / (N+1)$

DCOCLK (Internal Oscillator clock.): This is the raw clock directly out of the digitally controlled oscillator (DCO) before the post-divider. The PLL output clock is synthesized by an internal oscillator which is phase locked to the refclk. There are two oscillators built within DPLLLJ. The oscillators are user selectable based on the synthesized output clock frequency requirement. In locked condition,  $DCOCLK = CLKINP * [M / (N+1)]$

The DPLL has three external output clocks:

- CLKOUTLDO  
Primary output clock in VDDLDOOUT domain. Bypass option not available on this output  
 $CLKOUTLDO = (M / (N+1)) * CLKINP * (1/M2)$
- CLKOUT  
Primary output clock on digital core domain  
 $CLKOUT = (M / (N+1)) * CLKINP * (1/M2)$

- **CLKDCOLDO**  
Oscillator (DCO) output clock before post-division in VDDLDOOUT domain. Bypass option is not available on this output.  
$$\text{CLKDCOLDO} = (M / (N+1)) * \text{CLKINP}$$

All clock outputs of the DPLL can be gated. The Control module provides the DPLL with a clock gating control signal to enable or disable the clock, and the DPLL provides the PRCM module with a clock activity status signal to let the PRCM module hardware know when the clock is effectively running or effectively gated. Output clock gating control for various clockouts: CLKOUTEN/CLKOUTLDOEN/CLKDCOLDOEN.

### 2.6.1 DPLLLJ Fractional M-divider Programming

The frequency multiplication factor M can be programmed as fractional. This is achieved by having a sigma delta feedback divider (M). A fractional value (FractionalM) of 18 bits is supported enabling control to an accuracy of 1ppm. Fractional synthesis is not absolutely free in all cases, there is jitter overhead associated with it. To maintain 2.5% period jitter M should be greater than 100 (TBD) for the default DPLL loop bandwidth (BW) setting. Allowing programmability of loop BW is also being evaluated to better control the jitter at lower M values.

M is the software-configured Integer feedback multiplier value.

N is the software-configured input divider value.

M2 is the software-configured post-divider value

N2 is the software-configured bypass divider value.

SD is the software-configured Sigma2Delta divider.

Frac M is software-configured fractional feedback multiplier.

### 2.6.2 DPLLLJ Clock Functions

The clock functions are shown in [Table 2-32](#) and [Table 2-33](#) the tables below.

**Table 2-32. Output Clocks in Locked Condition**

PINNAME	FREQUENCY
CLKOUT	$[M / (N+1)] * \text{CLKINP} * [1/M2]$
CLKOUTLDO	$[M / (N+1)] * \text{CLKINP} * [1/M2]$
CLKDCOLDO	$[M / (N+1)] * \text{CLKINP}$

**Table 2-33. Output Clocks Before Lock and During Relock Modes**

PINNAME	FREQUENCY	Conditions
CLKOUT	CLKINP/N2+1	ULOWCLKEN='0'
	CLKINPLOW	ULOWCLKEN='1'
CLKOUTLDO	LOW	
CLKDCOLDO	LOW	

### 2.6.3 DPLLLJ Frequency Range (MHz)

The below mentioned table gives the Min and Max Values of the Clock generation supported by PLLs

**Table 2-34. DPLLLJ Frequency Ranges**

Clock	Type/Mode	MinFrequency(MHz)	Max Frequency(MHz)
CLKINP	Input	0.5	60
REFCLK	Internal Oscillator clock	0.5	2.5
DCOCLK	HS2 (SELFREQDCO = '100')	1000	2000
DCOCLK	HS1 (SELFREQDCO = '010')	500	1000
CLKOUTLDO	OUTPUT	10	2000
CLKDCOLDO	OUTPUT	500	2000
CLKOUTLDO	OUTPUT	10	2000

### 2.6.4 DPLLLJ Frequency Factors

The divide values have to be selected within the below mentioned range only so as to generate the required clockout in the Frequency Ranges mentioned in the previous sections are satisfied.

**Table 2-35. DPLLLJ Frequency Factors**

Multiplier/Divider		Range
Feedback Multiplier (Integer)	2	
Feedback Multiplier (Fractional)	Frac M	
Input Divider	N+1	1-256
Post Divider	M2	1-127
Sigma2Delta Divider	SD	2-255
Bypass Divider	N2+1	16-1

### 2.6.5 Mode of Operations

**Table 2-36. Modes of Operations**

Mode	Control Signal	CLKINP	REFCLK	Digital	Analog Bias	DCO OSC	CLKOUT	CLKDCOLDO( CLKOUTLDO)	FreqLock time (Phaselock time) from specific mode to "Active & Locked mode"
OFF	SYSRESET = 1 or INITZ = 0	ON or OFF	OFF	ON	OFF	OFF	Bypass clk	LOW	350REFCLKs (500REFCLKs)
Active & Locked	SYSRESET = 0 INITZ = 1 IDLE = 0	ON	CLKINP /(N+1)	ON	ON	ON	M/(N+1) * CLKINP * (1/M2)	DCOCLK (DCOCLK/M2)	Locked
Idle Bypass low power	SYSRESET = 0 INITZ = 1 IDLE = 1	ON	OFF	ON	OFF	OFF	Bypass clk	LOW	20REFCLKs (150REFCLKs)
Lossclk – Bypass low power	SYSRESET = 0 INITZ = 1	OFF	OFF	ON	OFF	OFF	Bypass clk	LOW	20REFCLKs (150REFCLKs)
Standby Retention- Bypass low power	STBYRET= 1 ULOWCLK EN=0/1	ON	OFF	ON	OFF	OFF	Bypass clk	LOW	7.5us+30REFC LKs (7.5us+125 REFCLKs)
MN Bypass	M = 0 or 1	ON	OFF	ON	OFF	OFF	Bypass clk	LOW	350REFCLKs (500REFCLKs)
Retention	Enter into RETENTION from Idle Bypass Mode			OFF	OFF	OFF	Low	LOW	7.5us + 30REFCLKs (7.5us+125 REFCLKs)

**TINITZ:** TINITZ activation (Low) gives softreset to DPLLLJ. TINITZ does not reset the entire digital control logic. It forces the FSM into RESET State so that DPLLLJ could restart. DPLLLJ starts calibration and lock sequence when TINITZ is disabled (Low to High).

**TENABLEDIV:** TENABLEDIV rising edge loads the values of M2REG and N2REG into PLL register (PLL\_M2NDIV). It is not necessary to re2calibrate PLL with the updated values. The change in values of M2REG will reflect appropriately in the output clocks CLKOUT and CLKOUTLDO.

**OFF MODE:** SYSRESET= 1 or TINITZ = 0 PLL is in off mode when SYSRESET/TINITZ is configured to the values SYSRESET= 1 or TINITZ = 0. CLKOUT is bypass clk and CLKOUTLDO, and CLKDCOLDO are low irrespective of the presence of the inputclock.

**ACTIVE and Locked Mode:** SYSRESET = 0 & TINITZ = 1 , IDLE = '0' PLL is in Active and locked mode when SYSRESET = 0 & TINITZ = 1, IDLE = '0'

- TENABLE rising edge loads the values of MREG and NREG into the ADPLLLJ registers.
- TENABLEDIV rising edge loads the values of M2REG and N2REG into the ADPLLLJ register.
- ADPLLLJ starts calibration and lock sequence will begin from the first CLKINP edge when TINITZ is disabled (low to high).
- TINITZ rising edge should follow the TENABLE rising edge, so that ADPLLLJ performs the calibration and lock sequence after the loop control values are loaded.
- The change in values of M2REG will reflect appropriately in the output clocks CLKOUT and CLKOUTLDO.
- Following this internal calibration sequence is performed followed by locking sequence. ADPLLLJ has two lock outputs viz. FREQLOCK and PHASELOCK.
- The FREQLOCK output indicates frequency lock. FREQLOCK is asserted when internally the normal clk frequency is within +/-21% of the final output frequency. The PHASELOCK output indicates phase tracking between output clocks (CLKOUT, CLKOUTLDO and CLKDCOLDO) and input clock (CLKINP). The FREQLOCK, PHASELOCK will get asserted in the ADPLLJ status register. The output clocks CLKOUT, CLKOUTLDO and CLKDCOLDO are generated as per the register values (M, N, M2, N2) values.

**IDLE Bypass:** TINITZ =1 IDLE =1 The IDLE input signal can force ADPLLLJ into bypass mode. Also the internal reference clock REFCLK is gated inside the ADPLLLJ digital control logic to save power. In the IDLE mode, the PHASELOCK and FREQLOCK output signals are asserted low. CLKOUT is bypass clk and CLKOUTLDO, CLKDCOLDO are low

### 2.6.6 BYPASS Mode

After dDigital power-up and before SYSRESET is active (high), PLL will be in an undefined condition. Hence, power-up with SYSRESET active (high). On SYSRESET = '1', VDD should be active, PONIN = '1', PGOODIN = '1' as shown in DPLLLJx\_PWRCTRL register in Control module and also the acknowledge signals PONOUT = '1' and PGOODOUT = '1' shown in DPLLLJ\_STATUS register of the control module.

CLKOUT is in the bypass mode and would give out bypass clk during and after sysreset.

ULOWCLKEN = '1' – BYPASS CLK = CLKINPULOW

ULOWCLKEN = '0' – BYPASS CLK = CLKINP (Here N2 =0)

The bypass mode CLKOUT could be kept active or inactive during sysreset by controlling the status of CLKOUTEN during SYSRESET = '1'.

CLKOUTEN = '1' during SYSRESET = '1' asynchronously enables CLKOUT. CLKOUTACK = '1'

CLKOUTEN = '0' during SYSRESET = '1' asynchronously disables CLKOUT. CLKOUTACK = '0'

CLKOUTLDO and CLKDCOLDO are low during and after SYSRESET

Check the status CLKOUTACK, BYPASS, BYPASSACK in the ADPLLJ status register of the Control Module

### 2.6.7 M2 & N2 Change On-the-Fly

The dividers M2 and N2 are designed to change on the fly. The post2divider M2 is designed to support change on the fly. The output clock CLKOUT/ CLKOUTLDO perform a clean switch from OLD period to NEW period without any clock period being different from OLD or NEW period.

### 2.6.8 Gating and Power Down of Output Clocks

The high to low transition of the input signal CLKOUTEN/ CLKOUTLDOEN/ CLKDCOLDOEN performs synchronous gating of the output clock CLKOUT/ CLKOUTLDO/ CLKDCOLDO respectively. The gating acknowledge output CLKOUTACK/ CLKOUTLDOACK/CLKDCOLDOACK is asserted Low once the gating is complete.

The low to high transition of the input signal CLKOUTEN/ CLKOUTLDOEN/ CLKDCOLDOEN performs synchronous enabling of the output clock CLKOUT/ CLKOUTLDO/ CLKDCOLDO. The gating acknowledge output CLKOUTACK/ CLKOUTLDOACK/CLKDCOLDOACK is asserted High once the enabling is complete.

### 2.6.9 M2PWDNZ / CLKDCOLDOPWDNZ

M2PWDNZ active (low) will powerdown the M2 divider. Hence, the output clock CLKOUT will be in bypass mode. Also, even after DPLL has locked and FERQLOCK has gone high, BYPASSACK output continues to remain high. Changing this bit in active locked condition is not supported.

INITIALIZATION should follow change of this bit. CLKDCOLDOPWDNZ/ CLKOUTLDOPWDNZ active (low) will powerdown the CLKDCOLDO/CLKOUTLDO output. CLKDCOLDO/CLKOUTLDO will be Low in this condition. Changing these bits in active locked condition is not supported. INITIALIZATION should follow change of these bits.

## 2.6.10 Connected Outputs of DPLLS

PLL Instance	CLKOUT	CLKOUTX2	DCOCLKLDO	CLKOUTHIF
DPLL_ARM	Connected to FCLK of Cortex™-A8	Not Connected	Not Connected	Not Connected

## 2.6.11 Connected Outputs of DPLLLJ

PLL Instance	CLKOUT	CLKDCOLDO	CLKOUTLDO
DPLL_HDVICP	Functional IVA Clk	Not Connected	Not Connected
DPLL_L3	L3/L4 Clocks	Not Connected	Not Connected
DPLL_VIDEO0	Video PLL input clock to PRCM	Not Connected	Not Connected
DPLL_VIDEO1	Video PLL input clock to PRCM	Not Connected	Not Connected
DPLL_DSS	Functional DSS Clock		
DPLL_AUDIO	Audio PLL Clock		
DPLL_USB	PRCM Input for 192 Mhz(/5 option)	USB Phy Clock(960 Mhz)	Not Connected
DPLL_DDR			

## 2.7 Reset Management

### 2.7.1 Overview

The PRCM manages the resets to all power domains inside device. And, it manages generation of a single reset output signal through device pin, SYS\_RESWARM\_RST, for external use. The PRCM has no knowledge of or control over resets generated locally within a module; for example, via the OCP configuration register bit IPName\_SYSCONFIG.SoftReset.

All PRM reset outputs are asynchronously asserted. These outputs are active-low except for the DPLL resets. Deassertion is synchronous to the clock which runs a counter used to stall, or delay, reset de-assertion upon source deactivation. This clock will be SYS\_CLK used by all the reset managers. All modules receiving a PRCM generated reset are expected to treat the reset as asynchronous and implement local re-synchronization upon de-activation as needed.

One or more reset managers are required per power domain. Independent management of multiple reset domains is required to meet the reset sequencing requirements of all modules in the power domain.

### 2.7.2 Reset Concepts and Definitions

The PRCM collects many sources of reset. Here is a list of qualifiers of the source of reset:

- Cold reset: it affects all the logic in a given entity
- Warm reset: it is a partial reset which doesn't affect all the logic in a given entity
- Global reset: it affects the entire device
- Local reset: it affects part of the device (1 power domain for example)
- Software reset: it is initiated by software
- Hardware reset: it is hardware driven

Each reset source is specified as being a cold or warm type. Cold types are synonymous with power-on-reset (POR) types. Such sources are applied globally within each receiving entity (i.e., subsystem, module, macro-cell) upon assertion. Cold reset events include: device power-up, power-domain power-up, and E-Fuse programming failures.

Warm reset types are not necessarily applied globally within each receiving entity. A module may use a warm reset to reset a subset of its logic. This is often done to speed-up reset recovery time, i.e., the time to transition to a safe operating state, compared to the time required upon receipt of a cold reset. Warm reset events include: software initiated per power-domain, watch-dog time-out, externally triggered, and emulation initiated.

Reset sources, warm or cold types, intended for device-wide effect are classified as global sources. Reset sources intended for regional effect are classified as local sources.

Each reset manager provides two reset outputs. One is a cold reset generated from the group of global and local cold reset sources it receives. The other is a warm+cold reset generated from the combined groups of, global and local, cold and warm reset sources it receives.

The reset manager asserts one, or both, of its reset outputs asynchronously upon reset source assertion. Reset deassertion is extended beyond the time the source gets de-asserted. The reset manager will then extend the active period of the reset outputs beyond the release of the reset source, according to the PRCM's internal constraints and device's constraints. Some reset durations can be software-configured. Most (but not all) reset sources are logged by PRCM's reset status registers. The same reset output can generally be activated by several reset sources and the same reset source can generally activate several reset outputs. All the reset signals output of the PRCM are active low. Several conventions are used in this document for signal and port names. They include:

- "\_RST" in a signal or port name is used to denote reset signal.
- "\_PWRN\_RST" in a signal or port name is used to denote a cold reset source

### 2.7.3 Power On Reset (PORz)

The source of power on reset is the PORz pin on the device.. Everything on device is reset with assertion of power on reset. This reset is non-blockable..

### 2.7.4 External Warm Reset (RESETz)

The source for this reset is the RESETz pin on the device.. This reset resets everything except test and emulation logic, and efuse to provide a clean starting stage. This reset is also optionally blocked to the GMAC switch and it's reference clock source PLL (controlled in protected control module MMR). This reset DOES reset PLL, PRCM and EMIF. This reset is different from POR as during this reset, reset controller can assume that clocks and power to the chip are stable from assertion through deassertion, whereas for POR they can become stable during assertion. This reset source is fully blockable only via emulation.

### 2.7.5 Emulation Cold Reset (ICEPICK POR)

The source for this reset is on-chip emulation logic. This reset is same as POR reset. Only difference is that this reset does not affect emulation logic and efuse.

### 2.7.6 Emulation Warm Reset

The source for this reset is on-chip emulation logic. This reset is same as external Warm reset (RESETz).

### 2.7.7 Reset Requestor

There is a watchdog timer on the device that can act as a reset requestor. This reset is not blockable. The watchdog is optionally combined with other device-level resets based on bootstrap latch and goes as chip output as board reset on the RSTOUTn pin. If boot11 (from gpmc\_ad11 pin) is 0, then only the watchdog reset is exported on the RSTOUTn pin. If boot11 is 1, then RSTOUT\_WD\_OUT is asserted only when a watchdog timer reset occurs. There is a chip level register in the control module secure register space which contains a sticky bit (cleared only by PORz) for each reset.

### 2.7.8 Software Controlled Reset

The device will also have software controlled reset. There will be three types of software resets:

- SW Global cold reset (SWGCR)
- SW Global warm reset (SWGWR)
- Local reset (for IPs with CPUs)

### 2.7.9 Test Reset (TRSTz)

This reset is triggered from TRSTz pin on JTAG interface. This is a non-blockable reset and it resets test and emulation logic.

**NOTE:** A PORz reset assertion should cause entire device to reset including all test and emulation logic regardless of the state of TRSTz Therefore, PORz assertion will achieve full reset of the device even if TRSTz pin is pulled permanently high and no special toggling of TRSTz pin is required during power ramp to achieve full POR reset to the device. Further, it should also be perfectly acceptable for TRSTz input to be pulled permanently low during normal functional usage of the device in the end-system to ensure that all test and emulation logic is kept in reset.



### 2.7.10 Reset Priority

If more than one of these reset sources are asserted simultaneously then following priority order should be used:

1. POR
2. TRSTz
3. External warm reset
4. Emulation
5. Reset requestors
6. Software resets

### 2.7.11 Reset Characteristics

Table 2-37 shows the characteristics of each reset source.

**Table 2-37. Reset Sources**

Characteristics	Pin POR (PORz)	SW Global Cold Reset	Emu Cold Reset (Icepick POR)	Bad Device (eFUSE)	Pin Warm Reset (RESETz)	Emu Warm Reset	Watchdog Timers	SW Global Warm Reset	TRSTz
Resets PLLs and enable bypass mode	Y	Y	Y	Y	Y	Y	Y	Y	N
Resets Dividers	Y	Y	Y	Y	Y	Y	Y	Y	N
Resets Fusefarm	Y	N	N	N	N	N	N	N	N
Resets chip functional logic	Y	Y	Y	Y	Y	Y	Y	Y	N
Resets GMAC switch and related chip logic	Y	N <sup>(1)</sup>	Y	Y	N <sup>(1)</sup>	N <sup>(1)</sup>	N <sup>(1)</sup>	N <sup>(1)</sup>	N
Resets test and emulation logic	Y	Y	N	N	N	N	N	N	Y
Resets Memory (DDR controller/PHY)	Y	Y	Y	Y	Y	Y	Y	Y	N
Resets power state for each IP	Y	Y	Y	Y	Y	Y	Y	Y	N
Reset source blockable	N	Y	N	N	Y	Y	Y (only emulation)	Y	N
Config pins latched4	Y	N	N	N	Y	N	N	N	N
Puts ios in tristate	Y	Y	Y <sup>(2)</sup>	Y <sup>(2)</sup>	Y <sup>(2)</sup>	Y <sup>(2)</sup>	Y <sup>(2)</sup>	Y <sup>(2)</sup>	N
Pin mux registers	Y	Y	Y <sup>(3)</sup>	Y <sup>(3)</sup>	Y <sup>(3)</sup>	Y <sup>(3)</sup>	Y <sup>(3)</sup>	Y <sup>(3)</sup>	N
RSTOUTn pin asserted	Y <sup>(4)</sup>	Y <sup>(4)</sup>	Y <sup>(4)</sup>	Y <sup>(4)</sup>	Y <sup>(4)</sup>	Y <sup>(4)</sup>	Y	Y <sup>(4)</sup>	N

<sup>(1)</sup> Only true if GMAC switch reset isolation is enabled in control registers, otherwise will be reset.

<sup>(2)</sup> Some special ios like test and emulation related is not in reset.

<sup>(3)</sup> Some special ios like test and emulation related muxing is not in reset.

<sup>(4)</sup> RSTOUT\_WD\_OUT pin asserted only in case BOOT11 = 1 (latched from gpmc\_ad11 pin). For pin reset conditions (PORz and RESETz), the pin is asserted only after the bootstrap value is latched (therefore asserts during internal stretched version of the reset, but not during assertion of the external pin).

---

**NOTE:** The Bandgap macros for the LDOs will be reset on PORz only.

---

### 2.7.12 Trace Functionality Across Reset

Other than POR, TRSTz and SW cold reset, none of the other resets will affect trace functionality. This requires that Debug\_SS has required reset isolation for the trace logic. Also the ios and muxing control (if any) for trace ios should not get affected by any other reset. Since none of the PLLs getting reset with other resets, clocks will be any way stable.

## 2.7.13 Reset Isolation

### 2.7.13.1 PCIe Reset Isolation

The device will support reset isolation for the PCI Express IP in the limited fashion as described below. It means that the user should be able to control the chip warm reset and PCI express in-band reset independently.

1. **RC (Root Complex), PCIE\_SS reset and chip not reset**

Local reset will be asserted to the PCIE\_SS from the PRCM. SW needs to make sure that there were no ongoing transactions at this point of time. This can be ensured by first taking the PCIE\_SS to IDLE state. After coming out reset the bus enumeration needs to be performed again. Driver SW should behave as if all downstream devices are just connected again

2. **RC (Root Complex), PCIESS not reset and chip reset**

In Root Complex mode, the chip is master of the PCI Express network. There is no utility of keeping PCIE\_SS running if the chip is rebooting. All state information is lost and it is simpler to restart. When resuming, the Root Complex can issue Hot Reset to all downstream devices and start with the bus enumeration stage.

3. **EP (Endpoint), PCIE\_SS reset and chip not reset**

This can happen due to an in-band reset or because of PCIERST getting asserted. PCIE\_SS will indicate this by interrupting the Cortex A8 core. SW should then take the PCIE\_SS to IDLE state and then local reset can be asserted to the PCIE\_SS.

4. **EP (Endpoint), PCIE\_SS not reset and chip reset**

This is not supported as PCIE is a point to point connection and resetting one endpoint does not impact the complete system. So whenever chip gets reset even PCIE\_SS will get reset. .

### 2.7.13.2 EMAC Switch Reset Isolation

The device will support reset isolation for the Ethernet Switch IP. This allows the device to undergo a warm reset without disrupting the switch or traffic being routed through the switch during the reset condition.

If configured by registers in control module that EMAC reset isolation is active, then behavior is as follows:

Any "Warm" reset source(except the software warm reset) will be blocked to the EMAC switch logic in the IP (the IP has two reset inputs to support such isolation) and to PLL (and it's control bits) which is sourcing the EMAC switch clocks as required by the IP (50 or 125MHz reference clocks). Also, the EMAC switch related IO pins must retain their pin muxing and not glitch (continuously controlled by the EMAC switch IP) by blocking reset to the controlling register bits.

If configured by registers in control module that EMAC reset isolation is NOT active (default state), then the warm reset sources are allowed to propagate as normal including to the EMAC Switch IP (both reset inputs to the IP).

All cold or POR resets will always propagate to the EMAC switch IP as normal (as otherwise defined in this document).

## 2.7.14 Reset Output (RSTOUTn)

The device will have one pin RSTOUTn which reflects chip reset status. This output will always assert asynchronously when any chip watchdog timer reset occurs (any of the 3 chip watchdogs) and if BOOT11 bootstrap is 0, then additionally the pin asserts if any of the following reset events occurs:

1. POR (only internal stretched portion of reset event after bootstrap is latched)
2. External Warm reset (RESETz pin, only internal stretched portion of reset event after bootstrap is latched)
3. Emulation reset (Cold or warm from ICEPICK)
4. Reset requestor
5. SW cold/warm reset

This output will remain asserted as long as PRCM keeps reset to the host processor asserted.

**Note:** The pin is output only and not bidirectional.

**Note:** TRST does not cause RSTOUTn assertion

### 2.7.15 PORz Sequence

The following is the sequence of actions for PORz:

1. PORz pin at chip boundary gets asserted (goes low). NOTE: state of RESETz during PORz assertion should be a don't care, it should not affect PORz (only implication is if they are both asserted and RESETz is deasserted after PORz you will get re-latching of boot config pins and may see warm RESETz flag set in PRCM versus POR).
2. All I/Os will go to tri-state immediately.
3. When power comes-up, PORz value will propagate to the PRCM.
4. PRCM will fan out reset to the complete chip and all logic which uses async reset will get reset. RSTOUTn will go low to indicate reset-in-progress.
5. External clocks will start toggling and PRCM will propagate these clocks to the chip keeping PLLs in bypass mode.
6. All logic using sync reset will get reset.
7. When power and clocks to the chip are stable, PORz will be de-asserted.
8. Boot Config pins are latched upon de-assertion of PORz pin
9. FuseFarm reset will be de-asserted to start eFuse scanning.
10. Once eFuse scanning is complete, reset to the host processor and to all other peripherals (peripherals without local processor) will be de-asserted.
11. RSTOUTn will be de-asserted.
12. Once host processors finish booting then all remaining peripherals will see reset de-assertion. Note that all I/Os with local CPUs will have local reset asserted by default at PORz and reset de-assertion would require host processor to write to respective registers in PRCM.

The following is the sequence of actions for RESETz:

### 2.7.16 RESETz Sequence

The following is the sequence of actions for RESETz:

1. RESETz pin at chip boundary gets asserted (goes low). NOTE: For RESETz sequence to work as described, it is expected that PORz pin is always inactive, otherwise you will get PORz functionality as described in previous section.
2. All I/Os (except test and emulation) will go to tri-state immediately.
3. PRCM will fan out reset to the complete chip and all logic. RSTOUTn will go low to indicate reset-in-progress.
4. Chip clocks are not affected as both PLL and dividers are intact.
5. RESETz gets de-asserted after 30 cycles
6. Boot Config pins are latched upon de-assertion of PORz pin
7. PRCM de-asserts reset to the host processor and all other peripherals without local CPUs.
8. Once host processors finish booting then all remaining peripherals will see reset de-assertion.
9. Note that all I/Os with local CPUs will have local reset asserted by default at RESETz and reset de-assertion would require host processor to write to respective registers in PRCM.

### 2.7.17 Power-Up/Down Sequence

The power-up/down sequence is as follows:

1. Each power domain has dedicated warm and cold reset.
2. Warm reset gets asserted each time there is any warm reset source requesting reset. Warm reset is also asserted when power domain moves from ON to OFF state.
3. Cold reset for the domain is asserted in response to cold reset sources. When domain moves from OFF to ON state then also cold reset gets asserted as this is similar to power-up condition for that

domain.

### 2.7.18 IO State

All IOs except for JTAG i/f and Reset output (and any special cases mentioned in pinlist) should have their output drivers tri-state, and internal pulls enabled during assertion of all reset sources. JTAG i/f IO is affected only by TRSTz.


**Note:** The HDVICP and Media Controller are held under reset after global warm reset by assertion of software source of reset. Other domains such are held under reset after global warm reset until the MPU software enables their respective interface clock.

### 2.7.19 MPU Subsystem POR Sequence

The power on reset must be applied when MPU SS is first powered up. Following is the detailed description of MPU power on reset sequence.

1. During the initial power up sequence, the PRCM asynchronously releases the DPLL\_MAIN\_RST signal for the main PLL and. Once the main PLL reset is released, it starts the PLL initialization. The PLL is configured in bypass mode and it provides the bypass output CLK to all the modules inside MPU SS.
2. The PRCM releases the reset to INTC module inside MPUSS i.e. it asynchronously releases the MPU\_AO\_RST signal to MPUSS.  
Before the MPU power on reset is de-asserted, the PRCM must ensure that the MPU CLK is running so that MPU can be reset properly.
3. The PRCM releases MPU\_PWRON\_RST and it waits until MPUSS power-on Reset is complete. That is, the MPU\_PWRON\_RSTDONE signal is asserted HIGH by the MPUSS.
4. Following the de-assertion of MPU\_PWRON\_RST signal, the MPU SS de-asserts the nPORESET signal to the Cortex A8 CPU and after sufficient number of MPU CLK cycles MPU SS asserts the MPU\_PWRON\_RSTDONE signal high to indicate to the PRCM that synchronous power on reset sequence is completed inside MPU SS.
5. Once the PRCM sees that this MPU\_PWRON\_RSTDONE signal is asserted HIGH, PRCM de-asserts the MPU\_RST signal and then the MPU starts booting.

Figure 2-19. MPU SS POR Sequence




### 2.7.20 MPU Subsystem Warm Sequence

During the warm reset of MPU, the PRCM asserts the MPU\_RST signal only and power on reset signal is not asserted.

The MPU\_RST is kept asserted for minimum 32 MPU clock cycles, that is, SYS\_CLK in this case since during warm the reset of MPU.

Figure 2-20 illustrates the timing diagram for MPU warm reset sequence.


Figure 2-20. MPU Warm Reset Sequence



### 2.7.21 HDVICP Power-On Reset Sequence

Figure 2-21 illustrates the POR sequence of the HDVICP subsystem.

Figure 2-21. POR Sequence of the HDVICP2



POR to HDVICP is applied when PD\_HDVICP is powered up.

Whenever the HDVICP is enabled by software control, the following sequence happens:

- The PRCM module provides the functional clock HDVICP\_CLK to the HDVICP SUBSYSTEM
- The POR to HDVICP is de-asserted


After POR de-assertion, the sequence is:

- Software clears the RM\_HDVICP\_RSTCTRL[2] RST3 bit. This causes the PRCM module to release the HDVICP\_PWRN\_RST reset, which is used inside HDVICP primarily to reset the emulation logic and the HDVICP\_RST reset, which is used to reset all logic inside HDVICP. Then, software can download data into the TCM memory while keeping the sequencer CPUs under reset.
- Software clears the RM\_HDVICP\_RSTCTRL[0] RST1 bit. This releases the HDVICP\_SEQ1\_RST reset to the Sequencer1 CPU.
- Software can clear the RM\_HDVICP\_RSTCTRL[1] RST2 bit. This releases the HDVICP\_SEQ2\_RST reset to the Sequencer2 CPU.

## 2.7.22 HDVICP Software Warm Reset Sequence

Figure 2-22 illustrates the software warm reset sequence of the HDVICP.

**Figure 2-22. Software Warm Reset Sequence of the HDVICP**



Before asserting the software reset to the HDVICP, the MPU software must ensure that:

- The HDVICP sequencer CPUs are in IDLE state (CM\_HDVICP\_CLKCTRL[17:16] IDLEST).
- The HDVICP2 is in STANDBY state CM\_HDVICP\_CLKCTRL[[18] STBYST).
- The functional clock to the HDVICP has been gated by the PRCM module (CM\_HDVICP\_CLKSTCTRL[8] CLKACTIVITY\_HDVICP\_CLK).


The software reset sequence occurs when the MPU software:

1. Sets the RM\_HDVICP\_RSTCTRL[2] RST3, RM\_HDVICP\_RSTCTRL[1] RST2, and RM\_HDVICP\_RSTCTRL[0] RST1 bits. This causes the PRCM module to assert the HDVICP\_RST, HDVICP\_SEQ1\_RST, and HDVICP\_SEQ2\_RST resets to the HDVICP2. HDVICP\_PWRN\_RST remains deasserted.
2. Enables the functional clock to the HDVICP.
3. clears the RM\_HDVICP\_RSTCTRL[2] RST3 and RM\_HDVICP\_RSTCTRL[0] RST1 bits. This causes the PRCM module to release the HDVICP\_RST and HDVICP\_SEQ1\_RST resets to the HDVICP.
4. clears the RM\_HDVICP\_RSTCTRL[1] RST2 bit. This releases the HDVICP\_SEQ2\_RST reset to the Sequencer2 CPU.



### 2.7.23 Media Controller Power-On Reset Sequence

**Figure 2-23. Media Controller Power-On Reset Sequence**



The assumptions about POR de-assertion are:


- The Media Controller MPU subsystem is held in reset by the PRCM module and the following are asserted:
  - DSS\_PWRN\_RST
  - DSS\_RST1
  - DSS\_RST2
  - DSS\_RST3

The POR sequence is:

1. Software enables Media Controller MPU subsystem.
2. Software clears the RM\_DEFAULT\_RSTCTRL[4] RST3 bit in the PRCM module register to release the Media Controller MPU Cache and MMU from reset.
3. Once the reset manager counter (PRM\_RSTTIME[14:10] RSTTIME2) expires, the PRCM module releases the DSS\_RST3 signal.
4. Upon the deassertion of the DSS\_M3\_RST3 signal, the Media Controller MPU subsystem starts the CPU and MMU initialization sequence
5. The MPU software must configure the MMU once the MMU is out of reset. After MMU configuration and cache initialization is done, the MPU software clears the RM\_DEFAULT\_RSTCTRL[3] RST1 bit in the PRCM module register.
6. The PRCM module releases DSS\_RST1, which causes the Media Controller MPU Core 1 to start booting.
7. The MPU software can clear the RM\_DEFAULT\_RSTCTRL[2] RST2 bit in the PRCM module register so that the PRCM module releases DSS\_RST2 to the Media Controller MPU Core 2.

### 2.7.24 Media Controller Warm Reset Sequence

**Figure 2-24. Media Controller MPU Subsystem Software Warm Reset Sequence**



The assumption about Warm reset assertion is:

- The Media Controller MPU Core2 is in IDLE state.

The sequence is:

1. Media Controller MPU Core 1 software or Cortex™-A8 MPU software sets the RM\_DEFAULT\_RSTCTRL[3] RST2 bit. The PRCM module asserts the DSS\_RST2 reset signal to the Media Controller Core 2.
2. The Cortex™-A8 MPU cuts the MPU\_M3\_CLK and software sets the RM\_DEFAULT\_RSTCTRL[4] RST3 and RM\_DEFAULT\_RSTCTRL [2] RST1 bits.
3. The PRCM module asserts the DSS\_RST3, DSS\_RET\_RST, and the DSS\_RST1 reset signals. The DSS\_PWRN\_RST remains deasserted in this case.
4. The MPU software re-enables the MPU\_M3\_CLK and the initialization sequence starts inside the Media Controller subsystem. Software clears the RM\_DEFAULT\_RSTCTRL[4] RST3 bit in the PRCM module register.
5. When the reset sequence in Step 4 completes and the reset manager counter (PRM\_RSTTIME[14:10] RSTTIME2) expires, the PRCM module releases the DSS\_RST3, and DSS\_RST1 reset signals. Media Controller Core 1 starts rebooting.
6. Software clears the RM\_DEFAULT\_RSTCTRL[3] RST2 bit in the PRCM module register. The PRCM module releases the DSS\_RST2 reset signal to the Media Controller Core 2. Core 2 starts to boot.

## 2.8 Voltage and Power Domains

Table 2-38 shows how the device core logic is partitioned into 4 core logic voltage domains, 4 memory voltage domains and 6 power domains. The table lists which voltage and power domain a functional module belongs. All voltage domains must be supplied during any mode of operation while 5 of the 6 power domains can be turned off by internal switch.

**Table 2-38. Voltage and Power Domains**

CORE LOGIC VOLTAGE DOMAIN	MEMORY VOLTAGE DOMAIN	POWER DOMAIN	MODULE(S)	
ARM_L	ARM_M	ALWAYS ON	ARM Cortex-A8 Subsystem, SmartReflex Sensor 0	
CORE_L	CORE_M		ATL, HDMI, DCAN0/1, DMM, EDMA, ELM, DDR, EMAC Switch, GPIO Banks 0/1/2/3, GPMC, I2C0/1/2/3, IPC, MCASP0/1, OCMC SRAM, PCIE, PRCM, RTC, SATA0, SD/MMC0/1/2, SPI01/2/3, Timer1/2/3/4/5/6/7/8, UART0/1/2, USB0/1, WDT0, System Interconnect, JTAG, Media Controller, ISS, SmartReflex Control Module 0/1, SmartReflex Sensor 1	
			ISP	ISP, CSI2 PHY LOGIC
			HDVPSS	HDVPSS, SD-DAC, HD-DAC
HDVICP_L	HDVICP_M	HDVICP	HDVICP2, SmartReflex Sensor 2	

### 2.8.1 Voltage Domains

The core logic is divided into four voltage domains. This allows reduce the voltage of functional blocks if high performance is not required, while maintain high performance on other blocks.

### 2.8.2 Power Domains

In order to reduce power due to leakage, the core logic supply voltage to five of these power domains can be turned OFF with internal power switches. The internal power switches are controlled through memory mapped registers in Control Module. In a use case whereby all the modules within a power domain are not used that power domain can be place in the OFF state.

[Table 2-39](#) shows the allowable combination power domain ON/OFF states and which power domains are switched via internal power switches. At power-on-reset, all domains except always-on will be in the power domain OFF state.

**Table 2-39. Power Domain State Table**

MODE	POWER DOMAIN					
	ALWAYS_ON	ISP	GFX	DSS	ACTIVE	HDVICP
No Voltage Supply	N/A	N/A	N/A	N/A	N/A	N/A
Power On Reset	ON	OFF	OFF	OFF	OFF	OFF
ALL OTHER FUNCTIONAL MODES	ON	DON'T CARE	DON'T CARE	DON'T CARE	DON'T CARE	DON'T CARE
Internal Power Switch	NO	YES	YES	YES	YES	YES

### 2.8.3 Device Modules and Power Management Attribute List

The device modules and power management list are described below:

**Table 2-40. Device Modules**

Power Domain Name	Module
ALWAYS_ON	Cortex™-A8, SRSense1, DCAN0/1, DDR_PHY_LOGIC0, DDR_PHY_LOGIC1, DMM EDMA, ELM, EMIF0/1, 2 Channel GMAC Switch, GPIO_CNTL0, GPIO_CNTL1, GPIO_CNTL2, GPIO_CNTL3, GPMC, I2C0/1/2/3, Interconnect, IPC, MCASP0/1, ATL, OCMC SRAM, PBIST, PCI, PRCM, RTC, SATA0, SCR, SD/MMC0, SD/MMC1, SD/MMC2, SPI01/2/3, Switch fabric, Timer1/2/3/4/5/6/7/8, UART0/1/2, USB0/1, WDT0, XBAR, SRControl0, SRControl1, SRControl2, SRControl3, SRSense3, Debug_SS
ISP	FACEDETECT, CSI2 PHY LOGIC, ISS
DSS	HDD_SS, HDMI, SD-DAC LOGC
HDVICP	HDVICP, SRSense2

### 2.8.4 Power Domain Power-Down Sequence

Below is the sequence of steps which happen during power down of a power domain.

All IPs (belonging to a power domain) with STANDBY interface will assert STANDBY. STANDBY assertion should get triggered by the IP based on its activity on OCP initiator port. The IP should assert STANDBY whenever initiator port is IDLE.

1. SW will request all modules in given power domain to go to disable state by programming module control register inside PRCM.
2. PRCM will start and wait for completion of power management handshake with IPs (IdleReq/IdleAck).
3. PRCM will gate-off all the clocks to the power domain.
4. SW will request all clock domains in given power domain to go to “force sleep” mode by programming functional clock domain register in PRCM. Note that PRCM has already gated-off clocks and this register programming may look redundant.
5. SW will request PRCM to take this power domain to OFF state by programming PWRSTCTRL register. Note that this step can be skipped if PWRSTCTRL is permanently programmed to OFF state. When this is done, functional clock domain register decides when power domain will be taken to OFF state. Only reason not to have OFF state in PWRSTCTRL is to take power domain to just clock gate state without power gating.
6. PSCON specific to this power domain will assert isolation enable for the domain.
7. PRCM will assert warm and cold reset to the power domain.
8. PSCON will assert control signals to switch-off power using on-die switches.
9. On-die switches will send acknowledge back to PSCON.

### 2.8.5 Power Domain Power-Up Sequence

Below is the sequence of steps during power-up of a power domain. This sequence is not relevant to always on domain as this domain will never go to OFF state as long as the device is powered. This sequence will be repeated each time a domain is taken to ON state from OFF (including first time power-up). Note that some of the details are intentionally taken out here to simplify things.

There can be multiple reasons to start power-up sequence for a domain. For example it can be due to an interrupt from one of the IPs which is powered-up.

1. SW will request required clock domains inside this power domain to go to force wake-up state by programming the functional clock domain register.
2. PRCM will enable clocks to the required clock domains.
3. PSCON specific to this power domain will assert control signal to ungate the power.
4. Once power is ungated, on-die switches will send acknowledge back to PSCON.

5. PRCM will deassert cold and warm reset to the power domain.
6. PRCM will turn off isolation cells.
7. SW will request PRCM to enable the required module in the power domain by programming the module control register.
8. PRCM will initiate and wait for completion of PM protocol to enable the modules (IdleReq/IdleAck).

## 2.9 PRCM Registers

The following are memory-mapped registers for the PRCM.

**Table 2-41. PRCM Memory Mapped Registers**

<b>Module Name</b>	<b>Base Address</b>	<b>Size</b>
PRM_DEVICE	0x0000	256 Bytes
CM_DEVICE	0x0100	256 Bytes
OCP_SOCKET_PRM	0x0200	256 Bytes
CM_DPLL	0x0300	256 Bytes
CM_DEFAULT	0x0500	256 Bytes
CM_HDVICP	0x0600	256 Bytes
CM_ISP	0x0700	256 Bytes
CM_DSS	0x0800	256 Bytes
PRM_DEFAULT	0x0B00	256 Bytes
PRM_HDVICP	0x0C00	256 Bytes
PRM_ISP	0x0D00	256 Bytes
PRM_DSS	0x0E00	256 Bytes
CM_ALWON	0x1400	1 KBytes
PRM_ALWON	0x1800	1 KBytes

## 2.9.1 PLLSS Registers

Table 2-42 lists the memory-mapped registers for the PLLSS. All register offset addresses not listed in Table 2-42 should be considered as reserved locations and the register contents should not be modified.

**Table 2-42. PLLSS REGISTERS**

Offset	Acronym	Register Name	Section
0h	CONTROL_REVISION		<a href="#">Section 2.9.1.1</a>
4h	CONTROL_HWINFO		<a href="#">Section 2.9.1.2</a>
10h	CONTROL_SYSCONFIG		<a href="#">Section 2.9.1.3</a>
40h	PLLSS_MMR_LOCK		<a href="#">Section 2.9.1.4</a>
48h	MPUPLL_PWRCTRL		<a href="#">Section 2.9.1.5</a>
4Ch	MPUPLL_CLKCTRL		<a href="#">Section 2.9.1.6</a>
50h	MPUPLL_TENABLE		<a href="#">Section 2.9.1.7</a>
54h	MPUPLL_TENABLEDIV		<a href="#">Section 2.9.1.8</a>
58h	MPUPLL_M2NDIV		<a href="#">Section 2.9.1.9</a>
5Ch	MPUPLL_MN2DIV		<a href="#">Section 2.9.1.10</a>
60h	MPUPLL_FRACDIV		<a href="#">Section 2.9.1.11</a>
64h	MPUPLL_BWCTRL		<a href="#">Section 2.9.1.12</a>
68h	MPUPLL_FRACCTRL		<a href="#">Section 2.9.1.13</a>
6Ch	MPUPLL_STATUS		<a href="#">Section 2.9.1.14</a>
70h	MPUPLL_M3DIV		<a href="#">Section 2.9.1.15</a>
74h	MPUPLL_RAMPCTRL		<a href="#">Section 2.9.1.16</a>
E0h	HDVICPPLL_PWRCTRL		<a href="#">Section 2.9.1.17</a>
E4h	HDVICPPLL_CLKCTRL		<a href="#">Section 2.9.1.18</a>
E8h	HDVICPPLL_TENABLE		<a href="#">Section 2.9.1.19</a>
ECh	HDVICPPLL_TENABLEDIV		<a href="#">Section 2.9.1.20</a>
F0h	HDVICPPLL_M2NDIV		<a href="#">Section 2.9.1.21</a>
F4h	HDVICPPLL_MN2DIV		<a href="#">Section 2.9.1.22</a>
F8h	HDVICPPLL_FRACDIV		<a href="#">Section 2.9.1.23</a>
FCh	HDVICPPLL_BWCTRL		<a href="#">Section 2.9.1.24</a>
100h	HDVICPPLL_FRACCTRL		<a href="#">Section 2.9.1.25</a>
104h	HDVICPPLL_STATUS		<a href="#">Section 2.9.1.26</a>
110h	L3PLL_PWRCTRL		<a href="#">Section 2.9.1.27</a>
114h	L3PLL_CLKCTRL		<a href="#">Section 2.9.1.28</a>
118h	L3PLL_TENABLE		<a href="#">Section 2.9.1.29</a>
11Ch	L3PLL_TENABLEDIV		<a href="#">Section 2.9.1.30</a>
120h	L3PLL_M2NDIV		<a href="#">Section 2.9.1.31</a>
124h	L3PLL_MN2DIV		<a href="#">Section 2.9.1.32</a>
128h	L3PLL_FRACDIV		<a href="#">Section 2.9.1.33</a>
12Ch	L3PLL_BWCTRL		<a href="#">Section 2.9.1.34</a>
130h	L3PLL_FRACCTRL		<a href="#">Section 2.9.1.35</a>
134h	L3PLL_STATUS		<a href="#">Section 2.9.1.36</a>
140h	ISPPLL_PWRCTRL		<a href="#">Section 2.9.1.37</a>
144h	ISPPLL_CLKCTRL		<a href="#">Section 2.9.1.38</a>
148h	ISPPLL_TENABLE		<a href="#">Section 2.9.1.39</a>
14Ch	ISPPLL_TENABLEDIV		<a href="#">Section 2.9.1.40</a>
150h	ISPPLL_M2NDIV		<a href="#">Section 2.9.1.41</a>
154h	ISPPLL_MN2DIV		<a href="#">Section 2.9.1.42</a>
158h	ISPPLL_FRACDIV		<a href="#">Section 2.9.1.43</a>
15Ch	ISPPLL_BWCTRL		<a href="#">Section 2.9.1.44</a>

**Table 2-42. PLLSS REGISTERS (continued)**

Offset	Acronym	Register Name	Section
160h	ISPPLL_FRACCTRL		<a href="#">Section 2.9.1.45</a>
164h	ISPPLL_STATUS		<a href="#">Section 2.9.1.46</a>
170h	DSSPLL_PWRCTRL		<a href="#">Section 2.9.1.47</a>
174h	DSSPLL_CLKCTRL		<a href="#">Section 2.9.1.48</a>
178h	DSSPLL_TENABLE		<a href="#">Section 2.9.1.49</a>
17Ch	DSSPLL_TENABLEDIV		<a href="#">Section 2.9.1.50</a>
180h	DSSPLL_M2NDIV		<a href="#">Section 2.9.1.51</a>
184h	DSSPLL_MN2DIV		<a href="#">Section 2.9.1.52</a>
188h	DSSPLL_FRACDIV		<a href="#">Section 2.9.1.53</a>
18Ch	DSSPLL_BWCTRL		<a href="#">Section 2.9.1.54</a>
190h	DSSPLL_FRACCTRL		<a href="#">Section 2.9.1.55</a>
194h	DSSPLL_STATUS		<a href="#">Section 2.9.1.56</a>
1A0h	VIDEO0PLL_PWRCTRL		<a href="#">Section 2.9.1.57</a>
1A4h	VIDEO0PLL_CLKCTRL		<a href="#">Section 2.9.1.58</a>
1A8h	VIDEO0PLL_TENABLE		<a href="#">Section 2.9.1.59</a>
1ACh	VIDEO0PLL_TENABLEDIV		<a href="#">Section 2.9.1.60</a>
1B0h	VIDEO0PLL_M2NDIV		<a href="#">Section 2.9.1.61</a>
1B4h	VIDEO0PLL_MN2DIV		<a href="#">Section 2.9.1.62</a>
1B8h	VIDEO0PLL_FRACDIV		<a href="#">Section 2.9.1.63</a>
1BCh	VIDEO0PLL_BWCTRL		<a href="#">Section 2.9.1.64</a>
1C0h	VIDEO0PLL_FRACCTRL		<a href="#">Section 2.9.1.65</a>
1C4h	VIDEO0PLL_STATUS		<a href="#">Section 2.9.1.66</a>
1D0h	VIDEO1PLL_PWRCTRL		<a href="#">Section 2.9.1.67</a>
1D4h	VIDEO1PLL_CLKCTRL		<a href="#">Section 2.9.1.68</a>
1D8h	VIDEO1PLL_TENABLE		<a href="#">Section 2.9.1.69</a>
1DCh	VIDEO1PLL_TENABLEDIV		<a href="#">Section 2.9.1.70</a>
1E0h	VIDEO1PLL_M2NDIV		<a href="#">Section 2.9.1.71</a>
1E4h	VIDEO1PLL_MN2DIV		<a href="#">Section 2.9.1.72</a>
1E8h	VIDEO1PLL_FRACDIV		<a href="#">Section 2.9.1.73</a>
1ECh	VIDEO1PLL_BWCTRL		<a href="#">Section 2.9.1.74</a>
1F0h	VIDEO1PLL_FRACCTRL		<a href="#">Section 2.9.1.75</a>
1F4h	VIDEO1PLL_STATUS		<a href="#">Section 2.9.1.76</a>
200h	HDMIPLL_PWRCTRL		<a href="#">Section 2.9.1.77</a>
204h	HDMIPLL_CLKCTRL		<a href="#">Section 2.9.1.78</a>
208h	HDMIPLL_TENABLE		<a href="#">Section 2.9.1.79</a>
20Ch	HDMIPLL_TENABLEDIV		<a href="#">Section 2.9.1.80</a>
210h	HDMIPLL_M2NDIV		<a href="#">Section 2.9.1.81</a>
214h	HDMIPLL_MN2DIV		<a href="#">Section 2.9.1.82</a>
218h	HDMIPLL_FRACDIV		<a href="#">Section 2.9.1.83</a>
21Ch	HDMIPLL_BWCTRL		<a href="#">Section 2.9.1.84</a>
220h	HDMIPLL_FRACCTRL		<a href="#">Section 2.9.1.85</a>
224h	HDMIPLL_STATUS		<a href="#">Section 2.9.1.86</a>
230h	AUDIOPLL_PWRCTRL		<a href="#">Section 2.9.1.87</a>
234h	AUDIOPLL_CLKCTRL		<a href="#">Section 2.9.1.88</a>
238h	AUDIOPLL_TENABLE		<a href="#">Section 2.9.1.89</a>
23Ch	AUDIOPLL_TENABLEDIV		<a href="#">Section 2.9.1.90</a>
240h	AUDIOPLL_M2NDIV		<a href="#">Section 2.9.1.91</a>



**Table 2-42. PLLSS REGISTERS (continued)**


Offset	Acronym	Register Name	Section
244h	AUDIOPLL_MN2DIV		<a href="#">Section 2.9.1.92</a>
248h	AUDIOPLL_FRACDIV		<a href="#">Section 2.9.1.93</a>
24Ch	AUDIOPLL_BWCTRL		<a href="#">Section 2.9.1.94</a>
250h	AUDIOPLL_FRACCTRL		<a href="#">Section 2.9.1.95</a>
254h	AUDIOPLL_STATUS		<a href="#">Section 2.9.1.96</a>
260h	USBPLL_PWRCTRL		<a href="#">Section 2.9.1.97</a>
264h	USBPLL_CLKCTRL		<a href="#">Section 2.9.1.98</a>
268h	USBPLL_TENABLE		<a href="#">Section 2.9.1.99</a>
26Ch	USBPLL_TENABLEDIV		<a href="#">Section 2.9.1.100</a>
270h	USBPLL_M2NDIV		<a href="#">Section 2.9.1.101</a>
274h	USBPLL_MN2DIV		<a href="#">Section 2.9.1.102</a>
278h	USBPLL_FRACDIV		<a href="#">Section 2.9.1.103</a>
27Ch	USBPLL_BWCTRL		<a href="#">Section 2.9.1.104</a>
280h	USBPLL_FRACCTRL		<a href="#">Section 2.9.1.105</a>
284h	USBPLL_STATUS		<a href="#">Section 2.9.1.106</a>
290h	DDRPLL_PWRCTRL		<a href="#">Section 2.9.1.107</a>
294h	DDRPLL_CLKCTRL		<a href="#">Section 2.9.1.108</a>
298h	DDRPLL_TENABLE		<a href="#">Section 2.9.1.109</a>
29Ch	DDRPLL_TENABLEDIV		<a href="#">Section 2.9.1.110</a>
2A0h	DDRPLL_M2NDIV		<a href="#">Section 2.9.1.111</a>
2A4h	DDRPLL_MN2DIV		<a href="#">Section 2.9.1.112</a>
2A8h	DDRPLL_FRACDIV		<a href="#">Section 2.9.1.113</a>
2ACh	DDRPLL_BWCTRL		<a href="#">Section 2.9.1.114</a>
2B0h	DDRPLL_FRACCTRL		<a href="#">Section 2.9.1.115</a>
2B4h	DDRPLL_STATUS		<a href="#">Section 2.9.1.116</a>
2C0h	OSC_SRC		<a href="#">Section 2.9.1.117</a>
2C4h	MPU_CLKSRC		<a href="#">Section 2.9.1.118</a>
2C8h	VIDEO_PLL_CLKSRC		<a href="#">Section 2.9.1.119</a>
2CCh	ATL_CLKSRC		<a href="#">Section 2.9.1.120</a>
2D4h	McASP_AHCLK_CLKSRC		<a href="#">Section 2.9.1.121</a>
2DCh	HDMI_I2S_CLKSRC		<a href="#">Section 2.9.1.122</a>
2E0h	DMTIMER_CLKSRC		<a href="#">Section 2.9.1.123</a>
2E4h	CLKOUT_MUX		<a href="#">Section 2.9.1.124</a>
2E8h	RMII_REFCLK_SRC		<a href="#">Section 2.9.1.125</a>
2ECh	SECSS_CLK_SRC		<a href="#">Section 2.9.1.126</a>
2F0h	SYSCLK18_CLKSRC		<a href="#">Section 2.9.1.127</a>
2F4h	WDT0_CLKSRC		<a href="#">Section 2.9.1.128</a>
320h	DMTIMER_CLK_CHANGE		<a href="#">Section 2.9.1.129</a>
324h	DEEPSLEEP_CTRL		<a href="#">Section 2.9.1.130</a>
328h	DEEPSLEEP_STATUS		<a href="#">Section 2.9.1.131</a>

### 2.9.1.1 CONTROL\_REVISION Register (offset = 0h) [reset = 4000000h]

CONTROL\_REVISION is shown in [Figure 2-25](#) and described in [Table 2-43](#).

The CONTROL\_REVISION register is a read only register containing the revision number of the Control module. A write to this register has no effect.

**Figure 2-25. CONTROL\_REVISION Register**



**Table 2-43. CONTROL\_REVISION Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-30	IP_REV_SCHEME	R	0h	Used to distinguish register scheme read 0 = Legacy (ASP or WTBU) scheme read 1 = Highlander 0.8 scheme
29-28	Reserved	R	0h	
27-16	IP_REV_FUNC	R	9Ah	Function indicates a software compatible module family. If there is no level of software compatibility a new Func number (and hence REVISION) should be assigned.
15-11	IP_REV_RTL	R	17h	RTL Version (R), maintained by IP design owner.
10-8	IP_REV_MAJOR	R	5h	Major Revision (X), maintained by IP specification owner.
7-6	IP_REV_CUSTOM	R	1h	Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers read 0 = Non custom (standard) revision
5-0	IP_REV_MINOR	R	Ch	Minor Revision (Y), maintained by IP specification owner.

**2.9.1.2 CONTROL\_HWINFO Register (offset = 4h) [reset = 0h]**

CONTROL\_HWINFO is shown in [Figure 2-26](#) and described in [Table 2-44](#).

The CONTROL\_HWINFO register contains information about the module hardware configuration (typically HDL generics, if any).

**Figure 2-26. CONTROL\_HWINFO Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-44. CONTROL\_HWINFO Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	IP_HWINFO	R	0h	IP Module dependent

### 2.9.1.3 CONTROL\_SYSCONFIG Register (offset = 10h) [reset = 2Ah]

CONTROL\_SYSCONFIG is shown in [Figure 2-27](#) and described in [Table 2-45](#).

The CONTROL\_SYSCONFIG register implements only a reduced set of the register defined in the OCP Design Guidelines.

**Figure 2-27. CONTROL\_SYSCONFIG Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-45. CONTROL\_SYSCONFIG Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-4	STANDBY	R	2h	Configure local initiator state management. Reserved in Control Module since it has no local initiator. read 0 = Force Standby read 1 = No Standby Mode read 2 = Smart Standby read 3 = Smart Standby wakeup capable
3-2	IDLEMODE	R/W	2h	Configure local target state management read-write 0 = Force Idle read-write 1 = No Idle read-write 2 = Smart Idle read-write 3 = Smart Idle wakeup capable
1	FREEEMU	R	1h	Sensitivity to Emulation suspend input. read 0 = Module is sensitive to EMU suspend read 1 = Module not sensitive to EMU suspend
0	Reserved	R	0h	

**2.9.1.4 PLLSS\_MMR\_LOCK Register (offset = 40h) [reset = 1A1C8144h]**

PLLSS\_MMR\_LOCK is shown in [Figure 2-28](#) and described in [Table 2-46](#).

The PLLSS\_MMR\_LOCK Register is used allow/block writes to the registers in address region Start\_Address\_x -End\_Address\_x. This register has 2 states LOCKED and UNLOCKED When in LOCKED state all writes to Start\_Address\_x -End\_Address\_x is blocked. When in UNLOCKED state all writes to Start\_Address\_x -End\_Address\_x is allowed. All reads to Start\_Address\_x -End\_Address\_x should not be blocked by the state of PLLSS\_MMR\_LOCK registers but they should follow the underlying security specified in each section, e.g. Firewall setting, Non Secure Supervisor etc.

**Figure 2-28. PLLSS\_MMR\_LOCK Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-46. PLLSS\_MMR\_LOCK Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	MMR_LOCK	R/W	1982FC6Ch	Lock/Unlock register for region 0x0008 - 0x0FFF read-write 517622845 = All writes to 0x0008 - 0x0FFF is allowed. read-write 521296740 = All writes to 0x0008 - 0x0FFF is blocked.

### 2.9.1.5 MPUPLL\_PWRCTRL Register (offset = 48h) [reset = 0h]

MPUPLL\_PWRCTRL is shown in [Figure 2-29](#) and described in [Table 2-47](#).

The MPU PLL Power Control register is used to control the power state of the MPU \_PLL.

**Figure 2-29. MPUPLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-47. MPUPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

### 2.9.1.6 MPUPLL\_CLKCTRL Register (offset = 4Ch) [reset = 91E818h]

MPUPLL\_CLKCTRL is shown in Figure 2-30 and described in Table 2-48.

The MPU PLL Clock Control register is used to control the different clock control state of the MPU\_PLL

**Figure 2-30. MPUPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLESIPEN	ENSSC	Reserved	NWELLTRIM				
R/W-0h	R/W-0h	R-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	Reserved	STBYRET	CLKOUTEN	Reserved	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
M3PWDNZ	STOPMODE	LOWCURRSTDBY	LPMODE	DRIFTGUARDEN	REGM4XEN	Reserved	RELAXED_LOCK
R/W-1h	R/W-1h	R/W-0h	R/W-0h	R/W-1h	R/W-1h	R-0h	R/W-1h
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-70h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-48. MPUPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLESIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	Reserved	R	0h	
28-24	NWELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	Reserved	R	0h	
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	Reserved	R	0h	
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional

**Table 2-48. MPUPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
15	M3PWDNZ	R/W	1h	M3 divider power down mode read-write 0 = Asynchronous power down for M3 divider read-write 1 = M3 divider is functional
14	STOPMODE	R/W	1h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	LOWCURRSTDBY	R/W	0h	When in Lossclk/Stbyret/Idle read-write 0 = Fast relock read-write 1 = Slow relock
12	LPMODE	R/W	0h	Can be set to 1 in cases with CLKINP/(N+1) less than or equal 1MHz and CLKINP*M/(N+1) less than or equal 100MHz
11	DRIFTGUARDEN	R/W	1h	When RECAL status flag is asserted. 1 Enables recalibration
10	REGM4XEN	R/W	1h	Enable REGM*4 (Active High). Can be set to 1 only for CLKOUT*M2 greater than 150MHz when LPMODE = 0 and CLKOUT*M2 greater than 60MHz when LPMODE = 1 . This bit should not be changed on the fly in locked condition. INITIALIZATION should follow change of this bit.
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	70h	
0	TINITZ	R/W	0h	PLL core soft reset




**2.9.1.7 MPUPLL\_TENABLE Register (offset = 50h) [reset = 0h]**

MPUPLL\_TENABLE is shown in [Figure 2-31](#) and described in [Table 2-49](#).

The MPU PLL TENABLE register is used to load the M, N dividers of MPU\_PLL

**Figure 2-31. MPUPLL\_TENABLE Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-49. MPUPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N latch (active rise edge)

### 2.9.1.8 MPUPLL\_TENABLEDIV Register (offset = 54h) [reset = 0h]

MPUPLL\_TENABLEDIV is shown in [Figure 2-32](#) and described in [Table 2-50](#).

The MPU PLL TENABLEDIV register is used to load the M2,N2 dividers of MPU\_PLL

**Figure 2-32. MPUPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-50. MPUPLL\_TENABLEDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

**2.9.1.9 MPUPLL\_M2NDIV Register (offset = 58h) [reset = 50013h]**

 MPUPLL\_M2NDIV is shown in [Figure 2-33](#) and described in [Table 2-51](#).

MPU PLL M2NDIV register is for programming M2 and N values of MPU \_PLL

**Figure 2-33. MPUPLL\_M2NDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-51. MPUPLL\_M2NDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20-16	M2	R/W	0h	Post-divider is REGM2
15-7	Reserved	R	A7h	
6-0	N	R/W	72h	Pre-divider is REGN+1

### 2.9.1.10 MPUPLL\_MN2DIV Register (offset = 5Ch) [reset = 1F4h]

MPUPLL\_MN2DIV is shown in [Figure 2-34](#) and described in [Table 2-52](#).

MPU PLL MN2DIV register is for programming M and N2 values of MPU \_PLL

**Figure 2-34. MPUPLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-52. MPUPLL\_MN2DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	190h	Feedback multiplier is REGM

**2.9.1.11 MPUPLL\_FRACDIV Register (offset = 60h) [reset = 0h]**

MPUPLL\_FRACDIV is shown in [Figure 2-35](#) and described in [Table 2-53](#).

The MPU PLL FRACDIV register is for controlling the fractional values of MPU\_PLL

**Figure 2-35. MPUPLL\_FRACDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-53. MPUPLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-0	FRACTIONALM	R/W	0h	Fractional part of the M divider.

### 2.9.1.12 MPUPLL\_BWCTRL Register (offset = 64h) [reset = 0h]

MPUPLL\_BWCTRL is shown in [Figure 2-36](#) and described in [Table 2-54](#).

The MPU PLL\_BWCTRL register is for controlling the loop bandwidth of MPU \_PLL

**Figure 2-36. MPUPLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-54. MPUPLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	Reserved	R	0h	

### 2.9.1.13 MPUPLL\_FRACCTRL Register (offset = 68h) [reset = 0h]

MPUPLL\_FRACCTRL is shown in [Figure 2-37](#) and described in [Table 2-55](#).

Controls the fractional portion of Modena PLL

**Figure 2-37. MPUPLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-55. MPUPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20	Reserved	R	0h	
19-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control

### 2.9.1.14 MPUPLL\_STATUS Register (offset = 6Ch) [reset = 121h]

MPUPLL\_STATUS is shown in [Figure 2-38](#) and described in [Table 2-56](#).

The MPU PLL Status register is for viewing the status of the MPU PLL.

**Figure 2-38. MPUPLL\_STATUS Register**

31	30	29	28	27	26	25	24
Reserved	SSACK	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		
23	22	21	20	19	18	17	16
Reserved							
R-0h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-0h					R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	LIMP	HIGHJITTER	BYPASS
R-0h	R-0h	R-0h	R-0h	R-1h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-56. MPUPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Reserved	R	0h	
30	SSACK	R	0h	PODPLL_MPU_SSACK
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	0h	
10	PHASELOCK	R	0h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the reload process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	0h	Reference input loss
5	CLKOUTENACK	R	0h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	0h	ADPLL internal loop lock status
3	M2CHANGEACK	R	1h	acknowledge for M2 change
2	LIMP	R	0h	1 In LIMP mode 0 In Stop Mode
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass




**2.9.1.15 MPUPLL\_M3DIV Register (offset = 70h) [reset = 1h]**

MPUPLL\_M3DIV is shown in [Figure 2-39](#) and described in [Table 2-57](#).

The MPU PLL\_M3DIV register is for controlling the M3 divider of MPU\_PLL

**Figure 2-39. MPUPLL\_M3DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-57. MPUPLL\_M3DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-5	Reserved	R	0h	
4-0	M3	R/W	0h	Post Divider Reg M3

### 2.9.1.16 MPUPLL\_RAMPCTRL Register (offset = 74h) [reset = 0h]

MPUPLL\_RAMPCTRL is shown in [Figure 2-40](#) and described in [Table 2-58](#).

The MPUPLL\_RAMPCTRL register is for controlling the ramping of MPU\_PLL

**Figure 2-40. MPUPLL\_RAMPCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-58. MPUPLL\_RAMPCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20-19	CLKRAMPLEVEL	R/W	0h	Controls the ramp sequence. read-write 0 = No ramping read-write 1 = Bypass clk /Fout/8 / Fout/4 / Fout/2 / Fout read-write 2 = Bypass clk / Fout/4 / Fout/2 /Fout/1.5/Fout read-write 3 = Reserved
18-16	CLKRAMPRATE	R/W	0h	Controls the time spent on each ramp step read-write 0 = 2 REFCLKs read-write 1 = 4 REFCLKs read-write 2 = 8 REFCLKs read-write 3 = 16 REFCLKs read-write 4 = 32 REFCLKs read-write 5 = 64 REFCLKs read-write 6 = 128 REFCLKs read-write 7 = 512 REFCLKs
15-1	Reserved	R	0h	
0	RELOCK_RAMP_EN	R/W	0h	0 Clock ramping happens only during initial lock as controlled by CLKRAMPLEVEL bits. No clock ramping during relock 1 Clock ramping happens both during initial lock and relock

**2.9.1.17 HDVICPPLL\_PWRCTRL Register (offset = E0h) [reset = 30h]**

HDVICPPLL\_PWRCTRL is shown in [Figure 2-41](#) and described in [Table 2-59](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-41. HDVICPPLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-59. HDVICPPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.18 HDVICPPLL\_CLKCTRL Register (offset = E4h) [reset = 914824h]**

HDVICPPLL\_CLKCTRL is shown in [Figure 2-42](#) and described in [Table 2-60](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-42. HDVICPPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24	
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWELLTRIM					
R/W-0h	R/W-0h	R/W-0h	R/W-0h					
23	22	21	20	19	18	17	16	
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ	
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h	
15	14	13	12	11	10	9	8	
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK	
R-0h	R/W-0h	R-1h	R/W-4h			R-0h	R/W-1h	
7	6	5	4	3	2	1	0	
Reserved							TINITZ	
R-40h							R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-60. HDVICPPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that dont have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO


**Table 2-60. HDVICPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.19 HDVICPPLL\_TENABLE Register (offset = E8h) [reset = 0h]**

HDVICPPLL\_TENABLE is shown in [Figure 2-43](#) and described in [Table 2-61](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLLJ.

**Figure 2-43. HDVICPPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-61. HDVICPPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.20 HDVICPPLL\_TENABLEDIV Register (offset = ECh) [reset = 0h]**

HDVICPPLL\_TENABLEDIV is shown in [Figure 2-44](#) and described in [Table 2-62](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-44. HDVICPPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-62. HDVICPPLL\_TENABLEDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

### 2.9.1.21 HDVICPLL\_M2NDIV Register (offset = F0h) [reset = 50013h]

HDVICPLL\_M2NDIV is shown in [Figure 2-45](#) and described in [Table 2-63](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-45. HDVICPLL\_M2NDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-63. HDVICPLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1




**2.9.1.22 HDVICPPLL\_MN2DIV Register (offset = F4h) [reset = 174h]**

HDVICPPLL\_MN2DIV is shown in [Figure 2-46](#) and described in [Table 2-64](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-46. HDVICPPLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-64. HDVICPPLL\_MN2DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

### 2.9.1.23 HDVICPLL\_FRACDIV Register (offset = F8h) [reset = 800000h]

HDVICPLL\_FRACDIV is shown in [Figure 2-47](#) and described in [Table 2-65](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-47. HDVICPLL\_FRACDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-65. HDVICPLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.24 HDVICPLL\_BWCTRL Register (offset = FCh) [reset = 0h]**

HDVICPLL\_BWCTRL is shown in [Figure 2-48](#) and described in [Table 2-66](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-48. HDVICPLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-66. HDVICPLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

### 2.9.1.25 HDVICPPLL\_FRACCTRL Register (offset = 100h) [reset = 0h]

HDVICPPLL\_FRACCTRL is shown in [Figure 2-49](#) and described in [Table 2-67](#).

Controls the fractional portion of respective ADPLLLJ.

**Figure 2-49. HDVICPPLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-67. HDVICPPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control

**2.9.1.26 HDVICPPLL\_STATUS Register (offset = 104h) [reset = C000121h]**

 HDVICPPLL\_STATUS is shown in [Figure 2-50](#) and described in [Table 2-68](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-50. HDVICPPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-68. HDVICPPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relck process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-68. HDVICPPLL\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.27 L3PLL\_PWRCTRL Register (offset = 110h) [reset = 30h]**

L3PLL\_PWRCTRL is shown in [Figure 2-51](#) and described in [Table 2-69](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-51. L3PLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-69. L3PLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.28 L3PLL\_CLKCTRL Register (offset = 114h) [reset = 914824h]**

L3PLL\_CLKCTRL is shown in [Figure 2-52](#) and described in [Table 2-70](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-52. L3PLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	N WELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK
R-0h	R/W-0h	R-1h	R/W-4h			R-0h	R/W-1h
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-70. L3PLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	N WELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO




**Table 2-70. L3PLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.29 L3PLL\_TENABLE Register (offset = 118h) [reset = 0h]**

L3PLL\_TENABLE is shown in [Figure 2-53](#) and described in [Table 2-71](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLLJ.

**Figure 2-53. L3PLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-71. L3PLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.30 L3PLL\_TENABLEDIV Register (offset = 11Ch) [reset = 0h]**

L3PLL\_TENABLEDIV is shown in [Figure 2-54](#) and described in [Table 2-72](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-54. L3PLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-72. L3PLL\_TENABLEDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

**2.9.1.31 L3PLL\_M2NDIV Register (offset = 120h) [reset = 50013h]**

 L3PLL\_M2NDIV is shown in [Figure 2-55](#) and described in [Table 2-73](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-55. L3PLL\_M2NDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-73. L3PLL\_M2NDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1

### 2.9.1.32 L3PLL\_MN2DIV Register (offset = 124h) [reset = 174h]

L3PLL\_MN2DIV is shown in [Figure 2-56](#) and described in [Table 2-74](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-56. L3PLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-74. L3PLL\_MN2DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.33 L3PLL\_FRACDIV Register (offset = 128h) [reset = 8000000h]**

L3PLL\_FRACDIV is shown in [Figure 2-57](#) and described in [Table 2-75](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-57. L3PLL\_FRACDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-75. L3PLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.34 L3PLL\_BWCTRL Register (offset = 12Ch) [reset = 0h]**

L3PLL\_BWCTRL is shown in [Figure 2-58](#) and described in [Table 2-76](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-58. L3PLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-76. L3PLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

### 2.9.1.35 L3PLL\_FRACCTRL Register (offset = 130h) [reset = 0h]

L3PLL\_FRACCTRL is shown in [Figure 2-59](#) and described in [Table 2-77](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-59. L3PLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-77. L3PLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control



**2.9.1.36 L3PLL\_STATUS Register (offset = 134h) [reset = C0000121h]**

 L3PLL\_STATUS is shown in [Figure 2-60](#) and described in [Table 2-78](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-60. L3PLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-78. L3PLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relck process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-78. L3PLL\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.37 ISPLL\_PWRCTRL Register (offset = 140h) [reset = 30h]**

ISPLL\_PWRCTRL is shown in [Figure 2-61](#) and described in [Table 2-79](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-61. ISPLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-79. ISPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.38 ISPPLL\_CLKCTRL Register (offset = 144h) [reset = 914824h]**

ISPPLL\_CLKCTRL is shown in [Figure 2-62](#) and described in [Table 2-80](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-62. ISPPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWEELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK
R-0h	R/W-0h	R-1h	R/W-4h		R-0h	R/W-1h	
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-80. ISPPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWEELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO


**Table 2-80. ISPPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.39 ISPPLL\_TENABLE Register (offset = 148h) [reset = 0h]**

ISPPLL\_TENABLE is shown in [Figure 2-63](#) and described in [Table 2-81](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-63. ISPPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-81. ISPPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.40 ISPPLL\_TENABLEDIV Register (offset = 14Ch) [reset = 0h]**

ISPPLL\_TENABLEDIV is shown in [Figure 2-64](#) and described in [Table 2-82](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-64. ISPPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-82. ISPPLL\_TENABLEDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

### 2.9.1.41 ISPPLL\_M2NDIV Register (offset = 150h) [reset = 50013h]

ISPPLL\_M2NDIV is shown in [Figure 2-65](#) and described in [Table 2-83](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-65. ISPPLL\_M2NDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-83. ISPPLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1




**2.9.1.42 ISPPLL\_MN2DIV Register (offset = 154h) [reset = 174h]**

ISPPLL\_MN2DIV is shown in [Figure 2-66](#) and described in [Table 2-84](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-66. ISPPLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-84. ISPPLL\_MN2DIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.43 ISPPLL\_FRACDIV Register (offset = 158h) [reset = 8000000h]**

ISPPLL\_FRACDIV is shown in [Figure 2-67](#) and described in [Table 2-85](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-67. ISPPLL\_FRACDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-85. ISPPLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.44 ISPPLL\_BWCTRL Register (offset = 15Ch) [reset = 0h]**

ISPPLL\_BWCTRL is shown in [Figure 2-68](#) and described in [Table 2-86](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-68. ISPPLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-86. ISPPLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

### 2.9.1.45 ISPLL\_FRACCTRL Register (offset = 160h) [reset = 0h]

ISPLL\_FRACCTRL is shown in [Figure 2-69](#) and described in [Table 2-87](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-69. ISPLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-87. ISPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control

**2.9.1.46 ISPLL\_STATUS Register (offset = 164h) [reset = C000121h]**

 ISPLL\_STATUS is shown in [Figure 2-70](#) and described in [Table 2-88](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-70. ISPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-88. ISPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-88. ISPPLL\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.47 DSSPLL\_PWRCTRL Register (offset = 170h) [reset = 30h]**

DSSPLL\_PWRCTRL is shown in [Figure 2-71](#) and described in [Table 2-89](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-71. DSSPLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-89. DSSPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.48 DSSPLL\_CLKCTRL Register (offset = 174h) [reset = 914824h]**

DSSPLL\_CLKCTRL is shown in Figure 2-72 and described in Table 2-90.

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-72. DSSPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWEELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO		Reserved	RELAXED_LOCK	
R-0h	R/W-0h	R-1h	R/W-4h		R-0h	R/W-1h	
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-90. DSSPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWEELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO




**Table 2-90. DSSPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.49 DSSPLL\_TENABLE Register (offset = 178h) [reset = 0h]**

DSSPLL\_TENABLE is shown in [Figure 2-73](#) and described in [Table 2-91](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-73. DSSPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-91. DSSPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.50 DSSPLL\_TENABLEDIV Register (offset = 17Ch) [reset = 0h]**

DSSPLL\_TENABLEDIV is shown in [Figure 2-74](#) and described in [Table 2-92](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-74. DSSPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-92. DSSPLL\_TENABLEDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

### 2.9.1.51 DSSPLL\_M2NDIV Register (offset = 180h) [reset = 50013h]

DSSPLL\_M2NDIV is shown in [Figure 2-75](#) and described in [Table 2-93](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-75. DSSPLL\_M2NDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-93. DSSPLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1

**2.9.1.52 DSSPLL\_MN2DIV Register (offset = 184h) [reset = 174h]**

DSSPLL\_MN2DIV is shown in [Figure 2-76](#) and described in [Table 2-94](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-76. DSSPLL\_MN2DIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-94. DSSPLL\_MN2DIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.53 DSSPLL\_FRACDIV Register (offset = 188h) [reset = 800000h]**

DSSPLL\_FRACDIV is shown in [Figure 2-77](#) and described in [Table 2-95](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-77. DSSPLL\_FRACDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-95. DSSPLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.54 DSSPLL\_BWCTRL Register (offset = 18Ch) [reset = 0h]**

DSSPLL\_BWCTRL is shown in [Figure 2-78](#) and described in [Table 2-96](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-78. DSSPLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-96. DSSPLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

### 2.9.1.55 DSSPLL\_FRACCTRL Register (offset = 190h) [reset = 0h]

DSSPLL\_FRACCTRL is shown in [Figure 2-79](#) and described in [Table 2-97](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-79. DSSPLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-97. DSSPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control



**2.9.1.56 DSSPLL\_STATUS Register (offset = 194h) [reset = C000121h]**

DSSPLL\_STATUS is shown in [Figure 2-80](#) and described in [Table 2-98](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-80. DSSPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-98. DSSPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0 indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-98. DSSPLL\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.57 VIDEO0PLL\_PWRCTRL Register (offset = 1A0h) [reset = 30h]**

VIDEO0PLL\_PWRCTRL is shown in [Figure 2-81](#) and described in [Table 2-99](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-81. VIDEO0PLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-99. VIDEO0PLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.58 VIDEO0PLL\_CLKCTRL Register (offset = 1A4h) [reset = 914824h]**

VIDEO0PLL\_CLKCTRL is shown in [Figure 2-82](#) and described in [Table 2-100](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-82. VIDEO0PLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWEELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK
R-0h	R/W-0h	R-1h	R/W-4h		R-0h	R/W-1h	
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-100. VIDEO0PLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWEELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO


**Table 2-100. VIDEOPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.59 VIDEO0PLL\_TENABLE Register (offset = 1A8h) [reset = 0h]**

VIDEO0PLL\_TENABLE is shown in [Figure 2-83](#) and described in [Table 2-101](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-83. VIDEO0PLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-101. VIDEO0PLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.60 VIDEO0PLL\_TENABLEDIV Register (offset = 1ACh) [reset = 0h]**

VIDEO0PLL\_TENABLEDIV is shown in [Figure 2-84](#) and described in [Table 2-102](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-84. VIDEO0PLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-102. VIDEO0PLL\_TENABLEDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

**2.9.1.61 VIDEO0PLL\_M2NDIV Register (offset = 1B0h) [reset = 50013h]**

VIDEO0PLL\_M2NDIV is shown in [Figure 2-85](#) and described in [Table 2-103](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-85. VIDEO0PLL\_M2NDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-103. VIDEO0PLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1




### 2.9.1.62 VIDEO0PLL\_MN2DIV Register (offset = 1B4h) [reset = 174h]

VIDEO0PLL\_MN2DIV is shown in [Figure 2-86](#) and described in [Table 2-104](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-86. VIDEO0PLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-104. VIDEO0PLL\_MN2DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

### 2.9.1.63 VIDEO0PLL\_FRACDIV Register (offset = 1B8h) [reset = 800000h]

VIDEO0PLL\_FRACDIV is shown in [Figure 2-87](#) and described in [Table 2-105](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-87. VIDEO0PLL\_FRACDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-105. VIDEO0PLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.64 VIDEO0PLL\_BWCTRL Register (offset = 1BCh) [reset = 0h]**

VIDEO0PLL\_BWCTRL is shown in [Figure 2-88](#) and described in [Table 2-106](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-88. VIDEO0PLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-106. VIDEO0PLL\_BWCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

**2.9.1.65 VIDEO0PLL\_FRACCTRL Register (offset = 1C0h) [reset = 0h]**

 VIDEO0PLL\_FRACCTRL is shown in [Figure 2-89](#) and described in [Table 2-107](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-89. VIDEO0PLL\_FRACCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-107. VIDEO0PLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control

**2.9.1.66 VIDEO0PLL\_STATUS Register (offset = 1C4h) [reset = C000121h]**

VIDEO0PLL\_STATUS is shown in [Figure 2-90](#) and described in [Table 2-108](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-90. VIDEO0PLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-108. VIDEO0PLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-108. VIDEO0PLL\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

### 2.9.1.67 VIDEO1PLL\_PWRCTRL Register (offset = 1D0h) [reset = 30h]

VIDEO1PLL\_PWRCTRL is shown in [Figure 2-91](#) and described in [Table 2-109](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-91. VIDEO1PLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-109. VIDEO1PLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.68 VIDEO1PLL\_CLKCTRL Register (offset = 1D4h) [reset = 914824h]**

VIDEO1PLL\_CLKCTRL is shown in [Figure 2-92](#) and described in [Table 2-110](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-92. VIDEO1PLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	N WELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	U LOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO		Reserved	RELAXED_LOCK	
R-0h	R/W-0h	R-1h	R/W-4h		R-0h	R/W-1h	
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-110. VIDEO1PLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	N WELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO




**Table 2-110. VIDEO1PLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.69 VIDEO1PLL\_TENABLE Register (offset = 1D8h) [reset = 0h]**

VIDEO1PLL\_TENABLE is shown in [Figure 2-93](#) and described in [Table 2-111](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-93. VIDEO1PLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-111. VIDEO1PLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.70 VIDEO1PLL\_TENABLEDIV Register (offset = 1DCh) [reset = 0h]**

VIDEO1PLL\_TENABLEDIV is shown in [Figure 2-94](#) and described in [Table 2-112](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-94. VIDEO1PLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-112. VIDEO1PLL\_TENABLEDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

**2.9.1.71 VIDEO1PLL\_M2NDIV Register (offset = 1E0h) [reset = 50013h]**

VIDEO1PLL\_M2NDIV is shown in [Figure 2-95](#) and described in [Table 2-113](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-95. VIDEO1PLL\_M2NDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-113. VIDEO1PLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1

**2.9.1.72 VIDEO1PLL\_MN2DIV Register (offset = 1E4h) [reset = 174h]**

VIDEO1PLL\_MN2DIV is shown in [Figure 2-96](#) and described in [Table 2-114](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-96. VIDEO1PLL\_MN2DIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-114. VIDEO1PLL\_MN2DIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.73 VIDEO1PLL\_FRACDIV Register (offset = 1E8h) [reset = 800000h]**

VIDEO1PLL\_FRACDIV is shown in [Figure 2-97](#) and described in [Table 2-115](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-97. VIDEO1PLL\_FRACDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-115. VIDEO1PLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.74 VIDEO1PLL\_BWCTRL Register (offset = 1ECh) [reset = 0h]**

VIDEO1PLL\_BWCTRL is shown in [Figure 2-98](#) and described in [Table 2-116](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-98. VIDEO1PLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-116. VIDEO1PLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

### 2.9.1.75 VIDEO1PLL\_FRACCTRL Register (offset = 1F0h) [reset = 0h]

VIDEO1PLL\_FRACCTRL is shown in [Figure 2-99](#) and described in [Table 2-117](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-99. VIDEO1PLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-117. VIDEO1PLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control



**2.9.1.76 VIDEO1PLL\_STATUS Register (offset = 1F4h) [reset = C000121h]**

 VIDEO1PLL\_STATUS is shown in [Figure 2-100](#) and described in [Table 2-118](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-100. VIDEO1PLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-118. VIDEO1PLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change


**Table 2-118. VIDEO1PLL\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.77 HDMIPLL\_PWRCTRL Register (offset = 200h) [reset = 30h]**

HDMIPLL\_PWRCTRL is shown in [Figure 2-101](#) and described in [Table 2-119](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-101. HDMIPLL\_PWRCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-119. HDMIPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

### 2.9.1.78 HDMIPLL\_CLKCTRL Register (offset = 204h) [reset = 914824h]

HDMIPLL\_CLKCTRL is shown in Figure 2-102 and described in Table 2-120.

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-102. HDMIPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWEELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO		Reserved	RELAXED_LOCK	
R-0h	R/W-0h	R-1h	R/W-4h		R-0h	R/W-1h	
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-120. HDMIPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWEELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO


**Table 2-120. HDMIPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.79 HDMIPLL\_TENABLE Register (offset = 208h) [reset = 0h]**

HDMIPLL\_TENABLE is shown in [Figure 2-103](#) and described in [Table 2-121](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-103. HDMIPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-121. HDMIPLL\_TENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.80 HDMIPLL\_TENABLEDIV Register (offset = 20Ch) [reset = 0h]**

HDMIPLL\_TENABLEDIV is shown in [Figure 2-104](#) and described in [Table 2-122](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-104. HDMIPLL\_TENABLEDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-122. HDMIPLL\_TENABLEDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

**2.9.1.81 HDMIPLL\_M2NDIV Register (offset = 210h) [reset = 50013h]**

HDMIPLL\_M2NDIV is shown in [Figure 2-105](#) and described in [Table 2-123](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-105. HDMIPLL\_M2NDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-123. HDMIPLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1




**2.9.1.82 HDMIPLL\_MN2DIV Register (offset = 214h) [reset = 174h]**

HDMIPLL\_MN2DIV is shown in [Figure 2-106](#) and described in [Table 2-124](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-106. HDMIPLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-124. HDMIPLL\_MN2DIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.83 HDMIPLL\_FRACDIV Register (offset = 218h) [reset = 800000h]**

HDMIPLL\_FRACDIV is shown in [Figure 2-107](#) and described in [Table 2-125](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-107. HDMIPLL\_FRACDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-125. HDMIPLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

### 2.9.1.84 HDMIPLL\_BWCTRL Register (offset = 21Ch) [reset = 0h]

HDMIPLL\_BWCTRL is shown in [Figure 2-108](#) and described in [Table 2-126](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-108. HDMIPLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-126. HDMIPLL\_BWCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

### 2.9.1.85 HDMIPLL\_FRACCTRL Register (offset = 220h) [reset = 0h]

HDMIPLL\_FRACCTRL is shown in [Figure 2-109](#) and described in [Table 2-127](#).

Controls the fractional portion of respective ADPLLLJ.

**Figure 2-109. HDMIPLL\_FRACCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-127. HDMIPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control

**2.9.1.86 HDMIPLL\_STATUS Register (offset = 224h) [reset = C000121h]**

 HDMIPLL\_STATUS is shown in [Figure 2-110](#) and described in [Table 2-128](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-110. HDMIPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-128. HDMIPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change


**Table 2-128. HDMIPLL\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.87 AUDIOPLL\_PWRCTRL Register (offset = 230h) [reset = 30h]**

AUDIOPLL\_PWRCTRL is shown in [Figure 2-111](#) and described in [Table 2-129](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-111. AUDIOPLL\_PWRCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-129. AUDIOPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

### 2.9.1.88 AUDIOPLL\_CLKCTRL Register (offset = 234h) [reset = 914824h]

AUDIOPLL\_CLKCTRL is shown in [Figure 2-112](#) and described in [Table 2-130](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-112. AUDIOPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK
R-0h	R/W-0h	R-1h	R/W-4h			R-0h	R/W-1h
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-130. AUDIOPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO




**Table 2-130. AUDIOPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.89 AUDIOPLL\_TENABLE Register (offset = 238h) [reset = 0h]**

AUDIOPLL\_TENABLE is shown in [Figure 2-113](#) and described in [Table 2-131](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-113. AUDIOPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-131. AUDIOPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.90 AUDIOPLL\_TENABLEDIV Register (offset = 23Ch) [reset = 0h]**

AUDIOPLL\_TENABLEDIV is shown in [Figure 2-114](#) and described in [Table 2-132](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-114. AUDIOPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-132. AUDIOPLL\_TENABLEDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

### 2.9.1.91 AUDIOPLL\_M2NDIV Register (offset = 240h) [reset = 50013h]

AUDIOPLL\_M2NDIV is shown in [Figure 2-115](#) and described in [Table 2-133](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-115. AUDIOPLL\_M2NDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-133. AUDIOPLL\_M2NDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1

### 2.9.1.92 AUDIOPLL\_MN2DIV Register (offset = 244h) [reset = 174h]

AUDIOPLL\_MN2DIV is shown in [Figure 2-116](#) and described in [Table 2-134](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-116. AUDIOPLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-134. AUDIOPLL\_MN2DIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.93 AUDIOPLL\_FRACDIV Register (offset = 248h) [reset = 800000h]**

 AUDIOPLL\_FRACDIV is shown in [Figure 2-117](#) and described in [Table 2-135](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-117. AUDIOPLL\_FRACDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-135. AUDIOPLL\_FRACDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.94 AUDIOPLL\_BWCTRL Register (offset = 24Ch) [reset = 0h]**

AUDIOPLL\_BWCTRL is shown in [Figure 2-118](#) and described in [Table 2-136](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-118. AUDIOPLL\_BWCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-136. AUDIOPLL\_BWCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

**2.9.1.95 AUDIOPLL\_FRACCTRL Register (offset = 250h) [reset = 0h]**

 AUDIOPLL\_FRACCTRL is shown in [Figure 2-119](#) and described in [Table 2-137](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-119. AUDIOPLL\_FRACCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-137. AUDIOPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control



**2.9.1.96 AUDIOPLL\_STATUS Register (offset = 254h) [reset = C000121h]**

 AUDIOPLL\_STATUS is shown in [Figure 2-120](#) and described in [Table 2-138](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-120. AUDIOPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-138. AUDIOPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change


**Table 2-138. AUDIOPLL\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.97 USBPLL\_PWRCTRL Register (offset = 260h) [reset = 30h]**

 USBPLL\_PWRCTRL is shown in [Figure 2-121](#) and described in [Table 2-139](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-121. USBPLL\_PWRCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-139. USBPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.98 USBPLL\_CLKCTRL Register (offset = 264h) [reset = 914824h]**

USBPLL\_CLKCTRL is shown in [Figure 2-122](#) and described in [Table 2-140](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-122. USBPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK
R-0h	R/W-0h	R-1h	R/W-4h			R-0h	R/W-1h
7	6	5	4	3	2	1	0
Reserved							TINITZ
R-40h							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-140. USBPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO


**Table 2-140. USBPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.99 USBPLL\_TENABLE Register (offset = 268h) [reset = 0h]**

USBPLL\_TENABLE is shown in [Figure 2-123](#) and described in [Table 2-141](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-123. USBPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-141. USBPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.100 USBPLL\_TENABLEDIV Register (offset = 26Ch) [reset = 0h]**

USBPLL\_TENABLEDIV is shown in [Figure 2-124](#) and described in [Table 2-142](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-124. USBPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-142. USBPLL\_TENABLEDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

**2.9.1.101 USBPLL\_M2NDIV Register (offset = 270h) [reset = 50013h]**

 USBPLL\_M2NDIV is shown in [Figure 2-125](#) and described in [Table 2-143](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-125. USBPLL\_M2NDIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-143. USBPLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1




**2.9.1.102 USBPLL\_MN2DIV Register (offset = 274h) [reset = 174h]**

USBPLL\_MN2DIV is shown in [Figure 2-126](#) and described in [Table 2-144](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-126. USBPLL\_MN2DIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-144. USBPLL\_MN2DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

### 2.9.1.103 USBPLL\_FRACDIV Register (offset = 278h) [reset = 8000000h]

USBPLL\_FRACDIV is shown in [Figure 2-127](#) and described in [Table 2-145](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-127. USBPLL\_FRACDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-145. USBPLL\_FRACDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.104 USBPLL\_BWCTRL Register (offset = 27Ch) [reset = 0h]**

USBPLL\_BWCTRL is shown in [Figure 2-128](#) and described in [Table 2-146](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL


**Figure 2-128. USBPLL\_BWCTRL Register**

**Table 2-146. USBPLL\_BWCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

**2.9.1.105 USBPLL\_FRACCTRL Register (offset = 280h) [reset = 0h]**

 USBPLL\_FRACCTRL is shown in [Figure 2-129](#) and described in [Table 2-147](#).

Controls the fractional portion of respective ADPLLLJ.

**Figure 2-129. USBPLL\_FRACCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-147. USBPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control

**2.9.1.106 USBPLL\_STATUS Register (offset = 284h) [reset = C000121h]**

 USBPLL\_STATUS is shown in [Figure 2-130](#) and described in [Table 2-148](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-130. USBPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-148. USBPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relck process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-148. USBPLL\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

**2.9.1.107 DDRPLL\_PWRCTRL Register (offset = 290h) [reset = 30h]**

DDRPLL\_PWRCTRL is shown in [Figure 2-131](#) and described in [Table 2-149](#).

The PLL Power Control register is used to control the power state of the respective PLL.

**Figure 2-131. DDRPLL\_PWRCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-149. DDRPLL\_PWRCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5	PONIN	R/W	1h	ON/OFF control of the weak power switch digital. For functional mode it should be 1
4	PGOODIN	R/W	0h	ON/OFF control of the strong power switch digital. For functional mode it should be 1
3	RET	R/W	1h	Save/Restore control for Retention mode. For functional mode it should be 0
2	ISORET	R/W	0h	Save/Restore control for Isolation of output pins For functional mode it should be 0
1	ISOSCAN	R/W	0h	Save/Restore control for Isolation of the Scanout pins For functional mode it should be 0
0	OFFMODE	R/W	0h	Used to switch OFF the logic on VDDA. For functional mode it should be 0

**2.9.1.108 DDRPLL\_CLKCTRL Register (offset = 294h) [reset = 914824h]**

DDRPLL\_CLKCTRL is shown in [Figure 2-132](#) and described in [Table 2-150](#).

The PLL Clock Control register is used to control the different clock control state of the respective PLL

**Figure 2-132. DDRPLL\_CLKCTRL Register**

31	30	29	28	27	26	25	24
CYCLES_LIPEN	ENSSC	CLKDCOLDOEN	NWELLTRIM				
R/W-0h	R/W-0h	R/W-0h	R/W-0h				
23	22	21	20	19	18	17	16
IDLE	BYPASSACKZ	STBYRET	CLKOUTEN	CLKOUTLDOEN	ULOWCLKEN	CLKDCOLDOPWDNZ	M2PWDNZ
R/W-0h	R/W-0h	R/W-0h	R/W-1h	R-0h	R/W-1h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
Reserved	STOPMODE	Reserved	SELFREQDCO			Reserved	RELAXED_LOCK
R-0h	R/W-0h	R-1h	R/W-4h			R-0h	R/W-1h
7	6	5	4	3	2	1	0
Reserved							TINITZ
							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-150. DDRPLL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CYCLES_LIPEN	R/W	0h	FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK.
30	ENSSC	R/W	0h	Controls Clock Spreading read-write 0 = enables clock spreading read-write 1 = disables clock spreading
29	CLKDCOLDOEN	R/W	0h	Synchronously enables/disables CLKDCOLDO read-write 0 = synchronously disables CLKDCOLDO read-write 1 = synchronously enables CLKDCOLDO
28-24	NWELLTRIM	R/W	0h	Trim values for the PLL
23	IDLE	R/W	0h	Sets PLL to Idle mode read-write 0 = When SYSRESET = 0 and TINITZ = 1 IDLE = 0 PLL will go to Active and Locked read-write 1 = When SYSRESET = 0 and TINITZ = 1 IDLE = 1 PLL will go to Idle Bypass low power
22	BYPASSACKZ	R/W	0h	BYPASSACKZ is a special purpose input to the module. In general this input is expected to be tied to static low. For the output clocks of the module that do not have an internal bypass mux viz. CLKDCOLDO and CLKOUTLDO, a bypass mux could be implemented external to the module.
21	STBYRET	R/W	0h	Standby retention control read-write 0 = prepares ADPLLJ for relock when out of retention by removing the gating on all internal clocks. read-write 1 = prepares ADPLLJ for retention by gating all the internal clocks.
20	CLKOUTEN	R/W	1h	CLKOUT enable or disable read-write 0 = synchronously disables CLKOUT read-write 1 = synchronously enables CLKOUT
19	CLKOUTLDOEN	R	0h	Synchronously enables/disables CLKOUTLDO read 0 = synchronously disables CLKOUTLDO read 1 = synchronously enables CLKOUTLDO




**Table 2-150. DDRPLL\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	ULOWCLKEN	R/W	1h	Select CLKOUT source in bypass read-write 0 = 0 When ADPLLLJ in bypass mode, CLKOUT = CLKINP/(N2+1) read-write 1 = 1 When ADPLLLJ in bypass mode, CLKOUT = CLKINPULOW.
17	CLKDCOLDOPWDNZ	R/W	1h	0 Asynchronous power down for CLKDCOLDO o/p.
16	M2PWDNZ	R/W	1h	M2 divider power down mode read-write 0 = Asynchronous power down for M2 divider read-write 1 = M2 divider is functional
15	Reserved	R	0h	
14	STOPMODE	R/W	0h	When in Lossclk/Stbyret read-write 0 = Limp mode read-write 1 = Stopmode
13	Reserved	R	1h	
12-10	SELFREQDCO	R/W	4h	DCO Clock (DCOCLK = CLKINP * [M/(N+1)]) frequency range selector. read-write 0 = 0 read-write 2 = DCOCLK range is from 500 MHz to 1000 MHz read-write 3 = 3 read-write 4 = DCOCLK range is from 1000 MHz to 2000 MHz read-write 5 = 5
9	Reserved	R	0h	
8	RELAXED_LOCK	R/W	1h	Decides when FREQLOCK asserted read-write 0 = FREQLOCK asserted when DC frequency error less than 1% read-write 1 = FREQLOCK asserted when DC frequency error less than 2%
7-1	Reserved	R	40h	
0	TINITZ	R/W	0h	PLL core soft reset

**2.9.1.109 DDRPLL\_TENABLE Register (offset = 298h) [reset = 0h]**

DDRPLL\_TENABLE is shown in [Figure 2-133](#) and described in [Table 2-151](#).

Load the M, N, SD and SELFREQDCO dividers of the particular ADPLLJ.

**Figure 2-133. DDRPLL\_TENABLE Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-151. DDRPLL\_TENABLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLE	R/W	0h	M, N, SD and SELFREQDCO latch (active rise edge)

**2.9.1.110 DDRPLL\_TENABLEDIV Register (offset = 29Ch) [reset = 0h]**

DDRPLL\_TENABLEDIV is shown in [Figure 2-134](#) and described in [Table 2-152](#).

The PLL TENABLEDIV register is used to load the M2,N2 dividers of respective PLL

**Figure 2-134. DDRPLL\_TENABLEDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-152. DDRPLL\_TENABLEDIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	TENABLEDIV	R/W	0h	M2 and N2 latch (active rise edge)

### 2.9.1.111 DDRPLL\_M2NDIV Register (offset = 2A0h) [reset = 50013h]

DDRPLL\_M2NDIV is shown in [Figure 2-135](#) and described in [Table 2-153](#).

PLL M2NDIV register is for programming M2 and N values of respective PLL

**Figure 2-135. DDRPLL\_M2NDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-153. DDRPLL\_M2NDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-23	Reserved	R	0h	
22-16	M2	R/W	0h	Post-divider is REGM2
15-8	Reserved	R	53h	
7-0	N	R/W	F2h	Pre-divider is REGN+1

**2.9.1.112 DDRPLL\_MN2DIV Register (offset = 2A4h) [reset = 174h]**

DDRPLL\_MN2DIV is shown in [Figure 2-136](#) and described in [Table 2-154](#).

PLL MN2DIV register is for programming M and N2 values of respective PLL

**Figure 2-136. DDRPLL\_MN2DIV Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-154. DDRPLL\_MN2DIV Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	N2	R/W	0h	Bypass divider is REGN2+1
15-12	Reserved	R	0h	
11-0	M	R/W	14h	Feedback multiplier is REGM

**2.9.1.113 DDRPLL\_FRACDIV Register (offset = 2A8h) [reset = 800000h]**

DDRPLL\_FRACDIV is shown in [Figure 2-137](#) and described in [Table 2-155](#).

The PLL FRACDIV register is for controlling the fractional values of respective PLL

**Figure 2-137. DDRPLL\_FRACDIV Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-155. DDRPLL\_FRACDIV Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	REGSD	R/W	1h	Sigma-Delta Divider
23-18	Reserved	R	Ch	
17-0	FRACTIONALM	R/W	16E58h	Fractional part of the M divider.

**2.9.1.114 DDRPLL\_BWCTRL Register (offset = 2ACh) [reset = 0h]**

DDRPLL\_BWCTRL is shown in [Figure 2-138](#) and described in [Table 2-156](#).

The PLL\_BWCTRL register is for controlling the loop bandwidth of respective PLL

**Figure 2-138. DDRPLL\_BWCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-156. DDRPLL\_BWCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-1	BWCONTROL	R/W	0h	Change Loop Bandwidth
0	BW_INCR_DECRZ	R/W	0h	Direction of Loop Bandwidth read-write 0 = decrease BW read-write 1 = increase BW

**2.9.1.115 DDRPLL\_FRACCTRL Register (offset = 2B0h) [reset = 0h]**

 DDRPLL\_FRACCTRL is shown in [Figure 2-139](#) and described in [Table 2-157](#).

Controls the fractional portion of respective ADPLLJ.

**Figure 2-139. DDRPLL\_FRACCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-157. DDRPLL\_FRACCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DOWNSPREAD	R/W	0h	Controls frequency spread read-write 0 = enables both side frequency spread about the programmed frequency. read-write 1 = enables low frequency spread only
30-28	ModFreqDividerExponent	R/W	0h	Exponent of the REFCLK divider to define the modulation frequency.
27-21	ModFreqDividerMantissa	R/W	0h	Mantissa of the REFCLK divider to define the modulation frequency
20-18	DeltaMStepInteger	R/W	0h	Integer part of Frequency Spread control.
17-0	DeltaMStepFraction	R/W	0h	The fraction part of Frequency Spread control



**2.9.1.116 DDRPLL\_STATUS Register (offset = 2B4h) [reset = C000121h]**

 DDRPLL\_STATUS is shown in [Figure 2-140](#) and described in [Table 2-158](#).

The PLL Status register is for viewing the status of the respective PLL.

**Figure 2-140. DDRPLL\_STATUS Register**

31	30	29	28	27	26	25	24
PONOUT	PGOODOUT	LDOPWDN	RECAL_BSTATUS3	RECAL_OPPIN	Reserved		
R-0h	R-0h	R-0h	R-0h	R-1h	R-7D84h		
23	22	21	20	19	18	17	16
Reserved							
R-7D84h							
15	14	13	12	11	10	9	8
Reserved					PHASELOCK	FREQLOCK	BYPASSACK
R-7D84h					R-1h	R-0h	R-0h
7	6	5	4	3	2	1	0
STBYRETACK	LOSSREF	CLKOUTENACK	LOCK2	M2CHANGEACK	SSACK	HIGHJITTER	BYPASS
R-0h	R-1h	R-1h	R-1h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-158. DDRPLL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	PONOUT	R	0h	status of the weak power-switch read 0 = indicates the/OFF status of the weak power-switch in digital to SOC. read 1 = ndicates the ON status of the weak power-switch in digital to SOC.
30	PGOODOUT	R	0h	status of the strong power-switch read 0 = indicates the/OFF status of the strong power-switch in digital to SOC. read 1 = ndicates the ON status of the strong power-switch in digital to SOC.
29	LDOPWDN	R	0h	1 indicates ADPLLLJ internal LDO is power down. VDDLDOOUT will be un-defined in this condition.
28	RECAL_BSTATUS3	R	0h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
27	RECAL_OPPIN	R	1h	Recalibration status flag. 1 ADPLLLJ requires recalibration)
26-11	Reserved	R	7D84h	
10	PHASELOCK	R	1h	Status on PHASELOCK output pin
9	FREQLOCK	R	0h	Status on FREQLOCK output pin
8	BYPASSACK	R	0h	Status of BYPASSACK output pin
7	STBYRETACK	R	0h	Standby and retention status read 0 = indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process. read 1 = indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention.
6	LOSSREF	R	1h	Reference input loss
5	CLKOUTENACK	R	1h	1 /0indicates enable/disable condition of CLKOUTEN
4	LOCK2	R	1h	ADPLL internal loop lock status
3	M2CHANGEACK	R	0h	acknowledge for M2 change

**Table 2-158. DDRPLL\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	SSCACK	R	0h	Spread Spectrum status read 0 = Spread-spectrum Clocking is disabled on output clocks read 1 = Spread-spectrum Clocking is enabled on output clocks
1	HIGHJITTER	R	0h	1 indicates jitter. After PHASELOCK is asserted high, the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK greater than 24%.
0	BYPASS	R	1h	Bypass status signal. 1 CLKOUT in bypass

### 2.9.1.117 OSC\_SRC Register (offset = 2C0h) [reset = 0h]

OSC\_SRC is shown in [Figure 2-141](#) and described in [Table 2-159](#).

The following groups of PLL needs a selection of clock source of OSC0 or OSC1 or HDVICPPLL/ISPPPLL/DSSPLL or VIDEO0PLL or VIDEO1PLL or AUDIOPLL or for TEST reasons, the following additional PLLs also have OSC0 vs OSC1 selection: HDVICP, ISP, DSS, USB, DDR

**Figure 2-141. OSC\_SRC Register**

31	30	29	28	27	26	25	24
Reserved	Reserved	HDVICP_PLL_SOUR CE	ISP_PLL_SOURCE	DSS_PLL_SOURCE	USB_PLL_SOURCE	DDR_PLL_SOURCE	AUDIO_PLL_SOUR E
R-0h	R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
Reserved					HDMI_PLL_SOURCE	VIDEO1_PLL_SOUR CE	VIDEO0_PLL_SOUR CE
					R-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
Reserved							
R-0h							
7	6	5	4	3	2	1	0
Reserved							L3_PLL_SOURCE
							R-0h
							R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-159. OSC\_SRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Reserved	R	0h	Reserved
30	Reserved	R	0h	Reserved
29	HDVICP_PLL_SOURCE	R/W	0h	Select the source Oscillator of the HDVICP ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
28	ISP_PLL_SOURCE	R/W	0h	Select the source Oscillator of the ISP ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
27	DSS_PLL_SOURCE	R/W	0h	Select the source Oscillator of the DSS ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
26	USB_PLL_SOURCE	R/W	0h	Select the source Oscillator of the USB ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
25	DDR_PLL_SOURCE	R/W	0h	Select the source Oscillator of the DDR ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
24	AUDIO_PLL_SOURCE	R/W	0h	Select the source Oscillator of the AUDIO ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
23-19	Reserved	R	0h	
18	HDMI_PLL_SOURCE	R/W	0h	Select the source Oscillator of the HDMI ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1

**Table 2-159. OSC\_SRC Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
17	VIDEO1_PLL_SOURCE	R/W	0h	Select the source Oscillator of the VIDEO1 ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
16	VIDEO0_PLL_SOURCE	R/W	0h	Select the source Oscillator of the VIDEO0 ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1
15-1	Reserved	R	0h	
0	L3_PLL_SOURCE	R/W	0h	Select the source Oscillator of the L3 ADPLLLJ read-write 0 = Source is OSC0 read-write 1 = Source is OSC1

**2.9.1.118 MPU\_CLKSRC Register (offset = 2C4h) [reset = 0h]**

MPU\_CLKSRC is shown in [Figure 2-142](#) and described in [Table 2-160](#).

Clock source for ARM PLL

**Figure 2-142. MPU\_CLKSRC Register**




LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-160. MPU\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	MPU_SOURCE	R/W	0h	Select the source clock of the ARM PLL read-write 0 = Source is OSC0 read-write 1 = Source is RTC DIVIDER OUTPUT

**2.9.1.119 VIDEO\_PLL\_CLKSRC Register (offset = 2C8h) [reset = 0h]**

 VIDEO\_PLL\_CLKSRC is shown in [Figure 2-143](#) and described in [Table 2-161](#).

**Figure 2-143. VIDEO\_PLL\_CLKSRC Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-161. VIDEO\_PLL\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-25	Reserved	R	0h	
24	HD_VENC_G_CLK_SOURCE	R/W	0h	hd_venc_g_clk selection of DSS read-write 0 = VIDEO1_PLL_OUT read-write 1 = VIDEO_PLL_CLK2 from videopl_clk2_mux
23-20	Reserved	R	0h	
19-18	Reserved	R	0h	Reserved
17-16	Reserved	R	0h	Reserved
15-10	Reserved	R	0h	
9-8	VIDEO_PLL_OUT_MUX_SOURCE	R/W	0h	Select the source of VIDEO_PLL_OUT mux read-write 0 = Source is VIDEO0_PLL_OUT read-write 1 = Source is HDMI_PLL_OUT read-write 2 = Source is VIDEO1_PLL_OUT read-write 3 = 3
7-1	Reserved	R	0h	
0	VIDEO_PLL_CLK2_SOURCE	R/W	0h	Select the source of VIDEO_PLL_CLK2 read-write 0 = Source is VIDEO_M_PCLK read-write 1 = Source is HDMI PLL CLKOUT

**2.9.1.120 ATL\_CLKSRC Register (offset = 2CCh) [reset = 0h]**

 ATL\_CLKSRC is shown in [Figure 2-144](#) and described in [Table 2-162](#).


**Figure 2-144. ATL\_CLKSRC Register**

**Table 2-162. ATL\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	ATL_SOURCE	R/W	0h	Select the source clock of the ATL read-write 0 = Source is SYSCLK19 read-write 1 = Source is AUDIO_PLL_OUT read-write 2 = Source is VIDEO_PLL_OUT_MUX read-write 3 = Reserved
15-1	Reserved	R	0h	
0	Reserved	R/W	0h	Reserved

**2.9.1.121 McASP\_AHCLK\_CLKSRC Register (offset = 2D4h) [reset = 0h]**

 McASP\_AHCLK\_CLKSRC is shown in [Figure 2-145](#) and described in [Table 2-163](#).

Selects the source of McASP AHCLKX/R

**Figure 2-145. McASP\_AHCLK\_CLKSRC Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-163. McASP\_AHCLK\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-12	Reserved	R	0h	
11-9	McASP1_AHCLKR_SOU RCE	R/W	0h	Select the source clock of the MCASP1 AH clock receive read-write 0 = Source is XREF_CLK0 read-write 1 = Source is XREF_CLK1 read-write 2 = Source is XREF_CLK2 read-write 3 = Source is OSC1_XI read-write 4 = Source is ATCLK0 read-write 5 = Source is ATCLK1 read-write 6 = Source is ATCLK2 read-write 7 = Source is ATCLK3
8-6	McASP1_AHCLKX_SOU RCE	R/W	0h	Select the source clock of the MCASP1 AH clock transmit read-write 0 = Source is XREF_CLK0 read-write 1 = Source is XREF_CLK1 read-write 2 = Source is XREF_CLK2 read-write 3 = Source is OSC1_XI read-write 4 = Source is ATCLK0 read-write 5 = Source is ATCLK1 read-write 6 = Source is ATCLK2 read-write 7 = Source is ATCLK3
5-3	McASP0_AHCLKR_SOU RCE	R/W	0h	Select the source clock of the MCASP0 AH clock receive read-write 0 = Source is XREF_CLK0 read-write 1 = Source is XREF_CLK1 read-write 2 = Source is XREF_CLK2 read-write 3 = Source is OSC1_XI read-write 4 = Source is ATCLK0 read-write 5 = Source is ATCLK1 read-write 6 = Source is ATCLK2 read-write 7 = Source is ATCLK3




**Table 2-163. McASP\_AHCLK\_CLKSRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	McASP0_AHCLKX_SOUR RCE	R/W	0h	Select the source clock of the MCASP0 AH clock transmit read-write 0 = Source is XREF_CLK0 read-write 1 = Source is XREF_CLK1 read-write 2 = Source is XREF_CLK2 read-write 3 = Source is OSC1_XI read-write 4 = Source is ATCLK0 read-write 5 = Source is ATCLK1 read-write 6 = Source is ATCLK2 read-write 7 = Source is ATCLK3

**2.9.1.122 HDMI\_I2S\_CLKSRC Register (offset = 2DCh) [reset = 0h]**

 HDMI\_I2S\_CLKSRC is shown in [Figure 2-146](#) and described in [Table 2-164](#).

**Figure 2-146. HDMI\_I2S\_CLKSRC Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-164. HDMI\_I2S\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-0	HDMI_I2S_SOURCE	R/W	0h	Select the source clock of the HDMI_I2S clock read-write 0 = Source is PRCM out put i2s_mclk read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC1_XI read-write 5 = 5

**2.9.1.123 DMTIMER\_CLKSRC Register (offset = 2E0h) [reset = 9240924h]**

 DMTIMER\_CLKSRC is shown in [Figure 2-147](#) and described in [Table 2-165](#).

**Figure 2-147. DMTIMER\_CLKSRC Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-165. DMTIMER\_CLKSRC Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-28	Reserved	R	0h	
27-25	DMTIMER7_SOURCE	R/W	0h	Select the source clock of the DMTIMER7 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7
24-22	DMTIMER6_SOURCE	R/W	0h	Select the source clock of the DMTIMER6 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7
21-19	DMTIMER5_SOURCE	R/W	1h	Select the source clock of the DMTIMER5 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7

**Table 2-165. DMTIMER\_CLKSRC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18-16	DMTIMER4_SOURCE	R/W	7h	Select the source clock of the DMTIMER4 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7
15-12	Reserved	R	8h	
11-9	DMTIMER3_SOURCE	R/W	1h	Select the source clock of the DMTIMER3 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7
8-6	DMTIMER2_SOURCE	R/W	2h	Select the source clock of the DMTIMER2 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7
5-3	DMTIMER1_SOURCE	R/W	6h	Select the source clock of the DMTIMER1 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7
2-0	DMTIMER8_SOURCE	R/W	4h	Select the source clock of the DMTIMER8 clock read-write 0 = Source is SYSCLK18 read-write 1 = Source is XREF_CLK0 read-write 2 = Source is XREF_CLK1 read-write 3 = Source is XREF_CLK2 read-write 4 = Source is OSC0 output read-write 5 = Source is OSC1_XI read-write 6 = Source is TCLK input pin read-write 7 = 7

**2.9.1.124 CLKOUT\_MUX Register (offset = 2E4h) [reset = 0h]**

 CLKOUT\_MUX is shown in [Figure 2-148](#) and described in [Table 2-166](#).

**Figure 2-148. CLKOUT\_MUX Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-166. CLKOUT\_MUX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-16	CLKOUT1_MUX	R/W	0h	Select the source clock of the CLKOUT1 read-write 0 = Source is PRCM_SYSCLK_OUT read-write 1 = Source is SATA SERDES OBS CLK read-write 10 = RCOSC32K OUT read-write 11 = 11 read-write 2 = Source is PCIe SERDES OBS CLK read-write 3 = Source is DSS_DPLL_OUT_DIV2 read-write 4 = Source is ISP_DPLL_OUT_DIV2 read-write 5 = Source is L3_DPLL read-write 6 = Source is OSC0 OUT read-write 7 = Source is OSC1 OUT read-write 8 = Modena Func Clock OUT
15-4	Reserved	R	0h	
3-0	CLKOUT0_MUX	R/W	0h	Select the source clock of the CLKOUT0 read-write 0 = Source is PRCM_SYSCLK_OUT read-write 1 = Source is SATA SERDES OBS CLK read-write 10 = RCOSC32K OUT read-write 11 = 11 read-write 2 = Source is PCIe SERDES OBS CLK read-write 3 = Source is DSS_DPLL_OUT_DIV2 read-write 4 = Source is ISP_DPLL_OUT_DIV2 read-write 5 = Source is L3_DPLL read-write 6 = Source is OSC0 OUT read-write 7 = Source is OSC1 OUT read-write 8 = Modena Func Clock OUT

**2.9.1.125 RMII\_REFCLK\_SRC Register (offset = 2E8h) [reset = 0h]**

RMII\_REFCLK\_SRC is shown in [Figure 2-149](#) and described in [Table 2-167](#).

**Figure 2-149. RMII\_REFCLK\_SRC Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-167. RMII\_REFCLK\_SRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	Reserved	R	0h	
3-1	CPTS_RFT_CLK	R/W	0h	Select the source clock of the CPTS_RFT_CLK read-write 0 = Source is VIDEO0_PLL_OUT read-write 1 = Source is VIDEO1_PLL_OUT read-write 2 = Source is AUDIO_PLL_OUT read-write 3 = Source is VIDEO_PLL_CLK2 from videopl_clk2_mx read-write 4 = Source is L3_PLL OUT read-write 5 = 5
0	REFCLK_SOURCE	R/W	0h	Select the source clock of the SYSCLK8 read-write 0 = Source is 50MHz clock SATA SerDes read-write 1 = Source is REFCLK PIN

**2.9.1.126 SECSS\_CLK\_SRC Register (offset = 2ECh) [reset = 0h]**

SECSS\_CLK\_SRC is shown in [Figure 2-150](#) and described in [Table 2-168](#).

**Figure 2-150. SECSS\_CLK\_SRC Register**




LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-168. SECSS\_CLK\_SRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	SECSSCLK_SOURCE	R/W	0h	Select the source clock of the SECSS read-write 0 = Source is Ducati/2 CLK 200 MHz read-write 1 = Source is USB_DPLL

**2.9.1.127 SYSCLK18\_CLKSRC Register (offset = 2F0h) [reset = 0h]**

 SYSCLK18\_CLKSRC is shown in [Figure 2-151](#) and described in [Table 2-169](#).

**Figure 2-151. SYSCLK18\_CLKSRC Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-169. SYSCLK18\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	SYSCLK18_SOURCE	R/W	0h	Select the source of SYSCLK18 input to PRCM read-write 0 = Source is RTCDIVIDER OUT read-write 1 = Source is CLKIN32 PIN



**2.9.1.128 WDT0\_CLKSRC Register (offset = 2F4h) [reset = 0h]**

WDT0\_CLKSRC is shown in [Figure 2-152](#) and described in [Table 2-170](#).

**Figure 2-152. WDT0\_CLKSRC Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-170. WDT0\_CLKSRC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	WDT0_SOURCE	R/W	0h	Select the source of SYSCLK18 input to PRCM read-write 0 = Source is RTCDIVIDER OUT read-write 1 = Source is RCOSC 32K OUT

**2.9.1.129 DMTIMER\_CLK\_CHANGE Register (offset = 320h) [reset = 0h]**

DMTIMER\_CLK\_CHANGE is shown in [Figure 2-153](#) and described in [Table 2-171](#).

**Figure 2-153. DMTIMER\_CLK\_CHANGE Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-171. DMTIMER\_CLK\_CHANGE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	
15	DMTIMER7_IDLESTATUS	R	0h	IDLE Status for DMTIMER7 read 0 = TIMER not IDLE read 1 = TIMER IDLE
14	DMTIMER6_IDLESTATUS	R	0h	IDLE Status for DMTIMER6 read 0 = TIMER not IDLE read 1 = TIMER IDLE
13	DMTIMER5_IDLESTATUS	R	0h	IDLE Status for DMTIMER5 read 0 = TIMER not IDLE read 1 = TIMER IDLE
12	DMTIMER4_IDLESTATUS	R	0h	IDLE Status for DMTIMER4 read 0 = TIMER not IDLE read 1 = TIMER IDLE
11	DMTIMER3_IDLESTATUS	R	0h	IDLE Status for DMTIMER3 read 0 = TIMER not IDLE read 1 = TIMER IDLE
10	DMTIMER2_IDLESTATUS	R	0h	IDLE Status for DMTIMER2 read 0 = TIMER not IDLE read 1 = TIMER IDLE
9	DMTIMER1_IDLESTATUS	R	0h	IDLE Status for DMTIMER1 read 0 = TIMER not IDLE read 1 = TIMER IDLE
8	DMTIMER8_IDLESTATUS	R	0h	IDLE Status for DMTIMER8 read 0 = TIMER not IDLE read 1 = TIMER IDLE
7	DMTIMER7_IDLEREQ	R/W	0h	IDLE Request assertion status for DMTIMER7 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted

**Table 2-171. DMTIMER\_CLK\_CHANGE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DMTIMER6_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER6 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted
5	DMTIMER5_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER5 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted
4	DMTIMER4_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER4 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted
3	DMTIMER3_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER3 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted
2	DMTIMER2_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER2 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted
1	DMTIMER1_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER1 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted
0	DMTIMER8_IDLREQ	R/W	0h	IDLE Request assertion status for DMTIMER8 read-write 0 = IDLE REQ not asserted read-write 1 = IDLE REQ asserted

**2.9.1.130 DEEPSLEEP\_CTRL Register (offset = 324h) [reset = 6A75h]**

 DEEPSLEEP\_CTRL is shown in [Figure 2-154](#) and described in [Table 2-172](#).

**Figure 2-154. DEEPSLEEP\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-172. DEEPSLEEP\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17	DSENABLE	R/W	0h	'1' enables the deep sleep circuitry, and allows the device pin DEEPSLEEPZ(TBD) to have control
16	DSPOLARITY	R/W	0h	controls the polarity of DEEPSLEEPZ(TBD) pin. '0' means pin is active low. '1' means pin is active high.
15-0	DSCOUNT	R/W	7F9h	programmable count of how many osc clocks it needs to see prior to exiting deep sleep mode

**2.9.1.131 DEEPSLEEP\_STATUS Register (offset = 328h) [reset = 0h]**

 DEEPSLEEP\_STATUS is shown in [Figure 2-155](#) and described in [Table 2-173](#).

**Figure 2-155. DEEPSLEEP\_STATUS Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-173. DEEPSLEEP\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	DSCOMPLETE	R	0h	1' if DSCOUNT value equals the internal deepsleep counter value

## 2.9.2 PRM\_DEVICE Registers

Table 2-174 lists the memory-mapped registers for the PRM\_DEVICE. All register offset addresses not listed in Table 2-174 should be considered as reserved locations and the register contents should not be modified.

**Table 2-174. PRM\_DEVICE REGISTERS**


Offset	Acronym	Register Name	Section
A0h	PRM_RSTCTRL		<a href="#">Section 2.9.2.1</a>
A4h	PRM_RSTTIME		<a href="#">Section 2.9.2.2</a>
A8h	PRM_RSTST		<a href="#">Section 2.9.2.3</a>

### 2.9.2.1 PRM\_RSTCTRL Register (offset = A0h) [reset = 0h]

PRM\_RSTCTRL is shown in Figure 2-156 and described in Table 2-175.

Global software cold and warm reset control. This register is auto-cleared. Only write 1 is possible. A read returns 0 only.

**Figure 2-156. PRM\_RSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-175. PRM\_RSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-2	Reserved	R	0h	
1	RST_GLOBAL_COLD_SW	R/W	0h	Global COLD software reset control. This bit is reset only upon a global cold source of reset. read-write 0 = Global COLD software reset is cleared. read-write 1 = Asserts a global COLD software reset. The software must ensure the SDRAM is properly put in self-refresh mode before applying this reset.
0	RST_GLOBAL_WARM_SW	R/W	0h	Global WARM software reset control. This bit is reset upon any global source of reset (warm and cold). read-write 0 = Global warm software reset is cleared. read-write 1 = Asserts a global warm software reset.

### 2.9.2.2 PRM\_RSTTIME Register (offset = A4h) [reset = 1006h]

PRM\_RSTTIME is shown in [Figure 2-157](#) and described in [Table 2-176](#).

Reset duration control.

**Figure 2-157. PRM\_RSTTIME Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-176. PRM\_RSTTIME Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-13	Reserved	R	0h	
12-8	RSTTIME2	R/W	Fh	(Power domain) reset duration 2 (number of SYS_CLK clock cycles)
7-0	RSTTIME1	R/W	A0h	(Global) reset duration 1 (number of SYS_CLK clock cycles)

### 2.9.2.3 PRM\_RSTST Register (offset = A8h) [reset = 1h]

PRM\_RSTST is shown in Figure 2-158 and described in Table 2-177.

This register logs the global reset sources. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]

**Figure 2-158. PRM\_RSTST Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-177. PRM\_RSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-10	Reserved	R	0h	
9	ICEPICK_RST	R/W	0h	IcePick reset event. This is a source of global warm reset initiated by the emulation. [warm reset insensitive] read-write 0 = No ICEPICK reset. read-write 1 = IcePick reset has occurred.
8-6	Reserved	R	0h	
5	EXTERNAL_WARM_RST	R/W	0h	External warm reset event [warm reset insensitive] read-write 0 = No global warm reset. read-write 1 = Global external warm reset has occurred.
4	SECURE_WDT_RST	R/W	0h	Secure Watchdog timer reset event. This is a source of global WARM reset. [warm reset insensitive]
3	MPU_WDT_RST	R/W	0h	MPU Watchdog timer reset event. This is a source of global WARM reset. [warm reset insensitive] read-write 0 = No MPU watchdog reset. read-write 1 = MPU watchdog reset has occurred.
2	MPU_SECURITY_VIOL_RST	R/W	0h	Security violation reset event triggered by Security State Machine inside MPUSS. This is a source of global WARM reset. [warm reset insensitive]
1	GLOBAL_WARM_SW_RST	R/W	0h	Global warm software reset event [warm reset insensitive] read-write 0 = No global warm SW reset read-write 1 = Global warm SW reset has occurred.
0	GLOBAL_COLD_RST	R/W	0h	Power-on (cold) reset event [warm reset insensitive] read-write 0 = No power-on reset. read-write 1 = Power-on reset has occurred.



### 2.9.3 CM\_DEVICE Registers

Table 2-178 lists the memory-mapped registers for the CM\_DEVICE. All register offset addresses not listed in Table 2-178 should be considered as reserved locations and the register contents should not be modified.

**Table 2-178. CM\_DEVICE REGISTERS**


Offset	Acronym	Register Name	Section
0h	CM_CLKOUT_CTRL		<a href="#">Section 2.9.3.1</a>

#### 2.9.3.1 CM\_CLKOUT\_CTRL Register (offset = 0h) [reset = 0h]

CM\_CLKOUT\_CTRL is shown in Figure 2-159 and described in Table 2-179.

This register provides the control over SYS\_CLKOUT output

**Figure 2-159. CM\_CLKOUT\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-179. CM\_CLKOUT\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	Reserved	R	0h	
7	CLKOUTEN	R/W	0h	This bit controls the external clock activity read-write 0 = SYS_CLKOUT is disabled read-write 1 = SYS_CLKOUT is enabled
6	Reserved	R	0h	
5-3	CLKOUTDIV	R/W	0h	This field controls the external clock division factor of the CLKOUT Second Pin CLKOUT2 read-write 0 = SYS_CLKOUT/1 read-write 1 = SYS_CLKOUT/2 read-write 2 = SYS_CLKOUT/4 read-write 3 = SYS_CLKOUT/8 read-write 4 = SYS_CLKOUT/16
2	Reserved	R	0h	
1-0	CLKOUTSOURCE	R/W	0h	This field selects the external output clock source read-write 0 = DEVOSC clock read-write 1 = USB PLL clock output read-write 2 = VIDEO0 PLL clock output read-write 3 = RTCDIVIDER output

## 2.9.4 OCP\_SOCKET\_PRM Registers

Table 2-180 lists the memory-mapped registers for the OCP\_SOCKET\_PRM. All register offset addresses not listed in Table 2-180 should be considered as reserved locations and the register contents should not be modified.

**Table 2-180. OCP\_SOCKET\_PRM REGISTERS**


Offset	Acronym	Register Name	Section
0h	REVISION_PRM		<a href="#">Section 2.9.4.1</a>

### 2.9.4.1 REVISION\_PRM Register (offset = 0h) [reset = 10h]

REVISION\_PRM is shown in Figure 2-160 and described in Table 2-181.

This register contains the IP revision code for the PRCM

**Figure 2-160. REVISION\_PRM Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-181. REVISION\_PRM Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	Reserved	R	0h	Reads returns 0.
7-0	Rev	R	2h	IP revision [7:4] Major revision [3:0] Minor revision Examples: 0x10 for 1.0, 0x21 for 2.1

## 2.9.5 CM\_DPLL Registers

Table 2-182 lists the memory-mapped registers for the CM\_DPLL. All register offset addresses not listed in Table 2-182 should be considered as reserved locations and the register contents should not be modified.

**Table 2-182. CM\_DPLL REGISTERS**


Offset	Acronym	Register Name	Section
8h	CM_SYSCLK3_CLKSEL		<a href="#">Section 2.9.5.1</a>
24h	CM_SYSCLK10_CLKSEL		<a href="#">Section 2.9.5.2</a>
40h	CM_VPB3_CLKSEL		<a href="#">Section 2.9.5.3</a>
44h	CM_VPC1_CLKSEL		<a href="#">Section 2.9.5.4</a>
48h	CM_VPD1_CLKSEL		<a href="#">Section 2.9.5.5</a>
4Ch	CM_SYSCLK19_CLKSEL		<a href="#">Section 2.9.5.6</a>
50h	CM_SYSCLK20_CLKSEL		<a href="#">Section 2.9.5.7</a>
54h	CM_SYSCLK21_CLKSEL		<a href="#">Section 2.9.5.8</a>
58h	CM_SYSCLK22_CLKSEL		<a href="#">Section 2.9.5.9</a>
5Ch	CM_APA_CLKSEL		<a href="#">Section 2.9.5.10</a>
78h	CM_SYSCLK18_CLKSEL		<a href="#">Section 2.9.5.11</a>
7Ch	CM_AUDIOCLK_MCASP0_CLKSEL		<a href="#">Section 2.9.5.12</a>
80h	CM_AUDIOCLK_MCASP1_CLKSEL		<a href="#">Section 2.9.5.13</a>
90h	CM_TIMER1_CLKSEL		<a href="#">Section 2.9.5.14</a>
94h	CM_TIMER2_CLKSEL		<a href="#">Section 2.9.5.15</a>
98h	CM_TIMER3_CLKSEL		<a href="#">Section 2.9.5.16</a>
9Ch	CM_TIMER4_CLKSEL		<a href="#">Section 2.9.5.17</a>
A0h	CM_TIMER5_CLKSEL		<a href="#">Section 2.9.5.18</a>
A4h	CM_TIMER6_CLKSEL		<a href="#">Section 2.9.5.19</a>
A8h	CM_TIMER7_CLKSEL		<a href="#">Section 2.9.5.20</a>
ACh	CM_HDMI_CLKSEL		<a href="#">Section 2.9.5.21</a>
B0h	CM_SYSCLK23_CLKSEL		<a href="#">Section 2.9.5.22</a>

### 2.9.5.1 CM\_SYCLK3\_CLKSEL Register (offset = 8h) [reset = 0h]

CM\_SYCLK3\_CLKSEL is shown in [Figure 2-161](#) and described in [Table 2-183](#).

Selects the divider value for SYCLK3

**Figure 2-161. CM\_SYCLK3\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-183. CM\_SYCLK3\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6. read-write 6 = Select SYS_CLK divided by 7. read-write 7 = Select SYS_CLK divided by 8.

### 2.9.5.2 CM\_SYCLK10\_CLKSEL Register (offset = 24h) [reset = 1h]

CM\_SYCLK10\_CLKSEL is shown in [Figure 2-162](#) and described in [Table 2-184](#).

Selects the divider value for SYCLK10

**Figure 2-162. CM\_SYCLK10\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-184. CM\_SYCLK10\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

### 2.9.5.3 CM\_VPB3\_CLKSEL Register (offset = 40h) [reset = 2h]

CM\_VPB3\_CLKSEL is shown in [Figure 2-163](#) and described in [Table 2-185](#).

Selects the divider value for Video PLL B3 divider

**Figure 2-163. CM\_VPB3\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-185. CM\_VPB3\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 22 read-write 3 = 3

### 2.9.5.4 CM\_VPC1\_CLKSEL Register (offset = 44h) [reset = 3h]

CM\_VPC1\_CLKSEL is shown in [Figure 2-164](#) and described in [Table 2-186](#).

Selects the divider value for Video PLL C1 divider

**Figure 2-164. CM\_VPC1\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-186. CM\_VPC1\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 22 read-write 3 = 3

### 2.9.5.5 CM\_VPD1\_CLKSEL Register (offset = 48h) [reset = 7h]

CM\_VPD1\_CLKSEL is shown in Figure 2-165 and described in Table 2-187.

Selects the divider value for Video PLL D1 divider

**Figure 2-165. CM\_VPD1\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-187. CM\_VPD1\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	4h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8




### 2.9.5.6 CM\_SYSCLOCK19\_CLKSEL Register (offset = 4Ch) [reset = 0h]

CM\_SYSCLOCK19\_CLKSEL is shown in [Figure 2-166](#) and described in [Table 2-188](#).

Selects the divider value for SYSCLOCK19 clock

**Figure 2-166. CM\_SYSCLOCK19\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-188. CM\_SYSCLOCK19\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

### 2.9.5.7 CM\_SYCLK20\_CLKSEL Register (offset = 50h) [reset = 0h]

CM\_SYCLK20\_CLKSEL is shown in [Figure 2-167](#) and described in [Table 2-189](#).

Selects the divider value for SYCLK20 clock

**Figure 2-167. CM\_SYCLK20\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-189. CM\_SYCLK20\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

**2.9.5.8 CM\_SYCLK21\_CLKSEL Register (offset = 54h) [reset = 0h]**

CM\_SYCLK21\_CLKSEL is shown in [Figure 2-168](#) and described in [Table 2-190](#).

Selects the divider value for SYCLK21 clock

**Figure 2-168. CM\_SYCLK21\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-190. CM\_SYCLK21\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

**2.9.5.9 CM\_SYCLK22\_CLKSEL Register (offset = 58h) [reset = 0h]**

 CM\_SYCLK22\_CLKSEL is shown in [Figure 2-169](#) and described in [Table 2-191](#).

Selects the divider value for SYCLK22 clock

**Figure 2-169. CM\_SYCLK22\_CLKSEL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-191. CM\_SYCLK22\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

**2.9.5.10 CM\_APA\_CLKSEL Register (offset = 5Ch) [reset = 0h]**

CM\_APA\_CLKSEL is shown in [Figure 2-170](#) and described in [Table 2-192](#).

Selects the divider value for Audio PLL A divider

**Figure 2-170. CM\_APA\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-192. CM\_APA\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

**2.9.5.11 CM\_SYSCLK18\_CLKSEL Register (offset = 78h) [reset = 0h]**

 CM\_SYSCLK18\_CLKSEL is shown in [Figure 2-171](#) and described in [Table 2-193](#).

Selects the Mux select line for SYSCLK18 clock

**Figure 2-171. CM\_SYSCLK18\_CLKSEL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-193. CM\_SYSCLK18\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	
0	CLKSEL	R/W	0h	Selects the Mux select line for SYSCLK18 [warm reset insensitive] read-write 0 = Select 32 Khz Clock read-write 1 = Select Audio PLL generated 32 Khz Clock

**2.9.5.12 CM\_AUDIOCLK\_MCASP0\_CLKSEL Register (offset = 7Ch) [reset = 0h]**

CM\_AUDIOCLK\_MCASP0\_CLKSEL is shown in Figure 2-172 and described in Table 2-194.

Selects the Mux select line for McASP0 audio clock

**Figure 2-172. CM\_AUDIOCLK\_MCASP0\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-194. CM\_AUDIOCLK\_MCASP0\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for McASP0 audio clock [warm reset insensitive] read 3 = 3 read-write 0 = Select McASP0 audio clock to be SYSCLK20 read-write 1 = Select McASP0 audio clock to be SYSCLK21 read-write 2 = Select McASP0 audio clock to be SYSCLK22

### 2.9.5.13 CM\_AUDIOCLK\_MCASP1\_CLKSEL Register (offset = 80h) [reset = 0h]

CM\_AUDIOCLK\_MCASP1\_CLKSEL is shown in Figure 2-173 and described in Table 2-195.

Selects the Mux select line for McASP1 audio clock

**Figure 2-173. CM\_AUDIOCLK\_MCASP1\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-195. CM\_AUDIOCLK\_MCASP1\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for McASP1 audio clock [warm reset insensitive] read 3 = 3 read-write 0 = Select McASP1 audio clock to be SYSCLK20 read-write 1 = Select McASP1 audio clock to be SYSCLK21 read-write 2 = Select McASP1 audio clock to be SYSCLK22




**2.9.5.14 CM\_TIMER1\_CLKSEL Register (offset = 90h) [reset = 1h]**

CM\_TIMER1\_CLKSEL is shown in [Figure 2-174](#) and described in [Table 2-196](#).

Selects the Mux select line for TIMER1 clock

**Figure 2-174. CM\_TIMER1\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-196. CM\_TIMER1\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER1 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

### 2.9.5.15 CM\_TIMER2\_CLKSEL Register (offset = 94h) [reset = 1h]

CM\_TIMER2\_CLKSEL is shown in [Figure 2-175](#) and described in [Table 2-197](#).

Selects the Mux select line for TIMER2 clock

**Figure 2-175. CM\_TIMER2\_CLKSEL Register**



**Table 2-197. CM\_TIMER2\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER2 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

**2.9.5.16 CM\_TIMER3\_CLKSEL Register (offset = 98h) [reset = 1h]**

CM\_TIMER3\_CLKSEL is shown in [Figure 2-176](#) and described in [Table 2-198](#).

Selects the Mux select line for TIMER3 clock

**Figure 2-176. CM\_TIMER3\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-198. CM\_TIMER3\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER3 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

**2.9.5.17 CM\_TIMER4\_CLKSEL Register (offset = 9Ch) [reset = 1h]**

 CM\_TIMER4\_CLKSEL is shown in [Figure 2-177](#) and described in [Table 2-199](#).

Selects the Mux select line for TIMER4 clock

**Figure 2-177. CM\_TIMER4\_CLKSEL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-199. CM\_TIMER4\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER4 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

### 2.9.5.18 CM\_TIMER5\_CLKSEL Register (offset = A0h) [reset = 1h]

CM\_TIMER5\_CLKSEL is shown in [Figure 2-178](#) and described in [Table 2-200](#).

Selects the Mux select line for TIMER5 clock

**Figure 2-178. CM\_TIMER5\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-200. CM\_TIMER5\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER5 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

### 2.9.5.19 CM\_TIMER6\_CLKSEL Register (offset = A4h) [reset = 1h]

CM\_TIMER6\_CLKSEL is shown in [Figure 2-179](#) and described in [Table 2-201](#).

Selects the Mux select line for TIMER6 clock

**Figure 2-179. CM\_TIMER6\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-201. CM\_TIMER6\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER6 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

**2.9.5.20 CM\_TIMER7\_CLKSEL Register (offset = A8h) [reset = 1h]**

CM\_TIMER7\_CLKSEL is shown in [Figure 2-180](#) and described in [Table 2-202](#).

Selects the Mux select line for TIMER7 clock

**Figure 2-180. CM\_TIMER7\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-202. CM\_TIMER7\_CLKSEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for TIMER7 clock [warm reset insensitive] read 3 = 3 read-write 0 = Select TIMER clock to be TCLKIN read-write 1 = Select TIMER clock to be external 32Khz clock.(After MUX) read-write 2 = Select TIMER clock to be CLKIN

### 2.9.5.21 CM\_HDMI\_CLKSEL Register (offset = ACh) [reset = 2h]

CM\_HDMI\_CLKSEL is shown in [Figure 2-181](#) and described in [Table 2-203](#).

Selects the Mux select line for HDMI audio clock

**Figure 2-181. CM\_HDMI\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-203. CM\_HDMI\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	Reserved	R	0h	
1-0	CLKSEL	R/W	0h	Selects the Mux select line for HDMI audio clock [warm reset insensitive] read 3 = 3 read-write 0 = Select HDMI audio clock to be SYSCLK20 read-write 1 = Select HDMI audio clock to be SYSCLK21 read-write 2 = Select HDMI audio clock to be SYSCLK22




**2.9.5.22 CM\_SYSCCLK23\_CLKSEL Register (offset = B0h) [reset = 3h]**

CM\_SYSCCLK23\_CLKSEL is shown in [Figure 2-182](#) and described in [Table 2-204](#).

Selects the divider value for SYSCCLK23.

**Figure 2-182. CM\_SYSCCLK23\_CLKSEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-204. CM\_SYSCCLK23\_CLKSEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-3	Reserved	R	0h	
2-0	CLKSEL	R/W	0h	Selects the divider value [warm reset insensitive] read-write 0 = Select SYS_CLK divided by 1 read-write 1 = Select SYS_CLK divided by 2 read-write 2 = Select SYS_CLK divided by 3 read-write 3 = Select SYS_CLK divided by 4 read-write 4 = Select SYS_CLK divided by 5 read-write 5 = Select SYS_CLK divided by 6 read-write 6 = Select SYS_CLK divided by 7 read-write 7 = Select SYS_CLK divided by 8

## 2.9.6 CM\_DEFAULT Registers

Table 2-205 lists the memory-mapped registers for the CM\_DEFAULT. All register offset addresses not listed in Table 2-205 should be considered as reserved locations and the register contents should not be modified.

**Table 2-205. CM\_DEFAULT REGISTERS**


Offset	Acronym	Register Name	Section
10h	CM_DEFAULT_PCI_CLKSTCTRL		<a href="#">Section 2.9.6.1</a>
20h	CM_DEFAULT_EMIF_0_CLKCTRL		<a href="#">Section 2.9.6.2</a>
28h	CM_DEFAULT_DMM_CLKCTRL		<a href="#">Section 2.9.6.3</a>
2Ch	CM_DEFAULT_FW_CLKCTRL		<a href="#">Section 2.9.6.4</a>
58h	CM_DEFAULT_USB_CLKCTRL		<a href="#">Section 2.9.6.5</a>
60h	CM_DEFAULT_SATA0_CLKCTRL		<a href="#">Section 2.9.6.6</a>
78h	CM_DEFAULT_PCI_CLKCTRL		<a href="#">Section 2.9.6.7</a>

**2.9.6.1 CM\_DEFAULT\_PCI\_CLKSTCTRL Register (offset = 10h) [reset = 1h]**

CM\_DEFAULT\_PCI\_CLKSTCTRL is shown in [Figure 2-183](#) and described in [Table 2-206](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-183. CM\_DEFAULT\_PCI\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-206. CM\_DEFAULT\_PCI\_CLKSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	Reserved	R	0h	
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the PCI clock domain in DEFAULT power domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

### 2.9.6.2 CM\_DEFAULT\_EMIF\_0\_CLKCTRL Register (offset = 20h) [reset = 30000h]

CM\_DEFAULT\_EMIF\_0\_CLKCTRL is shown in [Figure 2-184](#) and described in [Table 2-207](#).

This register manages the EMIF\_0 clocks.

**Figure 2-184. CM\_DEFAULT\_EMIF\_0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-207. CM\_DEFAULT\_EMIF\_0\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. Read 0x0: Module is fully functional, including OCP Read 0x1: Module is performing transition: wakeup, or sleep, or sleep abortion Read 0x2: Module is in Idle mode (only OCP part). It is functional if using separate functional clock Read 0x3: Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0: Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). Read 0x1: Reserved 0x2: Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. Read 0x3: Reserved

### 2.9.6.3 CM\_DEFAULT\_DMM\_CLKCTRL Register (offset = 28h) [reset = 30000h]

CM\_DEFAULT\_DMM\_CLKCTRL is shown in [Figure 2-185](#) and described in [Table 2-208](#).

This register manages the DMM clocks.

**Figure 2-185. CM\_DEFAULT\_DMM\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-208. CM\_DEFAULT\_DMM\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

### 2.9.6.4 CM\_DEFAULT\_FW\_CLKCTRL Register (offset = 2Ch) [reset = 30000h]

CM\_DEFAULT\_FW\_CLKCTRL is shown in [Figure 2-186](#) and described in [Table 2-209](#).

This register manages the EMIF FW clocks.

**Figure 2-186. CM\_DEFAULT\_FW\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-209. CM\_DEFAULT\_FW\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. Read 0x0: Module is fully functional, including OCP Read 0x1: Module is performing transition: wakeup, or sleep, or sleep abortion Read 0x2: Module is in Idle mode (only OCP part). It is functional if using separate functional clock Read 0x3: Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0: Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). Read 0x1: Reserved 0x2: Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen. Read 0x3: Reserved

**2.9.6.5 CM\_DEFAULT\_USB\_CLKCTRL Register (offset = 58h) [reset = 70000h]**

CM\_DEFAULT\_USB\_CLKCTRL is shown in [Figure 2-187](#) and described in [Table 2-210](#).

This register manages the USB clocks.

**Figure 2-187. CM\_DEFAULT\_USB\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-210. CM\_DEFAULT\_USB\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

### 2.9.6.6 CM\_DEFAULT\_SATA0\_CLKCTRL Register (offset = 60h) [reset = 70000h]

CM\_DEFAULT\_SATA0\_CLKCTRL is shown in [Figure 2-188](#) and described in [Table 2-211](#).

This register manages the SATA0 clocks.

**Figure 2-188. CM\_DEFAULT\_SATA0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-211. CM\_DEFAULT\_SATA0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved




**2.9.6.7 CM\_DEFAULT\_PCI\_CLKCTRL Register (offset = 78h) [reset = 40000h]**

CM\_DEFAULT\_PCI\_CLKCTRL is shown in Figure 2-189 and described in Table 2-212.

This register manages the PCI clocks.

**Figure 2-189. CM\_DEFAULT\_PCI\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-212. CM\_DEFAULT\_PCI\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20-19	Reserved	R	0h	
18	STBYST	R	0h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	1389h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

### 2.9.7 CM\_HDVICP Registers

Table 2-213 lists the memory-mapped registers for the CM\_HDVICP. All register offset addresses not listed in Table 2-213 should be considered as reserved locations and the register contents should not be modified.

**Table 2-213. CM\_HDVICP REGISTERS**


Offset	Acronym	Register Name	Section
0h	CM_HDVICP_CLKSTCTRL		<a href="#">Section 2.9.7.1</a>
20h	CM_HDVICP_CLKCTRL		<a href="#">Section 2.9.7.2</a>
24h	CM_HDVICP_SL2_CLKCTRL		<a href="#">Section 2.9.7.3</a>

#### 2.9.7.1 CM\_HDVICP\_CLKSTCTRL Register (offset = 0h) [reset = 1h]

CM\_HDVICP\_CLKSTCTRL is shown in Figure 2-190 and described in Table 2-214.

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-190. CM\_HDVICP\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -r = value after reset

**Table 2-214. CM\_HDVICP\_CLKSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	CLKACTIVITY_HDVICP_GCLK	R	0h	This field indicates the state of the HDVICP_GCLK clock in the domain. read 0 = Corresponding clock is gated read 1 = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the HDVICP clock domain in HDVICP power domain. read-write 0 = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. read-write 1 = SW_SLEEP: Start a software forced sleep transition on the domain. read-write 2 = SW_WKUP: Start a software forced wake-up transition on the domain. read-write 3 = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

**2.9.7.2 CM\_HDVICP\_CLKCTRL Register (offset = 20h) [reset = 70000h]**

CM\_HDVICP\_CLKCTRL is shown in [Figure 2-191](#) and described in [Table 2-215](#).

This register manages the HDVICP clocks.

**Figure 2-191. CM\_HDVICP\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-215. CM\_HDVICP\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. read 0 = Module is functional (not in standby) read 1 = Module is in standby
17-16	IDLEST	R	2h	Module idle status. read 0 = Module is fully functional, including OCP read 1 = Module is performing transition: wakeup, or sleep, or sleep abortion read 2 = Module is in Idle mode (only OCP part). It is functional if using separate functional clock read 3 = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. read 1 = Reserved read 3 = Reserved read-write 0 = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). read-write 2 = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen.

### 2.9.7.3 CM\_HDVICP\_SL2\_CLKCTRL Register (offset = 24h) [reset = 30000h]

CM\_HDVICP\_SL2\_CLKCTRL is shown in [Figure 2-192](#) and described in [Table 2-216](#).

This register manages the SL2 clocks.

**Figure 2-192. CM\_HDVICP\_SL2\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-216. CM\_HDVICP\_SL2\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. read 0 = Module is fully functional, including OCP read 1 = Module is performing transition: wakeup, or sleep, or sleep abortion read 2 = Module is in Idle mode (only OCP part). It is functional if using separate functional clock read 3 = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. read 1 = Reserved read 3 = Reserved read-write 0 = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). read-write 2 = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen.

### 2.9.8 CM\_ISP Registers

Table 2-217 lists the memory-mapped registers for the CM\_ISP. All register offset addresses not listed in Table 2-217 should be considered as reserved locations and the register contents should not be modified.

**Table 2-217. CM\_ISP REGISTERS**


Offset	Acronym	Register Name	Section
0h	CM_ISP_CLKSTCTRL		Section 2.9.8.1
20h	CM_ISP_ISP_CLKCTRL		Section 2.9.8.2
24h	CM_ISP_FDIF_CLKCTRL		Section 2.9.8.3

#### 2.9.8.1 CM\_ISP\_CLKSTCTRL Register (offset = 0h) [reset = 1h]

CM\_ISP\_CLKSTCTRL is shown in Figure 2-193 and described in Table 2-218.

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-193. CM\_ISP\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -r = value after reset


**Table 2-218. CM\_ISP\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	Reserved	R	0h	
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the ISP clock domain in ISP power domain. read-write 0 = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. read-write 1 = SW_SLEEP: Start a software forced sleep transition on the domain. read-write 2 = SW_WKUP: Start a software forced wake-up transition on the domain. read-write 3 = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

**2.9.8.2 CM\_ISP\_ISP\_CLKCTRL Register (offset = 20h) [reset = 70000h]**

 CM\_ISP\_ISP\_CLKCTRL is shown in [Figure 2-194](#) and described in [Table 2-219](#).

This register manages the ISP clocks.

**Figure 2-194. CM\_ISP\_ISP\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-219. CM\_ISP\_ISP\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. read 0 = Module is functional (not in standby) read 1 = Module is in standby
17-16	IDLEST	R	2h	Module idle status. read 0 = Module is fully functional, including OCP read 1 = Module is performing transition: wakeup, or sleep, or sleep abortion read 2 = Module is in Idle mode (only OCP part). It is functional if using separate functional clock read 3 = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. read 1 = Reserved read 3 = Reserved read-write 0 = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). read-write 2 = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen.

**2.9.8.3 CM\_ISP\_FDIF\_CLKCTRL Register (offset = 24h) [reset = 30000h]**

CM\_ISP\_FDIF\_CLKCTRL is shown in [Figure 2-195](#) and described in [Table 2-220](#).

This register manages the FDIF clocks.

**Figure 2-195. CM\_ISP\_FDIF\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-220. CM\_ISP\_FDIF\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. read 0 = Module is fully functional, including OCP read 1 = Module is performing transition: wakeup, or sleep, or sleep abortion read 2 = Module is in Idle mode (only OCP part). It is functional if using separate functional clock read 3 = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. read 1 = Reserved read 3 = Reserved read-write 0 = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). read-write 2 = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen.

## 2.9.9 CM\_DSS Registers

Table 2-221 lists the memory-mapped registers for the CM\_DSS. All register offset addresses not listed in Table 2-221 should be considered as reserved locations and the register contents should not be modified.

**Table 2-221. CM\_DSS REGISTERS**


Offset	Acronym	Register Name	Section
0h	CM_DSS_CLKSTCTRL		<a href="#">Section 2.9.9.1</a>
20h	CM_DSS_CLKCTRL		<a href="#">Section 2.9.9.2</a>
24h	CM_DSS_HDMI_CLKCTRL		<a href="#">Section 2.9.9.3</a>

### 2.9.9.1 CM\_DSS\_CLKSTCTRL Register (offset = 0h) [reset = 1h]

CM\_DSS\_CLKSTCTRL is shown in Figure 2-196 and described in Table 2-222.

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-196. CM\_DSS\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -r = value after reset

**Table 2-222. CM\_DSS\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	Reserved	R	0h	
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the DSS clock domain in DSS power domain. read-write 0 = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. read-write 1 = SW_SLEEP: Start a software forced sleep transition on the domain. read-write 2 = SW_WKUP: Start a software forced wake-up transition on the domain. read-write 3 = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.




### 2.9.9.2 CM\_DSS\_CLKCTRL Register (offset = 20h) [reset = 7000h]

CM\_DSS\_CLKCTRL is shown in [Figure 2-197](#) and described in [Table 2-223](#).

This register manages the DSS clocks.

**Figure 2-197. CM\_DSS\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-223. CM\_DSS\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. read 0 = Module is functional (not in standby) read 1 = Module is in standby
17-16	IDLEST	R	2h	Module idle status. read 0 = Module is fully functional, including OCP read 1 = Module is performing transition: wakeup, or sleep, or sleep abortion read 2 = Module is in Idle mode (only OCP part). It is functional if using separate functional clock read 3 = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. read 1 = Reserved read 3 = Reserved read-write 0 = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). read-write 2 = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen.

### 2.9.9.3 CM\_DSS\_HDMI\_CLKCTRL Register (offset = 24h) [reset = 30000h]

CM\_DSS\_HDMI\_CLKCTRL is shown in [Figure 2-198](#) and described in [Table 2-224](#).

This register manages the HDMI clocks.

**Figure 2-198. CM\_DSS\_HDMI\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-224. CM\_DSS\_HDMI\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. read 0 = Module is fully functional, including OCP read 1 = Module is performing transition: wakeup, or sleep, or sleep abortion read 2 = Module is in Idle mode (only OCP part). It is functional if using separate functional clock read 3 = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. read 1 = Reserved read 3 = Reserved read-write 0 = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). read-write 2 = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen.

### 2.9.10 PRM\_DEFAULT Registers

Table 2-225 lists the memory-mapped registers for the PRM\_DEFAULT. All register offset addresses not listed in Table 2-225 should be considered as reserved locations and the register contents should not be modified.

**Table 2-225. PRM\_DEFAULT REGISTERS**


Offset	Acronym	Register Name	Section
0h	PM_DEFAULT_PWRSTCTRL		<a href="#">Section 2.9.10.1</a>
10h	RM_DEFAULT_RSTCTRL		<a href="#">Section 2.9.10.2</a>
14h	RM_DEFAULT_RSTST		<a href="#">Section 2.9.10.3</a>

#### 2.9.10.1 PM\_DEFAULT\_PWRSTCTRL Register (offset = 0h) [reset = 0h]

PM\_DEFAULT\_PWRSTCTRL is shown in Figure 2-199 and described in Table 2-226.

This register controls the DEFAULT power state to reach upon a domain sleep transition [warm reset insensitive].

**Figure 2-199. PM\_DEFAULT\_PWRSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -r = value after reset


**Table 2-226. PM\_DEFAULT\_PWRSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R/W	0h	
1-0	POWERSTATE	R/W	0h	Power state control: 0x0: OFF State 0x3: ON State This POWERSTATE field of this register (bit 1:0) needs to be written to ON state (0x3 value) and keep it there.

**2.9.10.2 RM\_DEFAULT\_RSTCTRL Register (offset = 10h) [reset = 9Fh]**

 RM\_DEFAULT\_RSTCTRL is shown in [Figure 2-200](#) and described in [Table 2-227](#).

This register controls the release of the DEFAULT sub-system resets.

**Figure 2-200. RM\_DEFAULT\_RSTCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-227. RM\_DEFAULT\_RSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-8	Reserved	R	0h	
7	PCI_LRST	R/W	0h	ACTIVE domain PCI Local reset control read-write 0 = Reset is cleared. read-write 1 = Reset is asserted.
6-5	Reserved	R	0h	
4	DUCATI_RST3	R/W	0h	Ducati logic and MMU reset control read-write 0 = Reset is cleared for the Ducati logic and MMU read-write 1 = Reset is asserted for the Ducati logic and MMU
3	DUCATI_M3_RST2	R/W	1h	Ducati Second M3 reset control read-write 0 = Reset is cleared for the ALWON sequencer CPU2 read-write 1 = Reset is asserted for the ALWON sequencer CPU2
2	DUCATI_M3_RST1	R/W	0h	Ducati First M3 reset control read-write 0 = Reset is cleared for the ALWON sequencer CPU1 read-write 1 = Reset is asserted for the ALWON sequencer CPU1
1	Reserved	R	0h	Reserved
0	Reserved	R	0h	Reserved

**2.9.10.3 RM\_DEFAULT\_RSTST Register (offset = 14h) [reset = 0h]**

RM\_DEFAULT\_RSTST is shown in [Figure 2-201](#) and described in [Table 2-228](#).

This register logs the different reset sources of the DEFAULT domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]

**Figure 2-201. RM\_DEFAULT\_RSTST Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-228. RM\_DEFAULT\_RSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20-15	Reserved	R	0h	
14	ICECRUSHER_m3_2_RST	R/W	0h	DSS controller M3_2 has been reset due to DSS controller ICECRUSHER1 reset event read-write 0 = No icecrusher reset read-write 1 = Sequencer2 has been reset upon icecrusher reset
13	ICECRUSHER_M3_1_RST	R/W	0h	DSS controller M3_1 has been reset due to DSS controller ICECRUSHER1 reset event read-write 0 = No icecrusher reset read-write 1 = Sequencer1 has been reset upon icecrusher reset
12	EMULATION_M3_2_RST	R/W	0h	DSS controller M3_2 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module read-write 0 = No emulation reset read-write 1 = M3_2 has been reset upon emulation reset
11	EMULATION_M3_1_RST	R/W	0h	DSS controller M3_1 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module read-write 0 = No emulation reset read-write 1 = M3_1 has been reset upon emulation reset
10	Reserved	R	0h	Reserved
9	Reserved	R	0h	Reserved
8	Reserved	R	0h	
7	PCI_LRST	R/W	0h	PCI local SW reset read-write 0 = No SW reset occurred read-write 1 = PCI Local M3 has been reset upon SW reset
6	Reserved	R	0h	
5	Reserved	R	0h	
4	DUCATI_RST3	R/W	0h	Ducati logic and MMU SW reset read-write 0 = No SW reset occurred read-write 1 = Ducati logic and MMU has been reset upon SW reset

**Table 2-228. RM\_DEFAULT\_RSTST Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	DUCATI_M3_RST2	R/W	0h	Ducati second M3 SW reset read-write 0 = No SW reset occurred read-write 1 = Cortex M3_2 has been reset upon SW reset
2	DUCATI_M3_RST1	R/W	0h	Ducati first cortex M3 SW reset read-write 0 = No SW reset occurred read-write 1 = Cortex M3_1 has been reset upon SW reset
1	Reserved	R	0h	Reserved
0	Reserved	R	0h	Reserved

## 2.9.11 PRM\_HDVICP Registers

Table 2-229 lists the memory-mapped registers for the PRM\_HDVICP. All register offset addresses not listed in Table 2-229 should be considered as reserved locations and the register contents should not be modified.

**Table 2-229. PRM\_HDVICP REGISTERS**


Offset	Acronym	Register Name	Section
0h	PM_HDVICP_PWRSTCTRL		<a href="#">Section 2.9.11.1</a>
4h	PM_HDVICP_PWRSTST		<a href="#">Section 2.9.11.2</a>
10h	RM_HDVICP_RSTCTRL		<a href="#">Section 2.9.11.3</a>
14h	RM_HDVICP_RSTST		<a href="#">Section 2.9.11.4</a>

### 2.9.11.1 PM\_HDVICP\_PWRSTCTRL Register (offset = 0h) [reset = 30000h]

PM\_HDVICP\_PWRSTCTRL is shown in Figure 2-202 and described in Table 2-230.

This register controls the HDVICP power state to reach upon a domain sleep transition [warm reset insensitive]

**Figure 2-202. PM\_HDVICP\_PWRSTCTRL Register**




**Table 2-230. PM\_HDVICP\_PWRSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	HDVICP_MEM_ONState	R	0h	HDVICP memory state when domain is ON. read 3 = Memory bank is on when the domain is ON.
15-5	Reserved	R	Ch	
4	LowPowerStateChange	R/W	1h	Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain. read-write 0 = Do not request a low power state change. read-write 1 = Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON.
3-2	Reserved	R	0h	
1-0	PowerState	R/W	0h	Power state control read-write 0 = OFF State read-write 3 = ON State

**2.9.11.2 PM\_HDVICP\_PWRSTST Register (offset = 4h) [reset = 17h]**

PM\_HDVICP\_PWRSTST is shown in [Figure 2-203](#) and described in [Table 2-231](#).

This register provides a status on the current HDVICP power domain state. [warm reset insensitive]

**Figure 2-203. PM\_HDVICP\_PWRSTST Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-231. PM\_HDVICP\_PWRSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20	InTransition	R	0h	Domain transition status read 0 = No on-going transition on power domain read 1 = Power domain transition is in progress.
19-6	Reserved	R	0h	
5-4	HDVICP_MEM_StateSt	R	0h	HDVICP memory state status read 0 = Memory is OFF read 2 = Reserved read 3 = Memory is ON
3	Reserved	R	0h	
2	LogicStateSt	R	0h	Logic state status read 0 = Logic in domain is OFF read 1 = Logic in domain is ON
1-0	PowerStateSt	R	2h	Current Power State Status read 0 = OFF State [warm reset insensitive] read 3 = ON State [warm reset insensitive]




**2.9.11.3 RM\_HDVICP\_RSTCTRL Register (offset = 10h) [reset = 7h]**

RM\_HDVICP\_RSTCTRL is shown in [Figure 2-204](#) and described in [Table 2-232](#).

This register controls the release of the HDVICP sub-system resets.

**Figure 2-204. RM\_HDVICP\_RSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-232. RM\_HDVICP\_RSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	HDVICP_RST3	R/W	1h	HDVICP logic and SL2 reset control read-write 0 = Reset is cleared for the HDVICP logic and SL2 read-write 1 = Reset is asserted for HDVICP logic and SL2
1	HDVICP_RST2	R/W	0h	HDVICP sequencer2 reset control read-write 0 = Reset is cleared for the HDVICP sequencer CPU2 read-write 1 = Reset is asserted for the HDVICP sequencer CPU2
0	HDVICP_RST1	R/W	0h	HDVICP sequencer1 reset control read-write 0 = Reset is cleared for the HDVICP sequencer CPU1 read-write 1 = Reset is asserted for the HDVICP sequencer CPU1

### 2.9.11.4 RM\_HDVICP\_RSTST Register (offset = 14h) [reset = 0h]

RM\_HDVICP\_RSTST is shown in [Figure 2-205](#) and described in [Table 2-233](#).

This register logs the different reset sources of the HDVICP domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]

**Figure 2-205. RM\_HDVICP\_RSTST Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-233. RM\_HDVICP\_RSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	
15-7	Reserved	R	0h	
6	ICECRUSHER_SEQ2_RST2	R/W	0h	Sequencer2 CPU has been reset due to HDVICP ICECRUSHER1 reset event read-write 0 = No icecrusher reset read-write 1 = Sequencer2 has been reset upon icecrusher reset
5	ICECRUSHER_SEQ1_RST1	R/W	0h	Sequencer1 CPU has been reset due to HDVICP ICECRUSHER1 reset event read-write 0 = No icecrusher reset read-write 1 = Sequencer1 has been reset upon icecrusher reset
4	EMULATION_SEQ2_RST2	R/W	0h	Sequencer2 CPU has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module read-write 0 = No emulation reset read-write 1 = Sequencer2 has been reset upon emulation reset
3	EMULATION_SEQ1_RST1	R/W	0h	Sequencer1 CPU has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module read-write 0 = No emulation reset read-write 1 = Sequencer1 has been reset upon emulation reset
2	HDVICP_RST3	R/W	0h	HDVICP logic and SL2 SW reset read-write 0 = No SW reset occurred read-write 1 = HDVICP logic and SL2 has been reset upon SW reset
1	HDVICP_RST2	R/W	0h	HDVICP Sequencer2 CPU SW reset read-write 0 = No SW reset occurred read-write 1 = Sequencer2 has been reset upon SW reset
0	HDVICP_RST1	R/W	0h	HDVICP Sequencer1 CPU SW reset read-write 0 = No SW reset occurred read-write 1 = Sequencer1 has been reset upon SW reset

## 2.9.12 PRM\_ISP Registers

Table 2-234 lists the memory-mapped registers for the PRM\_ISP. All register offset addresses not listed in Table 2-234 should be considered as reserved locations and the register contents should not be modified.

**Table 2-234. PRM\_ISP REGISTERS**


Offset	Acronym	Register Name	Section
0h	PM_ISP_PWRSTCTRL		<a href="#">Section 2.9.12.1</a>
4h	PM_ISP_PWRSTST		<a href="#">Section 2.9.12.2</a>
10h	RM_ISP_RSTCTRL		<a href="#">Section 2.9.12.3</a>
14h	RM_ISP_RSTST		<a href="#">Section 2.9.12.4</a>

### 2.9.12.1 PM\_ISP\_PWRSTCTRL Register (offset = 0h) [reset = 30000h]

PM\_ISP\_PWRSTCTRL is shown in Figure 2-206 and described in Table 2-235.

This register controls the ISP power state to reach upon a domain sleep transition [warm reset insensitive]

**Figure 2-206. PM\_ISP\_PWRSTCTRL Register**




**Table 2-235. PM\_ISP\_PWRSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	ISP_MEM_ONState	R	0h	ISP memory state when domain is ON. read 3 = Memory bank is on when the domain is ON.
15-5	Reserved	R	Ch	
4	LowPowerStateChange	R/W	1h	Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain. read-write 0 = Do not request a low power state change. read-write 1 = Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON.
3-2	Reserved	R	0h	
1-0	PowerState	R/W	0h	Power state control read-write 0 = OFF State read-write 3 = ON State

**2.9.12.2 PM\_ISP\_PWRSTST Register (offset = 4h) [reset = 17h]**

PM\_ISP\_PWRSTST is shown in [Figure 2-207](#) and described in [Table 2-236](#).

This register provides a status on the current ISP power domain state. [warm reset insensitive]

**Figure 2-207. PM\_ISP\_PWRSTST Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-236. PM\_ISP\_PWRSTST Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20	InTransition	R	0h	Domain transition status read 0 = No on-going transition on power domain read 1 = Power domain transition is in progress.
19-6	Reserved	R	0h	
5-4	ISP_MEM_StateSt	R	0h	ISP memory state status read 0 = Memory is OFF read 2 = Reserved read 3 = Memory is ON
3	Reserved	R	0h	
2	LogicStateSt	R	0h	Logic state status read 0 = Logic in domain is OFF read 1 = Logic in domain is ON
1-0	PowerStateSt	R	2h	Current Power State Status read 0 = OFF State [warm reset insensitive] read 3 = ON State [warm reset insensitive]

**2.9.12.3 RM\_ISP\_RSTCTRL Register (offset = 10h) [reset = 7h]**

RM\_ISP\_RSTCTRL is shown in [Figure 2-208](#) and described in [Table 2-237](#).

This register controls the release of the ISP sub-system resets.

**Figure 2-208. RM\_ISP\_RSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-237. RM\_ISP\_RSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	ISP_RST	R/W	1h	ISP logic and FDIF reset control read-write 0 = Reset is cleared for the ISP logic and FDIF read-write 1 = Reset is asserted for ISP logic and FDIF
1	Reserved	R/W	0h	
0	Reserved	R/W	0h	

### 2.9.12.4 RM\_ISP\_RSTST Register (offset = 14h) [reset = 0h]

RM\_ISP\_RSTST is shown in [Figure 2-209](#) and described in [Table 2-238](#).

This register logs the different reset sources of the ISP domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]

**Figure 2-209. RM\_ISP\_RSTST Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-238. RM\_ISP\_RSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	
15-7	Reserved	R	0h	
6	Reserved	R/W	0h	
5	Reserved	R/W	0h	
4	Reserved	R/W	0h	
3	Reserved	R/W	0h	
2	ISP_RST	R/W	0h	ISP logic and FDIF SW reset read-write 0 = No SW reset occurred read-write 1 = ISP logic and FDIF has been reset upon SW reset
1	Reserved	R/W	0h	
0	Reserved	R/W	0h	

### 2.9.13 PRM\_DSS Registers

Table 2-239 lists the memory-mapped registers for the PRM\_DSS. All register offset addresses not listed in Table 2-239 should be considered as reserved locations and the register contents should not be modified.

**Table 2-239. PRM\_DSS REGISTERS**


Offset	Acronym	Register Name	Section
0h	PM_DSS_PWRSTCTRL		<a href="#">Section 2.9.13.1</a>
4h	PM_DSS_PWRSTST		<a href="#">Section 2.9.13.2</a>
10h	RM_DSS_RSTCTRL		<a href="#">Section 2.9.13.3</a>
14h	RM_DSS_RSTST		<a href="#">Section 2.9.13.4</a>

#### 2.9.13.1 PM\_DSS\_PWRSTCTRL Register (offset = 0h) [reset = 30000h]

PM\_DSS\_PWRSTCTRL is shown in Figure 2-210 and described in Table 2-240.

This register controls the DSS power state to reach upon a domain sleep transition [warm reset insensitive]

**Figure 2-210. PM\_DSS\_PWRSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-240. PM\_DSS\_PWRSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	DSS_MEM_ONState	R	0h	DSS memory state when domain is ON. read 3 = Memory bank is on when the domain is ON.
15-5	Reserved	R	Ch	
4	LowPowerStateChange	R/W	1h	Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain. read-write 0 = Do not request a low power state change. read-write 1 = Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON.
3-2	Reserved	R	0h	
1-0	PowerState	R/W	0h	Power state control read-write 0 = OFF State read-write 3 = ON State

**2.9.13.2 PM\_DSS\_PWRSTST Register (offset = 4h) [reset = 17h]**

 PM\_DSS\_PWRSTST is shown in [Figure 2-211](#) and described in [Table 2-241](#).

This register provides a status on the current DSS power domain state. [warm reset insensitive]

**Figure 2-211. PM\_DSS\_PWRSTST Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-241. PM\_DSS\_PWRSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-21	Reserved	R	0h	
20	InTransition	R	0h	Domain transition status read 0 = No on-going transition on power domain read 1 = Power domain transition is in progress.
19-6	Reserved	R	0h	
5-4	DSS_MEM_StateSt	R	0h	DSS memory state status read 0 = Memory is OFF read 2 = Reserved read 3 = Memory is ON
3	Reserved	R	0h	
2	LogicStateSt	R	0h	Logic state status read 0 = Logic in domain is OFF read 1 = Logic in domain is ON
1-0	PowerStateSt	R	2h	Current Power State Status read 0 = OFF State [warm reset insensitive] read 3 = ON State [warm reset insensitive]




**2.9.13.3 RM\_DSS\_RSTCTRL Register (offset = 10h) [reset = 7h]**

RM\_DSS\_RSTCTRL is shown in [Figure 2-212](#) and described in [Table 2-242](#).

This register controls the release of the DSS sub-system resets.

**Figure 2-212. RM\_DSS\_RSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-242. RM\_DSS\_RSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	
2	DSS_RST	R/W	1h	DSS logic and HDMI reset control read-write 0 = Reset is cleared for the DSS logic and HDMI read-write 1 = Reset is asserted for DSS logic and HDMI
1	Reserved	R/W	0h	
0	Reserved	R/W	0h	

### 2.9.13.4 RM\_DSS\_RSTST Register (offset = 14h) [reset = 0h]

RM\_DSS\_RSTST is shown in [Figure 2-213](#) and described in [Table 2-243](#).

This register logs the different reset sources of the DSS domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]

**Figure 2-213. RM\_DSS\_RSTST Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-243. RM\_DSS\_RSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	
15-7	Reserved	R	0h	
6	Reserved	R/W	0h	
5	Reserved	R/W	0h	
4	Reserved	R/W	0h	
3	Reserved	R/W	0h	
2	DSS_RST	R/W	0h	DSS logic and HDMI SW reset read-write 0 = No SW reset occurred read-write 1 = DSS logic and HDMI has been reset upon SW reset
1	Reserved	R/W	0h	
0	Reserved	R/W	0h	

## 2.9.14 CM\_ALWON Registers

Table 2-244 lists the memory-mapped registers for the CM\_ALWON. All register offset addresses not listed in Table 2-244 should be considered as reserved locations and the register contents should not be modified.

**Table 2-244. CM\_ALWON REGISTERS**

Offset	Acronym	Register Name	Section
0h	CM_ALWON_L3_SLOW_CLKSTCTRL		<a href="#">Section 2.9.14.1</a>
4h	CM_ETHERNET_CLKSTCTRL		<a href="#">Section 2.9.14.2</a>
8h	CM_ALWON_L3_MED_CLKSTCTRL		<a href="#">Section 2.9.14.3</a>
Ch	CM_MMU_CLKSTCTRL		<a href="#">Section 2.9.14.4</a>
10h	CM_MMUCFG_CLKSTCTRL		<a href="#">Section 2.9.14.5</a>
14h	CM_ALWON_OCMC_0_CLKSTCTRL		<a href="#">Section 2.9.14.6</a>
1Ch	CM_ALWON_MPU_CLKSTCTRL		<a href="#">Section 2.9.14.7</a>
20h	CM_ALWON_SYSCLK4_CLKSTCTRL		<a href="#">Section 2.9.14.8</a>
24h	CM_ALWON_SYSCLK5_CLKSTCTRL		<a href="#">Section 2.9.14.9</a>
28h	CM_ALWON_SYSCLK6_CLKSTCTRL		<a href="#">Section 2.9.14.10</a>
2Ch	CM_ALWON_RTC_CLKSTCTRL		<a href="#">Section 2.9.14.11</a>
30h	CM_ALWON_L3_FAST_CLKSTCTRL		<a href="#">Section 2.9.14.12</a>
140h	CM_ALWON_MCASP0_CLKCTRL		<a href="#">Section 2.9.14.13</a>
144h	CM_ALWON_MCASP1_CLKCTRL		<a href="#">Section 2.9.14.14</a>
150h	CM_ALWON_UART_0_CLKCTRL		<a href="#">Section 2.9.14.15</a>
154h	CM_ALWON_UART_1_CLKCTRL		<a href="#">Section 2.9.14.16</a>
158h	CM_ALWON_UART_2_CLKCTRL		<a href="#">Section 2.9.14.17</a>
15Ch	CM_ALWON_GPIO_0_CLKCTRL		<a href="#">Section 2.9.14.18</a>
160h	CM_ALWON_GPIO_1_CLKCTRL		<a href="#">Section 2.9.14.19</a>
164h	CM_ALWON_I2C_0_CLKCTRL		<a href="#">Section 2.9.14.20</a>
168h	CM_ALWON_I2C_1_CLKCTRL		<a href="#">Section 2.9.14.21</a>
170h	CM_ALWON_ATL_CLKCTRL		<a href="#">Section 2.9.14.22</a>
17Ch	CM_ALWON_TIMER_4_CLKCTRL		<a href="#">Section 2.9.14.23</a>
180h	CM_ALWON_UART_3_CLKCTRL		<a href="#">Section 2.9.14.24</a>
184h	CM_ALWON_UART_4_CLKCTRL		<a href="#">Section 2.9.14.25</a>
188h	CM_ALWON_UART_5_CLKCTRL		<a href="#">Section 2.9.14.26</a>
18Ch	CM_ALWON_WDTIMER_CLKCTRL		<a href="#">Section 2.9.14.27</a>
190h	CM_ALWON_SPI_CLKCTRL		<a href="#">Section 2.9.14.28</a>
194h	CM_ALWON_MAILBOX_CLKCTRL		<a href="#">Section 2.9.14.29</a>
198h	CM_ALWON_SPINBOX_CLKCTRL		<a href="#">Section 2.9.14.30</a>
19Ch	CM_ALWON_MMUDATA_CLKCTRL		<a href="#">Section 2.9.14.31</a>
1A8h	CM_ALWON_MMUCFG_CLKCTRL		<a href="#">Section 2.9.14.32</a>
1B0h	CM_ALWON_SDIO_CLKCTRL		<a href="#">Section 2.9.14.33</a>
1B4h	CM_ALWON_OCMC_0_CLKCTRL		<a href="#">Section 2.9.14.34</a>
1BCh	CM_ALWON_RESERVED1		<a href="#">Section 2.9.14.35</a>
1C0h	CM_ALWON_RESERVED2		<a href="#">Section 2.9.14.36</a>
1C4h	CM_ALWON_CONTROL_CLKCTRL		<a href="#">Section 2.9.14.37</a>
1C8h	CM_ALWON_SECSS_CLKCTRL		<a href="#">Section 2.9.14.38</a>
1D0h	CM_ALWON_GPMC_CLKCTRL		<a href="#">Section 2.9.14.39</a>
1D4h	CM_ALWON_ETHERNET_0_CLKCTRL		<a href="#">Section 2.9.14.40</a>
1D8h	CM_ALWON_ETHERNET_1_CLKCTRL		<a href="#">Section 2.9.14.41</a>
1DCh	CM_ALWON_MPU_CLKCTRL		<a href="#">Section 2.9.14.42</a>
1E0h	CM_ALWON_DEBUGSS_CLKCTRL		<a href="#">Section 2.9.14.43</a>

**Table 2-244. CM\_ALWON REGISTERS (continued)**

Offset	Acronym	Register Name	Section
1E4h	CM_ALWON_L3_CLKCTRL		<a href="#">Section 2.9.14.44</a>
1E8h	CM_ALWON_L4HS_CLKCTRL		<a href="#">Section 2.9.14.45</a>
1ECh	CM_ALWON_L4LS_CLKCTRL		<a href="#">Section 2.9.14.46</a>
1F0h	CM_ALWON_RTC_CLKCTRL		<a href="#">Section 2.9.14.47</a>
1F4h	CM_ALWON_TPCC_CLKCTRL		<a href="#">Section 2.9.14.48</a>
1F8h	CM_ALWON_TPTC0_CLKCTRL		<a href="#">Section 2.9.14.49</a>
1FCh	CM_ALWON_TPTC1_CLKCTRL		<a href="#">Section 2.9.14.50</a>
200h	CM_ALWON_TPTC2_CLKCTRL		<a href="#">Section 2.9.14.51</a>
204h	CM_ALWON_TPTC3_CLKCTRL		<a href="#">Section 2.9.14.52</a>
208h	CM_ALWON_SR_0_CLKCTRL		<a href="#">Section 2.9.14.53</a>
20Ch	CM_ALWON_SR_1_CLKCTRL		<a href="#">Section 2.9.14.54</a>
210h	CM_ALWON_SR_2_CLKCTRL		<a href="#">Section 2.9.14.55</a>
214h	CM_ALWON_SR_3_CLKCTRL		<a href="#">Section 2.9.14.56</a>
218h	CM_ALWON_DCAN_0_1_CLKCTRL		<a href="#">Section 2.9.14.57</a>
21Ch	CM_ALWON_MMCHS_0_CLKCTRL		<a href="#">Section 2.9.14.58</a>
220h	CM_ALWON_MMCHS_1_CLKCTRL		<a href="#">Section 2.9.14.59</a>
224h	CM_ALWON_MMCHS_2_CLKCTRL		<a href="#">Section 2.9.14.60</a>
228h	CM_ALWON_CUST_EFUSE_CLKCTRL		<a href="#">Section 2.9.14.61</a>

**2.9.14.1 CM\_ALWON\_L3\_SLOW\_CLKSTCTRL Register (offset = 0h) [reset = C002h]**

 CM\_ALWON\_L3\_SLOW\_CLKSTCTRL is shown in [Figure 2-214](#) and described in [Table 2-245](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-214. CM\_ALWON\_L3\_SLOW\_CLKSTCTRL Register**

Reserved				CLKACTIVITY_SDIO_CLKADPI_GCLK	CLKACTIVITY_TIMER7_GCLK	CLKACTIVITY_TIMER6_GCLK	CLKACTIVITY_TIMER5_GCLK
R-0h				R-0h	R-0h	R-0h	R-0h
CLKACTIVITY_TIMER4_GCLK	CLKACTIVITY_TIMER3_GCLK	CLKACTIVITY_TIMER2_GCLK	CLKACTIVITY_TIMER1_GCLK	CLKACTIVITY_TIMER0_GCLK	Reserved	CLKACTIVITY_SPI_GSYSCLK	CLKACTIVITY_I2C_GSYSCLK
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
CLKACTIVITY_GPIO1_GDBCLK	CLKACTIVITY_GPIO0_GDBCLK	CLKACTIVITY_UART_GFCLK	Reserved		CLKACTIVITY_MCASP1_AUX_GCLK	CLKACTIVITY_MCASP0_AUX_GCLK	Reserved
R-1h	R-0h	R-0h	R-1h		R-1h	R-0h	R-0h
Reserved						CLKTRCTRL	
R-33h						R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-245. CM\_ALWON\_L3\_SLOW\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	Reserved	R	0h	
27	CLKACTIVITY_SDIO_CLKADPI_GCLK	R	0h	This field indicates the state of the SDIO_ADPI clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
26	CLKACTIVITY_TIMER7_GCLK	R	0h	This field indicates the state of the TIMER7 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
25	CLKACTIVITY_TIMER6_GCLK	R	0h	This field indicates the state of the TIMER6 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
24	CLKACTIVITY_TIMER5_GCLK	R	0h	This field indicates the state of the TIMER5 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
23	CLKACTIVITY_TIMER4_GCLK	R	0h	This field indicates the state of the TIMER4 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
22	CLKACTIVITY_TIMER3_GCLK	R	0h	This field indicates the state of the TIMER3 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
21	CLKACTIVITY_TIMER2_GCLK	R	0h	This field indicates the state of the TIMER2 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active

**Table 2-245. CM\_ALWON\_L3\_SLOW\_CLKSTCTRL Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
20	CLKACTIVITY_TIMER1_GCLK	R	0h	This field indicates the state of the TIMER1 CLKTIMER clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
19	CLKACTIVITY_TIMER0_GCLK	R	0h	This field indicates the state of the TIMER0 CLKTIMER clock in the domain.
18	Reserved	R	0h	
17	CLKACTIVITY_SPI_GSY_SCLK	R	0h	This field indicates the state of the SPI_GSYSCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
16	CLKACTIVITY_I2C_GSY_SCLK	R	0h	This field indicates the state of the I2C_GSYSCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
15	CLKACTIVITY_GPIO_1_GDBCLK	R	1h	This field indicates the state of the GPIO_GDBCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
14	CLKACTIVITY_GPIO_0_GDBCLK	R	0h	This field indicates the state of the GPIO_GDBCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
13	CLKACTIVITY_UART_GFCLK	R	0h	This field indicates the state of the UART_GFCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
12-11	Reserved	R	1h	
10	CLKACTIVITY_MCASP1_AUX_GCLK	R	1h	This field indicates the state of the MCASP1_AUX_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
9	CLKACTIVITY_MCASP0_AUX_GCLK	R	0h	This field indicates the state of the MCASP0_AUX_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
8	Reserved	R	0h	
7-2	Reserved	R	33h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the L3_SLOW clock domain in Always ON power domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

**2.9.14.2 CM\_ETHERNET\_CLKSTCTRL Register (offset = 4h) [reset = 1h]**

CM\_ETHERNET\_CLKSTCTRL is shown in Figure 2-215 and described in Table 2-246.

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-215. CM\_ETHERNET\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-246. CM\_ETHERNET\_CLKSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-10	Reserved	R	0h	
9	Reserved	R	0h	
8	Reserved	R	0h	
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the ETHERNET clock domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

### 2.9.14.3 CM\_ALWON\_L3\_MED\_CLKSTCTRL Register (offset = 8h) [reset = 2h]

CM\_ALWON\_L3\_MED\_CLKSTCTRL is shown in [Figure 2-216](#) and described in [Table 2-247](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-216. CM\_ALWON\_L3\_MED\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-247. CM\_ALWON\_L3\_MED\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-11	Reserved	R	0h	
10	Reserved	R	0h	
9	Reserved	R	0h	
8	Reserved	R	0h	
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R	0h	Controls the clock state transition of the L3 Medium clock domain. 0x0(read) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.




### 2.9.14.4 CM\_MMU\_CLKSTCTRL Register (offset = Ch) [reset = 1h]

CM\_MMU\_CLKSTCTRL is shown in [Figure 2-217](#) and described in [Table 2-248](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-217. CM\_MMU\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-248. CM\_MMU\_CLKSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	CLKACTIVITY_MMU_GCLK	R	0h	This field indicates the state of the MMU_GICLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the MMU clock domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

### 2.9.14.5 CM\_MMUCFG\_CLKSTCTRL Register (offset = 10h) [reset = 1h]

CM\_MMUCFG\_CLKSTCTRL is shown in [Figure 2-218](#) and described in [Table 2-249](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-218. CM\_MMUCFG\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-249. CM\_MMUCFG\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	CLKACTIVITY_MMU_CFG_GCLK	R	0h	This field indicates the state of the MMU_CFG_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the MMU CFG clock domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

**2.9.14.6 CM\_ALWON\_OCMC\_0\_CLKSTCTRL Register (offset = 14h) [reset = 1h]**

CM\_ALWON\_OCMC\_0\_CLKSTCTRL is shown in [Figure 2-219](#) and described in [Table 2-250](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-219. CM\_ALWON\_OCMC\_0\_CLKSTCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-250. CM\_ALWON\_OCMC\_0\_CLKSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	CLKACTIVITY_OCMC_GCLK	R	0h	This field indicates the state of the OCMC_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the OCMC clock domain in DEFAULT power domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

### 2.9.14.7 CM\_ALWON\_MPU\_CLKSTCTRL Register (offset = 1Ch) [reset = 2h]

CM\_ALWON\_MPU\_CLKSTCTRL is shown in [Figure 2-220](#) and described in [Table 2-251](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-220. CM\_ALWON\_MPU\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-251. CM\_ALWON\_MPU\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	Reserved	R	0h	
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R	0h	Controls the clock state transition of the MPU clock domain in Always ON power domain. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read) = 0x3

**2.9.14.8 CM\_ALWON\_SYSCCLK4\_CLKSTCTRL Register (offset = 20h) [reset = 2h]**

CM\_ALWON\_SYSCCLK4\_CLKSTCTRL is shown in [Figure 2-221](#) and described in [Table 2-252](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-221. CM\_ALWON\_SYSCCLK4\_CLKSTCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-252. CM\_ALWON\_SYSCCLK4\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-12	Reserved	R	0h	
11	CLKACTIVITY_L3_F_EN_GCLK	R	0h	This field indicates the state of the L3_F_EN_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
10	CLKACTIVITY_L3_S_GCLK	R	0h	This field indicates the state of the L3_S_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
9	CLKACTIVITY_L3_M_GCLK	R	0h	This field indicates the state of the L3_M_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
8	CLKACTIVITY_SYSCCLK4_GCLK	R	0h	This field indicates the state of the SYSCCLK4_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R	0h	Controls the clock state transition of the SYSCCLK4 clock domain in Always ON power domain. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read) = 0x3

**2.9.14.9 CM\_ALWON\_SYCLK5\_CLKSTCTRL Register (offset = 24h) [reset = 2h]**

CM\_ALWON\_SYCLK5\_CLKSTCTRL is shown in [Figure 2-222](#) and described in [Table 2-253](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-222. CM\_ALWON\_SYCLK5\_CLKSTCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-253. CM\_ALWON\_SYCLK5\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-10	Reserved	R	0h	
9	CLKACTIVITY_DEBUG_CLKA_GCLK	R	0h	This field indicates the state of the Debug clockA clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
8	CLKACTIVITY_SYCLK5_GCLK	R	0h	This field indicates the state of the SYCLK5_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R	0h	Controls the clock state transition of the SYCLK5 clock domain in Always ON power domain. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read) = 0x3

**2.9.14.10 CM\_ALWON\_SYCLK6\_CLKSTCTRL Register (offset = 28h) [reset = 2h]**

CM\_ALWON\_SYCLK6\_CLKSTCTRL is shown in [Figure 2-223](#) and described in [Table 2-254](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-223. CM\_ALWON\_SYCLK6\_CLKSTCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-254. CM\_ALWON\_SYCLK6\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	CLKACTIVITY_SYCLK6_GCLK	R	0h	This field indicates the state of the SYCLK6_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R	0h	Controls the clock state transition of the SYCLK6 clock domain in Always ON power domain. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read) = 0x3

**2.9.14.11 CM\_ALWON\_RTC\_CLKSTCTRL Register (offset = 2Ch) [reset = 2h]**

CM\_ALWON\_RTC\_CLKSTCTRL is shown in [Figure 2-224](#) and described in [Table 2-255](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-224. CM\_ALWON\_RTC\_CLKSTCTRL Register**

**Table 2-255. CM\_ALWON\_RTC\_CLKSTCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-9	Reserved	R	0h	
8	CLKACTIVITY_RTC_GCLK	R	0h	This field indicates the state of the RTC_GCLK clock in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R	0h	Controls the clock state transition of the RTC clock domain in Always ON power domain. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read) = 0x3




**2.9.14.12 CM\_ALWON\_L3\_FAST\_CLKSTCTRL Register (offset = 30h) [reset = 1h]**

CM\_ALWON\_L3\_FAST\_CLKSTCTRL is shown in [Figure 2-225](#) and described in [Table 2-256](#).

This register enables the domain power state transition. It controls the SW supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.

**Figure 2-225. CM\_ALWON\_L3\_FAST\_CLKSTCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-256. CM\_ALWON\_L3\_FAST\_CLKSTCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	
25-11	Reserved	R	0h	
10	Reserved	R	0h	
9	Reserved	R	0h	
8	CLKACTIVITY_FAST_GCLK	R	0h	This field indicates the state of the L3 Fast clock for TPTC and TPCC in the domain. 0x0(read) = Corresponding clock is gated 0x1(read) = Corresponding clock is active
7-2	Reserved	R	0h	
1-0	CLKTRCTRL	R/W	0h	Controls the clock state transition of the L3 Fast clock domain. 0x0(read-write) = NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. 0x1(read-write) = SW_SLEEP: Start a software forced sleep transition on the domain. 0x2(read-write) = SW_WKUP: Start a software forced wake-up transition on the domain. 0x3(read-write) = HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions.

**2.9.14.13 CM\_ALWON\_MCASP0\_CLKCTRL Register (offset = 140h) [reset = 30000h]**

CM\_ALWON\_MCASP0\_CLKCTRL is shown in [Figure 2-226](#) and described in [Table 2-257](#).

This register manages the MCASP\_0 clocks.

**Figure 2-226. CM\_ALWON\_MCASP0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-257. CM\_ALWON\_MCASP0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.14 CM\_ALWON\_MCASP1\_CLKCTRL Register (offset = 144h) [reset = 30000h]**

 CM\_ALWON\_MCASP1\_CLKCTRL is shown in [Figure 2-227](#) and described in [Table 2-258](#).

This register manages the MCASP1 clocks.

**Figure 2-227. CM\_ALWON\_MCASP1\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-258. CM\_ALWON\_MCASP1\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.15 CM\_ALWON\_UART\_0\_CLKCTRL Register (offset = 150h) [reset = 30000h]**

 CM\_ALWON\_UART\_0\_CLKCTRL is shown in [Figure 2-228](#) and described in [Table 2-259](#).

This register manages the UART\_0 clocks.

**Figure 2-228. CM\_ALWON\_UART\_0\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-259. CM\_ALWON\_UART\_0\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.16 CM\_ALWON\_UART\_1\_CLKCTRL Register (offset = 154h) [reset = 30000h]**

CM\_ALWON\_UART\_1\_CLKCTRL is shown in [Figure 2-229](#) and described in [Table 2-260](#).

This register manages the UART\_1 clocks.

**Figure 2-229. CM\_ALWON\_UART\_1\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-260. CM\_ALWON\_UART\_1\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.17 CM\_ALWON\_UART\_2\_CLKCTRL Register (offset = 158h) [reset = 30000h]**

 CM\_ALWON\_UART\_2\_CLKCTRL is shown in [Figure 2-230](#) and described in [Table 2-261](#).

This register manages the UART\_2 clocks.

**Figure 2-230. CM\_ALWON\_UART\_2\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-261. CM\_ALWON\_UART\_2\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.18 CM\_ALWON\_GPIO\_0\_CLKCTRL Register (offset = 15Ch) [reset = 30100h]**

CM\_ALWON\_GPIO\_0\_CLKCTRL is shown in [Figure 2-231](#) and described in [Table 2-262](#).

This register manages the GPIO\_0 clocks.

**Figure 2-231. CM\_ALWON\_GPIO\_0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-262. CM\_ALWON\_GPIO\_0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-9	Reserved	R	0h	
8	OPTFCLKEN_DBCLK	R/W	0h	Optional functional clock control. 0x0(read-write) = Optional functional clock is disabled 0x1(read-write) = Optional functional clock is enabled
7-2	Reserved	R	1h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.19 CM\_ALWON\_GPIO\_1\_CLKCTRL Register (offset = 160h) [reset = 30100h]**

 CM\_ALWON\_GPIO\_1\_CLKCTRL is shown in [Figure 2-232](#) and described in [Table 2-263](#).

This register manages the GPIO\_1, GPIO\_2 and GPIO\_3 clocks.

**Figure 2-232. CM\_ALWON\_GPIO\_1\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-263. CM\_ALWON\_GPIO\_1\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-9	Reserved	R	0h	
8	OPTFCLKEN_DBCLK	R/W	0h	Optional functional clock control. 0x0(read-write) = Optional functional clock is disabled 0x1(read-write) = Optional functional clock is enabled
7-2	Reserved	R	1h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. Also, GPIO2 and GPIO3 are clubbed with GPIO1 (For Clocking and Power management). 0x3(read) = Reserved




**2.9.14.20 CM\_ALWON\_I2C\_0\_CLKCTRL Register (offset = 164h) [reset = 30000h]**

CM\_ALWON\_I2C\_0\_CLKCTRL is shown in [Figure 2-233](#) and described in [Table 2-264](#).

This register manages the I2C\_0 and I2C\_2 clocks.

**Figure 2-233. CM\_ALWON\_I2C\_0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-264. CM\_ALWON\_I2C\_0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.21 CM\_ALWON\_I2C\_1\_CLKCTRL Register (offset = 168h) [reset = 30000h]**

 CM\_ALWON\_I2C\_1\_CLKCTRL is shown in [Figure 2-234](#) and described in [Table 2-265](#).

This register manages the I2C\_1 and I2C\_3 clocks.

**Figure 2-234. CM\_ALWON\_I2C\_1\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-265. CM\_ALWON\_I2C\_1\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.22 CM\_ALWON\_ATL\_CLKCTRL Register (offset = 170h) [reset = 30000h]**

CM\_ALWON\_ATL\_CLKCTRL is shown in [Figure 2-235](#) and described in [Table 2-266](#).

This register manages the ATL clocks.

**Figure 2-235. CM\_ALWON\_ATL\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-266. CM\_ALWON\_ATL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.23 CM\_ALWON\_TIMER\_4\_CLKCTRL Register (offset = 17Ch) [reset = 30000h]**

 CM\_ALWON\_TIMER\_4\_CLKCTRL is shown in [Figure 2-236](#) and described in [Table 2-267](#).

This register manages the TIMER\_4 clocks.

**Figure 2-236. CM\_ALWON\_TIMER\_4\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-267. CM\_ALWON\_TIMER\_4\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.24 CM\_ALWON\_UART\_3\_CLKCTRL Register (offset = 180h) [reset = 30000h]**

CM\_ALWON\_UART\_3\_CLKCTRL is shown in [Figure 2-237](#) and described in [Table 2-268](#).

This register manages the UART 3 clocks.

**Figure 2-237. CM\_ALWON\_UART\_3\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-268. CM\_ALWON\_UART\_3\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.25 CM\_ALWON\_UART\_4\_CLKCTRL Register (offset = 184h) [reset = 30000h]**

 CM\_ALWON\_UART\_4\_CLKCTRL is shown in [Figure 2-238](#) and described in [Table 2-269](#).

This register manages the UART 4 clocks.

**Figure 2-238. CM\_ALWON\_UART\_4\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-269. CM\_ALWON\_UART\_4\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.26 CM\_ALWON\_UART\_5\_CLKCTRL Register (offset = 188h) [reset = 30000h]**

CM\_ALWON\_UART\_5\_CLKCTRL is shown in [Figure 2-239](#) and described in [Table 2-270](#).

This register manages the UART 5 clocks.

**Figure 2-239. CM\_ALWON\_UART\_5\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-270. CM\_ALWON\_UART\_5\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.27 CM\_ALWON\_WDTIMER\_CLKCTRL Register (offset = 18Ch) [reset = 20002h]**

CM\_ALWON\_WDTIMER\_CLKCTRL is shown in [Figure 2-240](#) and described in [Table 2-271](#).

This register manages the WDTIMER clocks.

**Figure 2-240. CM\_ALWON\_WDTIMER\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-271. CM\_ALWON\_WDTIMER\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	<b>0h</b>	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	<b>1485h</b>	
1-0	MODULEMODE	R	2h	Control the way mandatory clocks are managed. 0x0(read) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved




**2.9.14.28 CM\_ALWON\_SPI\_CLKCTRL Register (offset = 190h) [reset = 30000h]**

CM\_ALWON\_SPI\_CLKCTRL is shown in [Figure 2-241](#) and described in [Table 2-272](#).

This register manages the SPI0, SPI1, SPI2 and SPI3 clocks.

**Figure 2-241. CM\_ALWON\_SPI\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-272. CM\_ALWON\_SPI\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.29 CM\_ALWON\_MAILBOX\_CLKCTRL Register (offset = 194h) [reset = 30000h]**

 CM\_ALWON\_MAILBOX\_CLKCTRL is shown in [Figure 2-242](#) and described in [Table 2-273](#).

This register manages the MAILBOX clocks.

**Figure 2-242. CM\_ALWON\_MAILBOX\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-273. CM\_ALWON\_MAILBOX\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.30 CM\_ALWON\_SPINBOX\_CLKCTRL Register (offset = 198h) [reset = 30000h]**

 CM\_ALWON\_SPINBOX\_CLKCTRL is shown in [Figure 2-243](#) and described in [Table 2-274](#).

This register manages the SPINBOX clocks.

**Figure 2-243. CM\_ALWON\_SPINBOX\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-274. CM\_ALWON\_SPINBOX\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.31 CM\_ALWON\_MMUDATA\_CLKCTRL Register (offset = 19Ch) [reset = 30000h]**

 CM\_ALWON\_MMUDATA\_CLKCTRL is shown in [Figure 2-244](#) and described in [Table 2-275](#).

This register manages the MMU data clocks.

**Figure 2-244. CM\_ALWON\_MMUDATA\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-275. CM\_ALWON\_MMUDATA\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.32 CM\_ALWON\_MMUCFG\_CLKCTRL Register (offset = 1A8h) [reset = 3000h]**

 CM\_ALWON\_MMUCFG\_CLKCTRL is shown in [Figure 2-245](#) and described in [Table 2-276](#).

This register manages the MMU config clocks.

**Figure 2-245. CM\_ALWON\_MMUCFG\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-276. CM\_ALWON\_MMUCFG\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.33 CM\_ALWON\_SDIO\_CLKCTRL Register (offset = 1B0h) [reset = 30000h]**

 CM\_ALWON\_SDIO\_CLKCTRL is shown in [Figure 2-246](#) and described in [Table 2-277](#).

This register manages the SDIO clocks.

**Figure 2-246. CM\_ALWON\_SDIO\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-277. CM\_ALWON\_SDIO\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.34 CM\_ALWON\_OCMC\_0\_CLKCTRL Register (offset = 1B4h) [reset = 30000h]**

 CM\_ALWON\_OCMC\_0\_CLKCTRL is shown in [Figure 2-247](#) and described in [Table 2-278](#).

This register manages the OCMC\_0 clocks.

**Figure 2-247. CM\_ALWON\_OCMC\_0\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-278. CM\_ALWON\_OCMC\_0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.35 CM\_ALWON\_RESERVED1 Register (offset = 1BCh) [reset = 0h]**

CM\_ALWON\_RESERVED1 is shown in [Figure 2-248](#) and described in [Table 2-279](#).

This register is reserved.

**Figure 2-248. CM\_ALWON\_RESERVED1 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-279. CM\_ALWON\_RESERVED1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	Reserved	R	0h	




**2.9.14.36 CM\_ALWON\_RESERVED2 Register (offset = 1C0h) [reset = 0h]**

CM\_ALWON\_RESERVED2 is shown in [Figure 2-249](#) and described in [Table 2-280](#).

This register is reserved.

**Figure 2-249. CM\_ALWON\_RESERVED2 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-280. CM\_ALWON\_RESERVED2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	Reserved	R	0h	

**2.9.14.37 CM\_ALWON\_CONTROL\_CLKCTRL Register (offset = 1C4h) [reset = 30000h]**

CM\_ALWON\_CONTROL\_CLKCTRL is shown in [Figure 2-250](#) and described in [Table 2-281](#).

This register manages the CONTROL clocks.

**Figure 2-250. CM\_ALWON\_CONTROL\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-281. CM\_ALWON\_CONTROL\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.38 CM\_ALWON\_SECSS\_CLKCTRL Register (offset = 1C8h) [reset = 70002h]**

 CM\_ALWON\_SECSS\_CLKCTRL is shown in [Figure 2-251](#) and described in [Table 2-282](#).

This register manages the Security SS clocks.

**Figure 2-251. CM\_ALWON\_SECSS\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-282. CM\_ALWON\_SECSS\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R	2h	Control the way mandatory clocks are managed. 0x0(read) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.39 CM\_ALWON\_GPMC\_CLKCTRL Register (offset = 1D0h) [reset = 30002h]**

 CM\_ALWON\_GPMC\_CLKCTRL is shown in [Figure 2-252](#) and described in [Table 2-283](#).

This register manages the GPMC clocks.

**Figure 2-252. CM\_ALWON\_GPMC\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-283. CM\_ALWON\_GPMC\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	66h	
1-0	MODULEMODE	R/W	2h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.40 CM\_ALWON\_ETHERNET\_0\_CLKCTRL Register (offset = 1D4h) [reset = 70000h]**

 CM\_ALWON\_ETHERNET\_0\_CLKCTRL is shown in [Figure 2-253](#) and described in [Table 2-284](#).

This register manages the ETHERNET\_0 switch clocks including both Ethernet ports.

**Figure 2-253. CM\_ALWON\_ETHERNET\_0\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-284. CM\_ALWON\_ETHERNET\_0\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

### 2.9.14.41 CM\_ALWON\_ETHERNET\_1\_CLKCTRL Register (offset = 1D8h) [reset = 70000h]

CM\_ALWON\_ETHERNET\_1\_CLKCTRL is shown in [Figure 2-254](#) and described in [Table 2-285](#).

This register manages the ETHERNET\_1 clocks.

**Figure 2-254. CM\_ALWON\_ETHERNET\_1\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-285. CM\_ALWON\_ETHERNET\_1\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.42 CM\_ALWON\_MPU\_CLKCTRL Register (offset = 1DCh) [reset = 2h]**

CM\_ALWON\_MPU\_CLKCTRL is shown in [Figure 2-255](#) and described in [Table 2-286](#).

This register manages the MPU clocks.

**Figure 2-255. CM\_ALWON\_MPU\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-286. CM\_ALWON\_MPU\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	STBYST	R	0h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	0h	
1-0	MODULEMODE	R	0h	Control the way mandatory clocks are managed. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = 0x3

### 2.9.14.43 CM\_ALWON\_DEBUGSS\_CLKCTRL Register (offset = 1E0h) [reset = 12500302h]

CM\_ALWON\_DEBUGSS\_CLKCTRL is shown in Figure 2-256 and described in Table 2-287.

This register manages the DEBUGSS clocks.

**Figure 2-256. CM\_ALWON\_DEBUGSS\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-287. CM\_ALWON\_DEBUGSS\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Reserved	R	0h	
29-27	STM_PMD_CLKDIVSEL	R/W	0h	STM clock divider control 0x0(read) = 0x0 0x1(read-write) = Divide By 1 0x2(read-write) = Divide By 2 0x3(read) = 0x3 0x4(read-write) = Divide By 4 0x5(read) = 0x5 0x6(read) = 0x6 0x7(read) = 0x7
26-24	TRC_PMD_CLKDIVSEL	R/W	0h	TPIU clock divider control 0x0(read) = 0x0 0x1(read-write) = Divide By 1 0x2(read-write) = Divide By 2 0x3(read) = 0x3 0x4(read-write) = Divide By 4 0x5(read) = 0x5 0x6(read) = 0x6 0x7(read) = 0x7
23-22	STM_PMD_CLKSEL	R/W	0h	Trace clock source selection for STM 0x0(read-write) = 00 - Sys Clk 0x1(read-write) = 01 - Ref. Clk A 0x2(read) = 0x2 0x3(read) = 0x3
21-20	TRC_PMD_CLKSEL	R/W	0h	Trace clock source selection for TPIU 0x0(read-write) = 00 - Sys Clk 0x1(read-write) = 01 - Ref. Clk A 0x2(read) = 0x2 0x3(read) = 0x3
19	Reserved	R	1h	




**Table 2-287. CM\_ALWON\_DEBUGSS\_CLKCTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	3h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-10	Reserved	R	1Ch	
9	OPTCLK_DEBUG_CLKA	R/W	1h	Optional functional clock control. 0x0(read-write) = Optional functional clock is disabled 0x1(read-write) = Optional functional clock is enabled
8	OPTCLK_DEBUG_SYSC LK	R/W	1h	Optional functional clock control. 0x0(read-write) = Optional functional clock is disabled 0x1(read-write) = Optional functional clock is enabled
7-2	Reserved	R	Ch	
1-0	MODULEMODE	R	0h	Control the way mandatory clocks are managed. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = 0x3

**2.9.14.44 CM\_ALWON\_L3\_CLKCTRL Register (offset = 1E4h) [reset = 2h]**

 CM\_ALWON\_L3\_CLKCTRL is shown in [Figure 2-257](#) and described in [Table 2-288](#).

This register manages the L3 clocks.

**Figure 2-257. CM\_ALWON\_L3\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-288. CM\_ALWON\_L3\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	0h	
1-0	MODULEMODE	R	0h	Control the way mandatory clocks are managed. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = 0x3

**2.9.14.45 CM\_ALWON\_L4HS\_CLKCTRL Register (offset = 1E8h) [reset = 2h]**

 CM\_ALWON\_L4HS\_CLKCTRL is shown in [Figure 2-258](#) and described in [Table 2-289](#).

This register manages the L4HS clocks.

**Figure 2-258. CM\_ALWON\_L4HS\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-289. CM\_ALWON\_L4HS\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	0h	
1-0	MODULEMODE	R	0h	Control the way mandatory clocks are managed. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = 0x3

**2.9.14.46 CM\_ALWON\_L4LS\_CLKCTRL Register (offset = 1ECh) [reset = 2h]**

 CM\_ALWON\_L4LS\_CLKCTRL is shown in [Figure 2-259](#) and described in [Table 2-290](#).

This register manages the L4LS clocks.

**Figure 2-259. CM\_ALWON\_L4LS\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-290. CM\_ALWON\_L4LS\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	0h	
1-0	MODULEMODE	R	0h	Control the way mandatory clocks are managed. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = 0x3

**2.9.14.47 CM\_ALWON\_RTC\_CLKCTRL Register (offset = 1F0h) [reset = 2h]**

CM\_ALWON\_RTC\_CLKCTRL is shown in [Figure 2-260](#) and described in [Table 2-291](#).

This register manages the RTC clocks.

**Figure 2-260. CM\_ALWON\_RTC\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-291. CM\_ALWON\_RTC\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	0h	
1-0	MODULEMODE	R	0h	Control the way mandatory clocks are managed. 0x0(read) = 0x0 0x1(read) = 0x1 0x2(read) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = 0x3

**2.9.14.48 CM\_ALWON\_TPCC\_CLKCTRL Register (offset = 1F4h) [reset = 30000h]**

 CM\_ALWON\_TPCC\_CLKCTRL is shown in [Figure 2-261](#) and described in [Table 2-292](#).

This register manages the TPCC clocks.

**Figure 2-261. CM\_ALWON\_TPCC\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-292. CM\_ALWON\_TPCC\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

### 2.9.14.49 CM\_ALWON\_TPTC0\_CLKCTRL Register (offset = 1F8h) [reset = 70000h]

CM\_ALWON\_TPTC0\_CLKCTRL is shown in [Figure 2-262](#) and described in [Table 2-293](#).

This register manages the TPTC\_0 clocks.

**Figure 2-262. CM\_ALWON\_TPTC0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-293. CM\_ALWON\_TPTC0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.50 CM\_ALWON\_TPTC1\_CLKCTRL Register (offset = 1FCh) [reset = 70000h]**

 CM\_ALWON\_TPTC1\_CLKCTRL is shown in [Figure 2-263](#) and described in [Table 2-294](#).

This register manages the TPTC\_1 clocks.

**Figure 2-263. CM\_ALWON\_TPTC1\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-294. CM\_ALWON\_TPTC1\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved



**2.9.14.51 CM\_ALWON\_TPTC2\_CLKCTRL Register (offset = 200h) [reset = 70000h]**

 CM\_ALWON\_TPTC2\_CLKCTRL is shown in [Figure 2-264](#) and described in [Table 2-295](#).

This register manages the TPTC\_2 clocks.

**Figure 2-264. CM\_ALWON\_TPTC2\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-295. CM\_ALWON\_TPTC2\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.52 CM\_ALWON\_TPTC3\_CLKCTRL Register (offset = 204h) [reset = 70000h]**

 CM\_ALWON\_TPTC3\_CLKCTRL is shown in [Figure 2-265](#) and described in [Table 2-296](#).

This register manages the TPTC\_3 clocks.

**Figure 2-265. CM\_ALWON\_TPTC3\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-296. CM\_ALWON\_TPTC3\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	
19	Reserved	R	0h	
18	STBYST	R	1h	Module standby status. 0x0(read) = Module is functional (not in standby) 0x1(read) = Module is in standby
17-16	IDLEST	R	2h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	ED7h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.53 CM\_ALWON\_SR\_0\_CLKCTRL Register (offset = 208h) [reset = 30000h]**

CM\_ALWON\_SR\_0\_CLKCTRL is shown in [Figure 2-266](#) and described in [Table 2-297](#).

This register manages the Smart reflex 0 clocks.

**Figure 2-266. CM\_ALWON\_SR\_0\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-297. CM\_ALWON\_SR\_0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.54 CM\_ALWON\_SR\_1\_CLKCTRL Register (offset = 20Ch) [reset = 30000h]**

 CM\_ALWON\_SR\_1\_CLKCTRL is shown in [Figure 2-267](#) and described in [Table 2-298](#).

This register manages the Smart reflex 1 clocks.

**Figure 2-267. CM\_ALWON\_SR\_1\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-298. CM\_ALWON\_SR\_1\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.55 CM\_ALWON\_SR\_2\_CLKCTRL Register (offset = 210h) [reset = 30000h]**

CM\_ALWON\_SR\_2\_CLKCTRL is shown in [Figure 2-268](#) and described in [Table 2-299](#).

This register manages the Smart reflex 2 clocks.

**Figure 2-268. CM\_ALWON\_SR\_2\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-299. CM\_ALWON\_SR\_2\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.56 CM\_ALWON\_SR\_3\_CLKCTRL Register (offset = 214h) [reset = 30000h]**

 CM\_ALWON\_SR\_3\_CLKCTRL is shown in [Figure 2-269](#) and described in [Table 2-300](#).

This register manages the Smart reflex 3 clocks.

**Figure 2-269. CM\_ALWON\_SR\_3\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-300. CM\_ALWON\_SR\_3\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.57 CM\_ALWON\_DCAN\_0\_1\_CLKCTRL Register (offset = 218h) [reset = 30000h]**

CM\_ALWON\_DCAN\_0\_1\_CLKCTRL is shown in [Figure 2-270](#) and described in [Table 2-301](#).

This register manages the DCAN\_0\_1 clocks.

**Figure 2-270. CM\_ALWON\_DCAN\_0\_1\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-301. CM\_ALWON\_DCAN\_0\_1\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.58 CM\_ALWON\_MMCHS\_0\_CLKCTRL Register (offset = 21Ch) [reset = 30000h]**

 CM\_ALWON\_MMCHS\_0\_CLKCTRL is shown in [Figure 2-271](#) and described in [Table 2-302](#).

This register manages the MMCHS\_0 clocks.

**Figure 2-271. CM\_ALWON\_MMCHS\_0\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-302. CM\_ALWON\_MMCHS\_0\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved




**2.9.14.59 CM\_ALWON\_MMCHS\_1\_CLKCTRL Register (offset = 220h) [reset = 30000h]**

CM\_ALWON\_MMCHS\_1\_CLKCTRL is shown in [Figure 2-272](#) and described in [Table 2-303](#).

This register manages the MMCHS\_1 clocks.

**Figure 2-272. CM\_ALWON\_MMCHS\_1\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 2-303. CM\_ALWON\_MMCHS\_1\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.60 CM\_ALWON\_MMCHS\_2\_CLKCTRL Register (offset = 224h) [reset = 30000h]**

 CM\_ALWON\_MMCHS\_2\_CLKCTRL is shown in [Figure 2-273](#) and described in [Table 2-304](#).

This register manages the MMCHS\_2 clocks.

**Figure 2-273. CM\_ALWON\_MMCHS\_2\_CLKCTRL Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-304. CM\_ALWON\_MMCHS\_2\_CLKCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

**2.9.14.61 CM\_ALWON\_CUST\_EFUSE\_CLKCTRL Register (offset = 228h) [reset = 30000h]**

CM\_ALWON\_CUST\_EFUSE\_CLKCTRL is shown in [Figure 2-274](#) and described in [Table 2-305](#).

This register manages the Customer Efuse clocks.

**Figure 2-274. CM\_ALWON\_CUST\_EFUSE\_CLKCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-305. CM\_ALWON\_CUST\_EFUSE\_CLKCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-19	Reserved	R	0h	
18	Reserved	R	0h	
17-16	IDLEST	R	0h	Module idle status. 0x0(read) = Module is fully functional, including OCP 0x1(read) = Module is performing transition: wakeup, or sleep, or sleep abortion 0x2(read) = Module is in Idle mode (only OCP part). It is functional if using separate functional clock 0x3(read) = Module is disabled and cannot be accessed
15-2	Reserved	R	64h	
1-0	MODULEMODE	R/W	0h	Control the way mandatory clocks are managed. 0x0(read-write) = Module is disable by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup). 0x1(read) = Reserved 0x2(read-write) = Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen. 0x3(read) = Reserved

### 2.9.15 PRM\_ALWON Registers

Table 2-306 lists the memory-mapped registers for the PRM\_ALWON. All register offset addresses not listed in Table 2-306 should be considered as reserved locations and the register contents should not be modified.

**Table 2-306. PRM\_ALWON REGISTERS**


Offset	Acronym	Register Name	Section
14h	RM_ALWON_RSTST		<a href="#">Section 2.9.15.1</a>

#### 2.9.15.1 RM\_ALWON\_RSTST Register (offset = 14h) [reset = 0h]

RM\_ALWON\_RSTST is shown in Figure 2-275 and described in Table 2-307.

This register logs the different reset sources of the ALWON domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]

**Figure 2-275. RM\_ALWON\_RSTST Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 2-307. RM\_ALWON\_RSTST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	Reserved	R	0h	
14-8	Reserved	R	0h	
7	ICECRUSHER_SEC_M3_RST	R/W	0h	Security SS Local M3 has been reset due to SECURITY SS ICECRUSHER reset event
6	ICECRUSHER_MPU_RST	R/W	0h	MPU Processor has been reset due to MPU ICECRUSHER1 reset event read-write 0 = No icecrusher reset read-write 1 = MPU Processor has been reset upon icecursher reset
5	EMULATION_MPU_RST	R/W	0h	MPU Processor has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module read-write 0 = No emulation reset read-write 1 = MPU Processor has been reset upon emulation reset
4	EMULATION_SEC_M3_RST	R/W	0h	Security SS local M3 has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module
3	Reserved	R	0h	
2	Reserved	R	0h	
1	Reserved	R	0h	
0	Reserved	R	0h	

## Control Module

---

---

This chapter provides information about the control module.

Topic	Page
<b>3.1 Control Module.....</b>	<b>592</b>
<b>3.2 CONTROL_MODULE Registers.....</b>	<b>593</b>

## 3.1 Control Module

This device contains a system-level control logic block. The control module includes status and control logic not addressed within the peripherals or the rest of the device infrastructure.

This module is the primary point of control for the following areas of the device:

- Functional I/O multiplexing
- Device status
- Static device configuration
- Reset isolation logic inside the chip control module
- Lock/unlock mechanism for section of MMR inside the chip control module

### 3.1.1 Control Module Register Overview

The device control module primarily implements a bank of registers accessible (read/write) by the software along with some read-only registers carrying status information.

Read/write registers can be divided into the following classes:

- Static device configuration registers (32-bit read/write registers for module specific configuration)
- Status and configuration registers
- Boot registers

**Note:** The following operating systems and devices are used interchangeably throughout this chapter:

- MPU and CORTEX-A8
- Ducati and Media Controller

### 3.1.2 Register Nomenclature and Access Attributes

A summary of the abbreviations and descriptive terms used to describe the control module registers is shown in [Table 3-1](#).

**Table 3-1. Register Nomenclature**

Value	Description
RO	Read Only. If a register is read only, writes to this register have no effect.
R/W	Read/Write. A register with this attribute can be read and written
R/W/L	Read/Write/Lock. A register with this attribute can be read, written, and Locked.
R/C	Read/Clear. A register bit with this attribute can be read and written. A write of 1 clears the bit to 0 but a write of 0 has no effect. The set bit will be cleared by hardware
R/WC	Read/Write Clear. A register bit with this attribute can be read and written. However, a write of a 1 clears (sets to 0) the corresponding bit and a write of a 0 has no effect. Sensitive to input rising edge after reset.
R/WC (level)	Read/Write Clear. A register bit with this attribute can be read and written. However, a write of a 1 clears (sets to 0) the corresponding bit and a write of a 0 has no effect. Sensitive to input high level after reset.
R/WO	Read/Write Once. A register bit with this attribute can be written to only once after power up. After the first write, the bit becomes read only.
R/S	Read/Set. A register bit with this attribute can be read and written. A write of 1 sets the bit to 1 but a write of 0 has no effect. The set bit will be cleared by hardware.
OCO	One Change Only. A register bit with this attribute can be read and written. However, only the first write of a value different from the reset value sets the register bit. After the first write, the bit becomes read only.
Reserved Bits	Some of the registers described in this section contain reserved bits. These bits are labeled "Reserved". Software must deal correctly with fields that are reserved. On reads, software must use appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On writes, software must ensure that the values of reserved bit positions are preserved. That is, the values of reserved bit positions must first be read, merged with the new values for other bit positions and then written back.


**Table 3-1. Register Nomenclature (continued)**

Value	Description
	Note the software does not need to perform read, merge, and write operations for the configuration address register.
Reserved Registers	In addition to reserved bits within a register, the control module contains address locations in the configuration space that are marked "Reserved". When a "Reserved" register location is read, a random value can be returned. ("Reserved" registers can be 8-, 16-, or 32-bit in size). Registers that are marked as "Reserved" must not be modified by system software.
	Writes to "Reserved" registers may cause system failure.
Default Value Upon Reset	Upon a Full Reset, the control module sets its internal configuration registers to predetermined default states.

**3.1.3 MMR\_LOCK Register (Locked/Unlocked States)**

Figure 3-1 shows the transition from locked to unlocked state for the MMR\_LOCK register.

**Figure 3-1. MMR\_LOCKx Transition from LOCKED/UNLOCKED State**



Note: Non-supervisor writes should not reach this register. Reads should always return the value P1 or P2, depending on the state.

**3.1.4 PINCNTLx**

Device-level pin multiplexing is controlled on a pin-by-pin basis by the MUXMODE bits of the PINCNTL1 – PINCNTL270 registers in this control module. The PINCNTLx registers' descriptions and functions can be found in the device data manual, *Pin Multiplexing Control* section.

**3.2 CONTROL\_MODULE Registers**

Table 3-2 lists the memory-mapped registers for the CONTROL\_MODULE. All register offset addresses not listed in Table 3-2 should be considered as reserved locations and the register contents should not be modified.

**Table 3-2. CONTROL\_MODULE REGISTERS**

Offset	Acronym	Register Name	Section
0h	CONTROL_REVISION	Revision	<a href="#">Section 3.2.1</a>
4h	CONTROL_HWINFO	Hardware Info	<a href="#">Section 3.2.2</a>
10h	CONTROL_SYSCONFIG	System Configuration	<a href="#">Section 3.2.3</a>
40h	CONTROL_STATUS	Status	<a href="#">Section 3.2.4</a>
44h	BOOTSTAT	Boot Status	<a href="#">Section 3.2.5</a>
60h	MMR_LOCK0	MMR Lock 0	<a href="#">Section 3.2.6</a>
64h	MMR_LOCK1	MMR Lock 1	<a href="#">Section 3.2.7</a>
68h	MMR_LOCK2	MMR Lock 2	<a href="#">Section 3.2.8</a>
6Ch	MMR_LOCK3	MMR Lock 3	<a href="#">Section 3.2.9</a>
70h	MMR_LOCK4	MMR Lock 4	<a href="#">Section 3.2.10</a>
100h	CONTROL_SEC_CTL	Security Control Register	<a href="#">Section 3.2.11</a>
468h	DEVOSC	Device Oscillator	<a href="#">Section 3.2.12</a>
46Ch	AUXOSC	Auxiliary Oscillator	<a href="#">Section 3.2.13</a>
480h	PCIE_CFG	PCIe Configuration	<a href="#">Section 3.2.14</a>
600h	DEVICE_ID	Device ID	<a href="#">Section 3.2.15</a>
604h	DEV_FEATURE	Device Feature	<a href="#">Section 3.2.16</a>
608h	INIT_PRIORITY_0	Initiator Priority 0	<a href="#">Section 3.2.17</a>
60Ch	INIT_PRIORITY_1	Initiator Priority 1	<a href="#">Section 3.2.18</a>
610h	MMU_CFG	MMU Configuration	<a href="#">Section 3.2.19</a>
614h	TPTC_CFG	EDMA3TC Configuration	<a href="#">Section 3.2.20</a>
620h	USB_CTRL0	USB0 Control 0	<a href="#">Section 3.2.21</a>
624h	USB_STS0	USB Status 0	<a href="#">Section 3.2.22</a>
628h	USB_CTRL1	USB Control 1	<a href="#">Section 3.2.23</a>
62Ch	USB_STS1	USB Status 1	<a href="#">Section 3.2.24</a>
630h	MAC_ID0_LO	Ethernet MAC ID0 Low	<a href="#">Section 3.2.25</a>
634h	MAC_ID0_HI	Ethernet MAC ID0 High	<a href="#">Section 3.2.26</a>
638h	MAC_ID1_LO	Ethernet Mac ID1 Low	<a href="#">Section 3.2.27</a>
63Ch	MAC_ID1_HI	Ethernet Mac ID1 High	<a href="#">Section 3.2.28</a>
640h	SW_REVISION	Software Revision	<a href="#">Section 3.2.29</a>
644h	DCAN_RAMINIT	DCAN RAM Init	<a href="#">Section 3.2.30</a>
650h	GMII_SEL	Ethernet GMII Select	<a href="#">Section 3.2.31</a>
654h	OCMEM_PWRDN	On Chip Memory Powerdown	<a href="#">Section 3.2.32</a>
65Ch	MEDIA_CONTROLLER_MEM_PWRDN	Media Controller Memory Powerdown	<a href="#">Section 3.2.33</a>
664h	PWMSS_CTRL	PWMSS Control	<a href="#">Section 3.2.34</a>
670h	SD_DAC_CTRL	SD DAC control	<a href="#">Section 3.2.35</a>
674h	SD_DAC0_CAL	SD DAC0 Calibrate	<a href="#">Section 3.2.36</a>
678h	SD_DAC1_CAL	SD DAC1 Calibrate	<a href="#">Section 3.2.37</a>
67Ch	SD_DAC0_REGCTRL	SD DAC0 Register Control	<a href="#">Section 3.2.38</a>
680h	SD_DAC0_REGSTATUS	SD DAC0 Register Status	<a href="#">Section 3.2.39</a>
684h	SD_DAC1_REGCTRL	SD DAC1 Register Control	<a href="#">Section 3.2.40</a>
688h	SD_DAC1_REGSTATUS	SD DAC1 Register Status	<a href="#">Section 3.2.41</a>
694h	EMIF_CLK_GATE	EMIF Clock Gate	<a href="#">Section 3.2.42</a>
69Ch	CONTROL_CAMERA_RX	Control Camera RX	<a href="#">Section 3.2.43</a>
6A0h	SMRT_CTRL	Smart Control	<a href="#">Section 3.2.44</a>
6A4h	MPU_HW_DBG_SEL	ARM Cortex A8 Hardware Debug Select	<a href="#">Section 3.2.45</a>
6A8h	MPU_HW_DBG_INFO	ARM Cortex A8 Hardware Debug Info	<a href="#">Section 3.2.46</a>



**Table 3-2. CONTROL\_MODULE REGISTERS (continued)**

Offset	Acronym	Register Name	Section
6B0h	PRCM_DEBUG_ALWON_DEFAULT	PRCM Debug Always On Default	<a href="#">Section 3.2.47</a>
6B4h	PRCM_DEBUG_PD_DOMAIN_STATUS	PRCM Debug PowerDown Domain Status	<a href="#">Section 3.2.48</a>
6D8h	PCIE_PLLCFG0	PCIE PLL Configuration 0	<a href="#">Section 3.2.49</a>
6DCh	PCIE_PLLCFG1	PCIE PLL Configuration 1	<a href="#">Section 3.2.50</a>
6E0h	PCIE_PLLCFG2	PCIE PLL Configuration 2	<a href="#">Section 3.2.51</a>
6E4h	PCIE_PLLCFG3	PCIE PLL Configuration 3	<a href="#">Section 3.2.52</a>
6E8h	PCIE_PLLCFG4	PCIE PLL Configuration 4	<a href="#">Section 3.2.53</a>
6ECh	PCIE_PLLSTATUS	PCIE PLL Status	<a href="#">Section 3.2.54</a>
6F0h	PCIE_RXSTATUS	PCIE RX Status	<a href="#">Section 3.2.55</a>
6F4h	PCIE_TXSTATUS	PCIE TX Status	<a href="#">Section 3.2.56</a>
720h	SATA_PLLCFG0	SATA PLL Configuration 0	<a href="#">Section 3.2.57</a>
724h	SATA_PLLCFG1	SATA PLL Configuration 1	<a href="#">Section 3.2.58</a>
728h	SATA_PLLCFG2	SATA PLL Configuration 2	<a href="#">Section 3.2.59</a>
72Ch	SATA_PLLCFG3	SATA PLL Configuration 3	<a href="#">Section 3.2.60</a>
730h	SATA_PLLCFG4	SATA PLL Configuration 4	<a href="#">Section 3.2.61</a>
734h	SATA_PLLSTATUS	SATA PLL Status	<a href="#">Section 3.2.62</a>
738h	SATA_RXSTATUS	SATA RX Status	<a href="#">Section 3.2.63</a>
73Ch	SATA_TXSTATUS	SATA TX Status	<a href="#">Section 3.2.64</a>
740h	SATA_TESTCFG	SATA Test Configuration	<a href="#">Section 3.2.65</a>
770h	VDD_MPU_OPP_050	VDD MPP OPP 50	<a href="#">Section 3.2.66</a>
774h	VDD_MPU_OPP_100	VDD MPU OPP 100	<a href="#">Section 3.2.67</a>
778h	VDD_MPU_OPP_120	VDD MPU OPP 120	<a href="#">Section 3.2.68</a>
77Ch	VDD_MPU_OPP_166	VDD MPU OPP 166	<a href="#">Section 3.2.69</a>
7A0h	VDD_HDVICP_OPP_050	VDD HDVICP OPP 050	<a href="#">Section 3.2.70</a>
7A4h	VDD_HDVICP_OPP_100	VDD HDVICP OPP 100	<a href="#">Section 3.2.71</a>
7A8h	VDD_HDVICP_OPP_120	VDD HDVICP OPP 120	<a href="#">Section 3.2.72</a>
7ACh	VDD_HDVICP_OPP_166	VDD HDVICP OPP 166	<a href="#">Section 3.2.73</a>
7B8h	VDD_CORE_OPP_050	VDD CORE OPP 050	<a href="#">Section 3.2.74</a>
7BCh	VDD_CORE_OPP_100	VDD CORE OPP 100	<a href="#">Section 3.2.75</a>
7C0h	VDD_CORE_OPP_120	VDD CORE OPP 120	<a href="#">Section 3.2.76</a>
7C4h	VDD_CORE_OPP_166	VDD CORE OPP 166	<a href="#">Section 3.2.77</a>
7D0h	BB_SCALE	BB SCALE	<a href="#">Section 3.2.78</a>
7F4h	USB_VID_PID	USB VID PID	<a href="#">Section 3.2.79</a>
7F8h	PCIE_VID_PID	PCIE VID PID	<a href="#">Section 3.2.80</a>
800h	PINCTRL	PINCTRL	<a href="#">Section 3.2.81</a>
E00h	CQDETECT_STATUS	Status of IO voltage (1.8 or 3.3) of the IO voltage domain	<a href="#">Section 3.2.82</a>
E04h	DDR0_IO_CTRL	DDR0 IO control register	<a href="#">Section 3.2.83</a>
E08h	DDR1_IO_CTRL	DDR1 IO control register	<a href="#">Section 3.2.84</a>
E0Ch	DDR_VTP_CTRL_0	DDR VTP0 control register	<a href="#">Section 3.2.85</a>
E10h	DDR_VTP_CTRL_1	DDR VTP1 control register	<a href="#">Section 3.2.86</a>
E14h	VREF_CTRL	Vref control register	<a href="#">Section 3.2.87</a>
E24h	SERDES_REFCLK_CTL	SerDes Refclk powerdown Control	<a href="#">Section 3.2.88</a>
F54h	Media_Controller_INTMUX_0_3	Media Controller INTMUX 0 thru 3	<a href="#">Section 3.2.89</a>
F58h	Media_Controller_INTMUX_4_7	Media Controller INTMUX 4 thru 7	<a href="#">Section 3.2.90</a>
F5Ch	Media_Controller_INTMUX_8_11	Media Controller INTMUX 8 thru 11	<a href="#">Section 3.2.91</a>

**Table 3-2. CONTROL\_MODULE REGISTERS (continued)**

Offset	Acronym	Register Name	Section
F60h	Media_Controller_INTMUX_12_15	Media Controller INTMUX 12 thru 15	<a href="#">Section 3.2.92</a>
F64h	Media_Controller_INTMUX_16_19	Media Controller INTMUX 16 thru 19	<a href="#">Section 3.2.93</a>
F68h	Media_Controller_INTMUX_20_23	Media Controller INTMUX 20 thru 23	<a href="#">Section 3.2.94</a>
F6Ch	Media_Controller_INTMUX_24_27	Media Controller INTMUX 24 thru 27	<a href="#">Section 3.2.95</a>
F70h	Media_Controller_INTMUX_28_31	Media Controller INTMUX 28 thru 31	<a href="#">Section 3.2.96</a>
F74h	Media_Controller_INTMUX_32_35	Media Controller INTMUX 32 thru 35	<a href="#">Section 3.2.97</a>
F78h	Media_Controller_INTMUX_36_39	Media Controller INTMUX 36 thru 39	<a href="#">Section 3.2.98</a>
F7Ch	Media_Controller_INTMUX_40_43	Media Controller INTMUX 40 thru 43	<a href="#">Section 3.2.99</a>
F80h	Media_Controller_INTMUX_44_47	Media Controller INTMUX 44 thru 47	<a href="#">Section 3.2.100</a>
F84h	Media_Controller_INTMUX_48_51	Media Controller INTMUX 48 thru 51	<a href="#">Section 3.2.101</a>
F88h	Media_Controller_INTMUX_52_55	Media Controller INTMUX 52 thru 55	<a href="#">Section 3.2.102</a>
F8Ch	Media_Controller_INTMUX_56	Media Controller INTMUX 56	<a href="#">Section 3.2.103</a>
F90h	EDMA3CC_EVTMUX_0_3	EDMA3CC EVTMUX 0 thru 3	<a href="#">Section 3.2.104</a>
F94h	EDMA3CC_EVTMUX_4_7	EDMA3CC EVTMUX 4 thru 7	<a href="#">Section 3.2.105</a>
F98h	EDMA3CC_EVTMUX_8_11	EDMA3CC EVTMUX 8 thru 11	<a href="#">Section 3.2.106</a>
F9Ch	EDMA3CC_EVTMUX_12_15	EDMA3CC EVTMUX 12 thru 15	<a href="#">Section 3.2.107</a>
FA0h	EDMA3CC_EVTMUX_16_19	EDMA3CC EVTMUX 16 thru 19	<a href="#">Section 3.2.108</a>
FA4h	EDMA3CC_EVTMUX_20_23	EDMA3CC EVTMUX 20 thru 23	<a href="#">Section 3.2.109</a>
FA8h	EDMA3CC_EVTMUX_24_27	EDMA3CC EVTMUX 24 thru 27	<a href="#">Section 3.2.110</a>
FACH	EDMA3CC_EVTMUX_28_31	EDMA3CC EVTMUX 28 thru 31	<a href="#">Section 3.2.111</a>
FB0h	EDMA3CC_EVTMUX_32_35	EDMA3CC EVTMUX 32 thru 35	<a href="#">Section 3.2.112</a>
FB4h	EDMA3CC_EVTMUX_36_39	EDMA3CC EVTMUX 36 thru 39	<a href="#">Section 3.2.113</a>
FB8h	EDMA3CC_EVTMUX_40_43	EDMA3CC EVTMUX 40 thru 43	<a href="#">Section 3.2.114</a>
FBCh	EDMA3CC_EVTMUX_44_47	EDMA3CC EVTMUX 44 thru 47	<a href="#">Section 3.2.115</a>
FC0h	EDMA3CC_EVTMUX_48_51	EDMA3CC EVTMUX 48 thru 51	<a href="#">Section 3.2.116</a>
FC4h	EDMA3CC_EVTMUX_52_55	EDMA3CC EVTMUX 52 thru 55	<a href="#">Section 3.2.117</a>
FC8h	EDMA3CC_EVTMUX_56_59	EDMA3CC EVTMUX 56 thru 59	<a href="#">Section 3.2.118</a>
FCCh	EDMA3CC_EVTMUX_60_63	EDMA3CC EVTMUX 60 thru 63	<a href="#">Section 3.2.119</a>
FD0h	TIMER_EVTCAPT	TIMER EVT Capture	<a href="#">Section 3.2.120</a>
FD4h	GPIO_MUX	GPIO MUX	<a href="#">Section 3.2.121</a>
FDCh	ECAP_EVT_CAPT	ECAP EVT Capture	<a href="#">Section 3.2.122</a>
1000h	RESET_ISO	RESET ISO	<a href="#">Section 3.2.123</a>
1300h	HDMI_PHY_CTRL	HDMI PHY CTRL	<a href="#">Section 3.2.124</a>
1318h	DCAN_RX_CNTRL	DCAN RX Control	<a href="#">Section 3.2.125</a>
131Ch	SMA1	SMA1	<a href="#">Section 3.2.126</a>
1348h	RTC_IDLE	RTC IDLE	<a href="#">Section 3.2.127</a>
1600h	MPU_INTMUX_11_8	MPU INTMUX 11 8	<a href="#">Section 3.2.128</a>
1604h	MPU_INTMUX_15_12	MPU INTMUX 15 12	<a href="#">Section 3.2.129</a>
1608h	MPU_INTMUX_19_16	MPU INTMUX 19 16	<a href="#">Section 3.2.130</a>
160Ch	MPU_INTMUX_23_20	MPU INTMUX 23 20	<a href="#">Section 3.2.131</a>
1610h	MPU_INTMUX_27_24	MPU INTMUX 27 24	<a href="#">Section 3.2.132</a>
1614h	MPU_INTMUX_31_28	MPU INTMUX 31 28	<a href="#">Section 3.2.133</a>
1618h	MPU_INTMUX_35_32	MPU INTMUX 35 32	<a href="#">Section 3.2.134</a>
161Ch	MPU_INTMUX_39_36	MPU INTMUX 39 36	<a href="#">Section 3.2.135</a>
1620h	MPU_INTMUX_43_40	MPU INTMUX 43 40	<a href="#">Section 3.2.136</a>
1624h	MPU_INTMUX_47_44	MPU INTMUX 47 44	<a href="#">Section 3.2.137</a>
1628h	MPU_INTMUX_51_48	MPU INTMUX 51 48	<a href="#">Section 3.2.138</a>

**Table 3-2. CONTROL\_MODULE REGISTERS (continued)**


Offset	Acronym	Register Name	Section
162Ch	MPU_INTMUX_55_52	MPU INTMUX 55 52	<a href="#">Section 3.2.139</a>
1630h	MPU_INTMUX_59_56	MPU INTMUX 59 56	<a href="#">Section 3.2.140</a>
1634h	MPU_INTMUX_63_60	MPU INTMUX 63 60	<a href="#">Section 3.2.141</a>
1638h	MPU_INTMUX_67_64	MPU INTMUX 67 64	<a href="#">Section 3.2.142</a>
163Ch	MPU_INTMUX_71_68	MPU INTMUX 71 68	<a href="#">Section 3.2.143</a>
1640h	MPU_INTMUX_75_72	MPU INTMUX 75 72	<a href="#">Section 3.2.144</a>
1644h	MPU_INTMUX_79_76	MPU INTMUX 79 76	<a href="#">Section 3.2.145</a>
1648h	MPU_INTMUX_83_80	MPU INTMUX 83 80	<a href="#">Section 3.2.146</a>
164Ch	MPU_INTMUX_87_84	MPU INTMUX 87 84	<a href="#">Section 3.2.147</a>
1650h	MPU_INTMUX_91_88	MPU INTMUX 91 88	<a href="#">Section 3.2.148</a>
1654h	MPU_INTMUX_95_92	MPU INTMUX 95 92	<a href="#">Section 3.2.149</a>
1658h	MPU_INTMUX_99_96	MPU INTMUX 99 96	<a href="#">Section 3.2.150</a>
165Ch	MPU_INTMUX_103_100	MPU INTMUX 103 100	<a href="#">Section 3.2.151</a>
1660h	MPU_INTMUX_107_104	MPU INTMUX 107 104	<a href="#">Section 3.2.152</a>
1664h	MPU_INTMUX_111_108	MPU INTMUX 111 108	<a href="#">Section 3.2.153</a>
1668h	MPU_INTMUX_115_112	MPU INTMUX 115 112	<a href="#">Section 3.2.154</a>
166Ch	MPU_INTMUX_119_116	MPU INTMUX 119 116	<a href="#">Section 3.2.155</a>
1670h	MPU_INTMUX_123_120	MPU INTMUX 123 120	<a href="#">Section 3.2.156</a>
1674h	MPU_INTMUX_127_124	MPU INTMUX 127 124	<a href="#">Section 3.2.157</a>
16C0h	INITIATOR_PRIO_0	INITIATOR PRIO 0	<a href="#">Section 3.2.158</a>
16C4h	INITIATOR_PRIO_1	INITIATOR PRIO 1	<a href="#">Section 3.2.159</a>
16C8h	INITIATOR_PRIO_2	INITIATOR PRIO 2	<a href="#">Section 3.2.160</a>
16CCh	INITIATOR_PRIO_3	INITIATOR PRIO 3	<a href="#">Section 3.2.161</a>
16D0h	INITIATOR_PRIO_4	INITIATOR PRIO 4	<a href="#">Section 3.2.162</a>
16E0h	DEV_FEATURE_2	DEV FEATURE 2	<a href="#">Section 3.2.163</a>
16F0h	DMAOBS	DMAOBS	<a href="#">Section 3.2.164</a>
16F4h	INTOBS	INTOBS	<a href="#">Section 3.2.165</a>
1700h	DTC0_CTRL	DTC0 CTRL	<a href="#">Section 3.2.166</a>
1704h	DTC1_CTRL	DTC1 CTRL	<a href="#">Section 3.2.167</a>
1708h	DTC0_LOAD0	DTC0 LOAD0	<a href="#">Section 3.2.168</a>
170Ch	DTC0_LOAD1	DTC0 LOAD1	<a href="#">Section 3.2.169</a>
1710h	DTC0_LOAD2	DTC0 LOAD2	<a href="#">Section 3.2.170</a>
1714h	DTC0_LOAD3	DTC0 LOAD3	<a href="#">Section 3.2.171</a>
1718h	DTC1_LOAD0	DTC1 LOAD0	<a href="#">Section 3.2.172</a>
171Ch	DTC1_LOAD1	DTC1 LOAD1	<a href="#">Section 3.2.173</a>
1720h	DTC1_LOAD2	DTC1 LOAD2	<a href="#">Section 3.2.174</a>
1724h	DTC1_LOAD3	DTC1 LOAD3	<a href="#">Section 3.2.175</a>
1750h	PRUSS_INTMUX_35_32	PRUSS INT MUX 35 32	<a href="#">Section 3.2.176</a>
1754h	PRUSS_INTMUX_39_36	PRUSS INT MUX 39 36	<a href="#">Section 3.2.177</a>
1758h	PRUSS_INTMUX_43_40	PRUSS INT MUX 43 40	<a href="#">Section 3.2.178</a>
175Ch	PRUSS_INTMUX_47_44	PRUSS INT MUX 47 44	<a href="#">Section 3.2.179</a>
1760h	PRUSS_INTMUX_51_48	PRUSS INT MUX 51 48	<a href="#">Section 3.2.180</a>
1764h	PRUSS_INTMUX_55_52	PRUSS INT MUX 55 52	<a href="#">Section 3.2.181</a>
1768h	PRUSS_INTMUX_59_56	PRUSS INT MUX 59 56	<a href="#">Section 3.2.182</a>
176Ch	PRUSS_INTMUX_63_60	PRUSS INT MUX 63 60	<a href="#">Section 3.2.183</a>
1780h	CHIP_HW_DBG_SEL	CHIP HW DBG SEL	<a href="#">Section 3.2.184</a>

### 3.2.1 CONTROL\_REVISION Register (offset = 0h) [reset = 4E8C0100h]

CONTROL\_REVISION is shown in Figure 3-2 and described in Table 3-3.

This register contains the revision number of the Control module.

**Figure 3-2. CONTROL\_REVISION Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-3. CONTROL\_REVISION Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-30	IP_REV_SCHEME	R	1h	TI defined read 1 = Highlander 0.8 scheme
29-28	Reserved	R	0h	Reserved.
27-16	IP_REV_FUNC	R	E8Ch	Function ID
15-11	IP_REV_RTL	R	0h	RTL Version (R)
10-8	IP_REV_MAJOR	R	1h	Major Revision (X)
7-6	IP_REV_CUSTOM	R	0h	Custom version (C) read 0 = Non custom (standard) revision
5-0	IP_REV_MINOR	R	0h	Minor Revision (Y)

### 3.2.2 CONTROL\_HWINFO Register (offset = 4h) [reset = 0h]

CONTROL\_HWINFO is shown in [Figure 3-3](#) and described in [Table 3-4](#).

This register contains information about the module hardware configuration - not used on this device.

**Figure 3-3. CONTROL\_HWINFO Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-4. CONTROL\_HWINFO Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	IP_HWINFO	R	0h	IP Module dependent

### 3.2.3 CONTROL\_SYSCONFIG Register (offset = 10h) [reset = CAh]

CONTROL\_SYSCONFIG is shown in Figure 3-4 and described in Table 3-5.

This register controls standard powerdown and emulation related functionality.

**Figure 3-4. CONTROL\_SYSCONFIG Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-5. CONTROL\_SYSCONFIG Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Reserved	R	0h	
5-4	STANDBY	R	Ah	Configure local initiator state management. Reserved in Control Module since it has no local initiator. read 0 = Force Standby read 1 = No Standby Mode read 2 = Smart Standby read 3 = Smart Standby wakeup capable
3-2	IDLEMODE	R/W	Ah	Configure local target state management 00 Force Idle 01 No Idle 10 Smart Idle 11 Smart Idle wakeup capable read-write 0 = Force Idle read-write 1 = No Idle read-write 2 = Smart Idle read-write 3 = Smart Idle wakeup capable
1	FREEEMU	R	1h	Sensitivity to Emulation suspend input. 0 Module is sensitive to EMU suspend 1 Module not sensitive to EMU suspend read 0 = Module is sensitive to EMU suspend read 1 = Module not sensitive to EMU suspend
0	Reserved	R	0h	

### 3.2.4 CONTROL\_STATUS Register (offset = 40h) [reset = 0h]

CONTROL\_STATUS is shown in [Figure 3-5](#) and described in [Table 3-6](#).

This register reflects the system boot and the device type configuration values as sampled when the power-on reset (PORz) or warm reset (RESETz) signals are deasserted.

**Figure 3-5. CONTROL\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-6. CONTROL\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	Reserved	R	0h	Read returns 0
26	BOOT_11	R/W	0h	RSTOUT latch configuration. The default value comes from BOOT[11] pins Reset value: from BOOT11 pins 0 RSTOUT only outputs OR of the 3 WD Timer reset output 1 RSTOUT outputs combination of 3WD timer reset output + PRCM output read-write 0 = RSTOUT only outputs OR of the 3 WD Timer reset output read-write 1 = RSTOUT outputs combination of 3WD timer reset output + PRCM output
25	BOOT_10	R/W	0h	Read customer programmable IDs from efuse for PCIe/USB and NAND ROM. The default value comes from BOOT[10] pins
24-20	BOOT_9_5	R/W	0h	These registers are for future ROM code usage. The details will be published with the ROM code spec. Reset value : From BOOT[9:5]
19-18	ADMUX	R/W	0h	GPMC CS0 Default Address Muxing. The default value comes from BOOT[13:14] pins GPMC CS0 Default Address Muxing 00 No Addr/Data Muxing 01 Addr/Data Muxing 10 Addr/Addr/Data Muxing 11 Reserved read-write 0 = No Addr/Data Muxing read-write 1 = Addr/Data Muxing read-write 2 = Addr/Addr/Data Muxing read-write 3 = Reserved
17	WAITEN	R/W	0h	GPMC CS0 Default Wait Enable. The default value comes from BOOT[15] pins read-write 0 = Ignore WAIT input read-write 1 = Use WAIT input
16	BW	R/W	0h	GPMC CS0 Default Bus Width. The default value comes from BOOT[12] pins read-write 0 = 8-bit data bus read-write 1 = 16-bit data bus
15-11	Reserved	R	0h	Read returns 0

**Table 3-6. CONTROL\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10-8	DEVTYPE	R	0h	Device Type read 0 = Test read 1 = EMUL read 2 = HSL read 3 = GP read 4 = Bad read 5 = HS read 6 = EMU read 7 = Bad
7-5	Reserved	R	0h	Read returns 0
4-0	SYSBOOT	R/W	0h	System Boot Type. The default value comes from BOOT[4:0] pins




**3.2.5 BOOTSTAT Register (offset = 44h) [reset = 0h]**

BOOTSTAT is shown in [Figure 3-6](#) and described in [Table 3-7](#).

This register indicates the status of the device boot process

**Figure 3-6. BOOTSTAT Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-7. BOOTSTAT Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-20	Reserved	R	0h	Read returns 0
19-16	BOOTERR	R/W	0h	Boot Error The exact meaning of the various error codes will be determined by the bootloader software. read-write 0 = 0000 = No Boot Error read-write 1 = Bootloader detected boot error
15-1	Reserved	R	0h	Read returns 0
0	BC	R/W	0h	Boot Complete. This bit may be optionally set by a host boot device to indicate that it has finished loading code. The Host ARM can poll this bit to determine whether to continue the boot process read-write 0 = Host has not completed boot seq. read-write 1 = Host boot sequence is complete

### 3.2.6 MMR\_LOCK0 Register (offset = 60h) [reset = 1A1C8144h]

MMR\_LOCK0 is shown in [Figure 3-7](#) and described in [Table 3-8](#).

The MMR\_LOCKx Register is used to allow/block writes to the registers in a given address range of the Control Module. The register has 2 states LOCKED and UNLOCKED. When LOCKED, writes to the corresponding address range are blocked. When UNLOCKED, writes the corresponding address range are allowed. Reads are always allowed, regardless of the LOCKED versus UNLOCKED state.

**Figure 3-7. MMR\_LOCK0 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-8. MMR\_LOCK0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	MMR_LOCK0	R/W	1982FC6Ch	Lock/Unlock register for region 0x0400 - 0x05FF read-write 438075716 = All writes to 0x0400 - 0x05FF is blocked. read-write 804367403 = All writes to 0x0400 - 0x05FF is allowed.

### 3.2.7 MMR\_LOCK1 Register (offset = 64h) [reset = FDF45530h]

MMR\_LOCK1 is shown in [Figure 3-8](#) and described in [Table 3-9](#).

The MMR\_LOCKx Register is used to allow/block writes to the registers in a given address range of the Control Module. The register has 2 states LOCKED and UNLOCKED. When LOCKED, writes to the corresponding address range are blocked. When UNLOCKED, writes the corresponding address range are allowed. Reads are always allowed, regardless of the LOCKED versus UNLOCKED state.

**Figure 3-8. MMR\_LOCK1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-9. MMR\_LOCK1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	MMR_LOCK1	R/W	FA578708h	Lock/Unlock register for region 0x0600 - 0x07FF read-write 4149738944 = All writes to 0x0600 - 0x07FF is allowed. read-write 4260648240 = All writes to 0x0600 - 0x07FF is blocked.

### 3.2.8 MMR\_LOCK2 Register (offset = 68h) [reset = 1AE6E320h]

MMR\_LOCK2 is shown in [Figure 3-9](#) and described in [Table 3-10](#).

The MMR\_LOCKx Register is used to allow/block writes to the registers in a given address range of the Control Module. The register has 2 states LOCKED and UNLOCKED. When LOCKED, writes to the corresponding address range are blocked. When UNLOCKED, writes the corresponding address range are allowed. Reads are always allowed, regardless of the LOCKED versus UNLOCKED state.

**Figure 3-9. MMR\_LOCK2 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-10. MMR\_LOCK2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	MMR_LOCK2	R/W	17E6ED50h	Lock/Unlock register for region 0x0800 - 0x0FFF read-write 451339040 = All writes to 0x0800 - 0x0FFF is blocked. read-write 3803986541 = All writes to 0x0800 - 0x0FFF is allowed.

### 3.2.9 MMR\_LOCK3 Register (offset = 6Ch) [reset = 2FFA927Ch]

MMR\_LOCK3 is shown in [Figure 3-10](#) and described in [Table 3-11](#).

The MMR\_LOCKx Register is used to allow/block writes to the registers in a given address range of the Control Module. The register has 2 states LOCKED and UNLOCKED. When LOCKED, writes to the corresponding address range are blocked. When UNLOCKED, writes the corresponding address range are allowed. Reads are always allowed, regardless of the LOCKED versus UNLOCKED state.

**Figure 3-10. MMR\_LOCK3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-11. MMR\_LOCK3 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	MMR_LOCK3	R/W	2968h	Lock/Unlock register for region 0x1000 - 0x12FF read-write 515838749 = All writes to 0x1000 - 0x12FF is allowed. read-write 804950652 = All writes to 0x1000 - 0x12FF is blocked.

### 3.2.10 MMR\_LOCK4 Register (offset = 70h) [reset = 143F832Ch]

MMR\_LOCK4 is shown in [Figure 3-11](#) and described in [Table 3-12](#).

The MMR\_LOCKx Register is used to allow/block writes to the registers in a given address range of the Control Module. The register has 2 states LOCKED and UNLOCKED. When LOCKED, writes to the corresponding address range are blocked. When UNLOCKED, writes the corresponding address range are allowed. Reads are always allowed, regardless of the LOCKED versus UNLOCKED state.

**Figure 3-11. MMR\_LOCK4 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-12. MMR\_LOCK4 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	MMR_LOCK4	R/W	1C0B5A4h	Lock/Unlock register for region 0x1300 - 0x17FF read-write 339706668 = All writes to 0x1300 - 0x17FF is blocked. read-write 1865817605 = All writes to 0x1300 - 0x17FF is allowed.

### 3.2.11 CONTROL\_SEC\_CTL Register (offset = 100h) [reset = 1Bh]

CONTROL\_SEC\_CTL is shown in [Figure 3-12](#) and described in [Table 3-13](#).

This register is used to enable Watch Dog Timer 0 (WDT0)

**Figure 3-12. CONTROL\_SEC\_CTL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-13. CONTROL\_SEC\_CTL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Reserved	R/W	0h	
30	Reserved	R	0h	
29-5	Reserved	R	0h	
4	Reserved	R/W	0h	
3	WDT0OpDisable	R/W	0h	Watch Dog Timer disable - defaults to disabled. Must be written to 0 to make the WDT0 watchdog start running. Once a 0 is written to this bit, it cannot be changed again. Reads will always return 0 and the watchdog timer will continue running. read-write 0 = Enabled : Watchdog timer is running. read-write 1 = Disabled : Watchdog timer is frozen.
2	Reserved	R	0h	
1	Reserved	R	0h	
0	Reserved	R	0h	

### 3.2.12 DEVOSC Register (offset = 468h) [reset = 0h]

DEVOSC is shown in [Figure 3-13](#) and described in [Table 3-14](#).

This register controls the DEVOSC oscillator circuit. This register should normally not be programmed by the application.

**Figure 3-13. DEVOSC Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-14. DEVOSC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	RESELECT	R/W	0h	Internal feedback resistor usage read-write 0 = Use internal feedback resistor.




### 3.2.13 AUXOSC Register (offset = 46Ch) [reset = 2h]

AUXOSC is shown in [Figure 3-14](#) and described in [Table 3-15](#).

This register controls the AUXOSC oscillator circuit, and can be used to disable the AUXOSC (along with the DEEPSLEEP\_CTRL register.) Refer to the Oscillator section of the PRCM chapter.

**Figure 3-14. AUXOSC Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-15. AUXOSC Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-4	Reserved	R	0h	Reserved
3	GZ	R/W	0h	Set to 1 to disable the oscillator
2	SW2	R/W	0h	0 (select 15-35 MHz range)
1	SW1	R/W	0h	1 (select 15-35 MHz range)
0	RESELECT	R/W	0h	Internal feedback resistor usage read-write 0 = Use internal feedback resistor.

### 3.2.14 PCIE\_CFG Register (offset = 480h) [reset = 0h]

PCIE\_CFG is shown in [Figure 3-15](#) and described in [Table 3-16](#).

This register is used to control the PCIE Device Type, and provides an override for SERDES termination.

**Figure 3-15. PCIE\_CFG Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-16. PCIE\_CFG Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	PCIE_TERM_ENABLE	R/W	0h	PCIE Termination override enable
30-28	PCIE_TERM_VALUE	R/W	0h	PCIE Termination override
27-2	Reserved	R	0h	Reserved for future use, driven low.
1-0	PCIDEVTYPE	R/W	0h	PCIe Device Type. Should be valid before releasing reset to PCIe. read-write 0 = EP (Endpoint) read-write 1 = Legacy Endpoint read-write 2 = Root Complex

### 3.2.15 DEVICE\_ID Register (offset = 600h) [reset = B8F202Eh]

DEVICE\_ID is shown in [Figure 3-16](#) and described in [Table 3-17](#).

The DEVICE\_ID register contains a software readable version of the device JTAG ID. Software can use this register to determine the version of the device on which it is executing.

**Figure 3-16. DEVICE\_ID Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-17. DEVICE\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	DEVREV	R	0h	Device revision. Default value comes from Efuse.
27-12	PARTNUM	R	5h	Device part number (unique JTAG ID)
11-1	MFGR	R	118h	Manufacturer JTAG ID
0	Reserved	R	0h	Reserved - always 1

### 3.2.16 DEV\_FEATURE Register (offset = 604h) [reset = 0h]

DEV\_FEATURE is shown in Figure 3-17 and described in Table 3-18.

This register reflects the capabilities of the device.

Figure 3-17. DEV\_FEATURE Register

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	HDVICP0	FDIF	ISP5	CSI2
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
PCIe	SATA0	HDMI	CUST_1500	Reserved	Reserved	ATL	HDCOMP
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	14	13	12	11	10	9	8
Reserved	Reserved	Reserved	SEC_AES	SEC_DES	SEC_PKA	SEC_RNG	SEC_SHA
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	ThreeCC	VIP2	GMI11_RMII1	MACROV
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 3-18. DEV\_FEATURE Register Field Descriptions

Bit	Field	Type	Reset	Description
31	Reserved	R	0h	Reserved
30	Reserved	R	0h	Reserved
29	Reserved	R	0h	Reserved
28	Reserved	R	0h	Reserved
27	HDVICP0	R	0h	HD-VICP0 Co-Processing Engine (HDVICP) Enabled. Reset value: from eFuse
26	FDIF	R	0h	Face Detect Enable. Reset value: from eFuse
25	ISP5	R	0h	ISP5 Pin Enable (called cam_disable in Ch3 and ISP5 Pin Disable in efuse xls).Reset value: from eFuse
24	CSI2	R	0h	CSI2 Enabled. Reset value: from eFuse
23	PCIe	R	0h	PCIe Enabled
22	SATA0	R	0h	SATA0 Enabled. Reset value: from eFuse
21	HDMI	R	0h	HDMI Enabled. Reset value: from eFuse
20	CUST_1500	R	0h	Customer Efuse 1500 Enable
19	Reserved	R	0h	Reserved
18	Reserved	R	0h	Reserved
17	ATL	R	0h	ATL Enabled
16	HDCOMP	R	0h	HD COMP Disabled
15	Reserved	R	0h	Reserved
14	Reserved	R	0h	Reserved
13	Reserved	R	0h	Reserved
12	SEC_AES	R	0h	Security Subsystem AES Ciphers Enabled When set indicates that the SecuritySS Cipher block (AES) is enabled. Reset value: from eFuse
11	SEC_DES	R	0h	Security Subsystem DES Ciphers Enabled When set indicates that the SecuritySS Cipher block (DES) is enabled. Reset value: from eFuse

**Table 3-18. DEV\_FEATURE Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
10	SEC_PKA	R	0h	Security Subsystem Secure Feature (PKA) Enabled When set indicates that the SecuritySS advanced security features (PKA) are enabled. Reset value: from eFuse
9	SEC_RNG	R	0h	Security Subsystem Secure Feature (RNG) Enabled When set indicates that the SecuritySS advanced security features (RNG) are enabled. Reset value: from eFuse
8	SEC_SHA	R	0h	Security Subsystem Secure Feature (SHA) Enabled When set indicates that the SecuritySS advanced security features (SHA) are enabled. Reset value: from eFuse
7	Reserved	R	0h	Reset value: from eFuse
6	Reserved	R	0h	Reserved
5	Reserved	R	0h	Reserved
4	Reserved	R	0h	Reserved
3	ThreeCC	R	0h	3CC mode Enabled.
2	VIP2	R	0h	VIP2 enabled
1	GMII1_RMII1	R	0h	GMII1/RMII1 Enabled
0	MACROV	R	0h	Macrovision Enabled

### 3.2.17 INIT\_PRIORITY\_0 Register (offset = 608h) [reset = 0h]

INIT\_PRIORITY\_0 is shown in [Figure 3-18](#) and described in [Table 3-19](#).

This register configures the infrastructure pressure input for L3 initiators to control arbitration within the interconnect. Valid values are 0x0 (lowest), 0x1 (middle), 0x3 (highest) for each bitfield.

**Figure 3-18. INIT\_PRIORITY\_0 Register**

31	30	29	28	27	26	25	24
TCWR3		TCRD3		TCWR2		TCRD2	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
23	22	21	20	19	18	17	16
TCWR1		TCRD1		TCWR0		TCRD0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8
P1500		BitBlt		DSS1		DSS0	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
MMU		Reserved		Reserved		HOST_ARM	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-19. INIT\_PRIORITY\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	TCWR3	R/W	0h	TPTC 3 Write Port initiator priority
29-28	TCRD3	R/W	0h	TPTC 3 Read Port initiator priority
27-26	TCWR2	R/W	0h	TPTC 2 Write Port initiator priority
25-24	TCRD2	R/W	0h	TPTC 2 Read Port initiator priority
23-22	TCWR1	R/W	0h	TPTC 1 Write Port initiator priority
21-20	TCRD1	R/W	0h	TPTC 1 Read Port initiator priority
19-18	TCWR0	R/W	0h	TPTC 0 Write Port initiator priority
17-16	TCRD0	R/W	0h	TPTC 0 Read Port initiator priority
15-14	P1500	R/W	0h	P1500 Port Initiator priority
13-12	BitBlt	R/W	0h	BitBlt (MMU) Port Initiator priority
11-10	DSS1	R/W	0h	Display Subsystem Port 1 initiator priority
9-8	DSS0	R/W	0h	Display Subsystem Port 0 initiator priority
7-6	MMU	R/W	0h	System MMU initiator priority
5-4	Reserved	R/W	0h	Reserved. Do not overwrite default value.
3-2	Reserved	R/W	0h	Reserved. Do not overwrite default value.
1-0	HOST_ARM	R/W	0h	Host Cortex A8 initiator priority

### 3.2.18 INIT\_PRIORITY\_1 Register (offset = 60Ch) [reset = 0h]

INIT\_PRIORITY\_1 is shown in [Figure 3-19](#) and described in [Table 3-20](#).

This register configures the infrastructure pressure input for L3 initiators to control arbitration within the interconnect. Valid values are 0x0 (lowest), 0x1 (middle), 0x3 (highest) for each bit field.

**Figure 3-19. INIT\_PRIORITY\_1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-20. INIT\_PRIORITY\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	FDIF	R/W	0h	FDIF initiator priority
29-28	Reserved	R/W	0h	Reserved. Do not overwrite default value.
27-26	HDVICP	R/W	0h	HDVICP initiator priority
25-24	DEBUG	R/W	0h	Debug Subsystem initiator priority
23-22	EXP	R/W	0h	Expansion Slot Port initiator priority
21-20	Reserved	R/W	0h	Reserved. Do not overwrite default value.
19-18	Reserved	R	0h	Reserved
17-16	PCIE	R/W	0h	PCIE initiator priority
15-14	DSS_CTLR	R/W	0h	DSS Controller (Media Controller) initiator priority
13-12	SECURITYSS	R/W	0h	Security Subsystem initiator priority
11-10	Reserved	R	0h	Reserved
9-8	SATA	R/W	0h	SATA initiator priority
7-6	USB_QMGR	R/W	0h	USB Queue Manager initiator priority
5-4	USB_DMA	R/W	0h	USB DMA port initiator priority
3-2	Reserved	R	0h	Reserved
1-0	ThreePGSW	R/W	0h	3PGSW initiator priority

**3.2.19 MMU\_CFG Register (offset = 610h) [reset = 88h]**

MMU\_CFG is shown in [Figure 3-20](#) and described in [Table 3-21](#).

The MMU\_CFG register is used to control SoC level features of the MMU, such as enabling, abort handling, and controlling which initiators (of those available) are routed through the System MMU.

**Figure 3-20. MMU\_CFG Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-21. MMU\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Reserved	R/W	0h	
15	MMU_ABORT	R/W	0h	System MMU abort read-write 0 = Normal operation. read-write 1 = Forces the System MMU to abort the current operation in case of unrecoverable page fault.
14	BitBlt_MMU_ABORT	R/W	0h	BitBlt MMU abort read-write 0 = Normal operation. read-write 1 = Forces the BitBlt MMU to abort the current operation in case of unrecoverable page fault.
13-8	Reserved	R/W	0h	
7	MMU_EN	R/W	1h	MMU Enable for System MMU Note than a similar enable bit exists inside the MMU module and must also be set to enable the MMU. read-write 0 = System MMU disabled read-write 1 = System MMU enabled
6-4	Reserved	R/W	0h	
3	BitBlt_MMU	R/W	1h	BitBlt MMU enable read-write 0 = MMU not used (bypassed) read-write 1 = MMU is enabled
2	Reserved	R	0h	Reserved.
1	TC1MMU	R/W	0h	EDMA TC1 MMU control read-write 0 = MMU not used (bypassed) read-write 1 = MMU loopback path is used
0	TC0MMU	R/W	0h	EDMA TC0 MMU control read-write 0 = MMU not used (bypassed) read-write 1 = MMU loopback path is used




**3.2.20 TPTC\_CFG Register (offset = 614h) [reset = AAh]**

TPTC\_CFG is shown in [Figure 3-21](#) and described in [Table 3-22](#).

The TPTC\_CFG register configures the default burst size for EDMA TC0, 1, 2, and 3.

**Figure 3-21. TPTC\_CFG Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-22. TPTC\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	Reserved	R	0h	
7-6	TC3DBS	R/W	0h	TC3 Default Burst Size read-write 0 = 16 byte read-write 1 = 32 byte read-write 2 = 64 byte read-write 3 = 128 byte
5-4	TC2DBS	R/W	1h	TC2 Default Burst Size read-write 0 = 16 byte read-write 1 = 32 byte read-write 2 = 64 byte read-write 3 = 128 byte
3-2	TC1DBS	R/W	1h	TC1 Default Burst Size read-write 0 = 16 byte read-write 1 = 32 byte read-write 2 = 64 byte read-write 3 = 128 byte
1-0	TC0DBS	R/W	0h	TC0 Default Burst Size read-write 0 = 16 byte read-write 1 = 32 byte read-write 2 = 64 byte read-write 3 = 128 byte

**3.2.21 USB\_CTRL0 Register (offset = 620h) [reset = 3C006007h]**

USB\_CTRL0 is shown in [Figure 3-22](#) and described in [Table 3-23](#).

This register controls the PHY, CM and DRD modules for USB0.

**Figure 3-22. USB\_CTRL0 Register**

31	30	29	28	27	26	25	24
SPAREIN7	SPAREIN6	SPAREIN5	SPAREIN4	SPAREIN3	SPAREIN2	SPAREIN1	SPAREIN0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
DATAPOLARITY_INV	USB_PHY_SMA2	USB_PHY_SMA1	DRDSESENDEN	DRDVDET_EN	DMGPIO_PD	DPGPIO_PD	DMINPUT
R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-1h
15	14	13	12	11	10	9	8
DPINPUT	DMOPBUFCTL	DPOPBUFCTL	GPIOMODE	Reserved	CDET_EXTCTL	DPPULLUP	DMPULLUP
R/W-1h	R/W-1h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CHGVSRG_EN	CHGSINK_EN	SINKONDP	SRCONDM	CHGDET_RSTRT	CHGDET_DIS	DRD_PWRDN	CM_PWRDN
R/W-1h	R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-0h	R/W-0h	R/W-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-23. USB\_CTRL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SPAREIN7	R/W	0h	To PHY SPAREINx ports
30	SPAREIN6	R/W	0h	To PHY SPAREINx ports
29	SPAREIN5	R/W	0h	To PHY SPAREINx ports
28	SPAREIN4	R/W	0h	To PHY SPAREINx ports
27	SPAREIN3	R/W	0h	To PHY SPAREINx ports
26	SPAREIN2	R/W	0h	To PHY SPAREINx ports
25	SPAREIN1	R/W	0h	To PHY SPAREINx ports
24	SPAREIN0	R/W	0h	To PHY SPAREINx ports
23	DATAPOLARITY_INV	R/W	0h	Data Polarity Invert: read-write 0 = DP/DM (normal polarity matching port definition) read-write 1 = DM/DP (inverted polarity of port definition)
22	USB_PHY_SMA2	R/W	0h	Reserved: Write to 0.
21	USB_PHY_SMA1	R/W	1h	Reserved: Write to 0.
20	DRDSESENDEN	R/W	1h	Session End Detect Enable read-write 0 = Disable Session End Comparator read-write 1 = Turns on Session End Comparator
19	DRDVDET_EN	R/W	1h	VBUS Detect Enable read-write 0 = Disable VBUS Detect Enable read-write 1 = Turns on all comparators except Session End comparator
18	DMGPIO_PD	R/W	1h	Pull-down on DM in GPIO Mode read-write 0 = Enables pull-down read-write 1 = Disables pull-down
17	DPGPIO_PD	R/W	0h	Pull-down on DP in GPIO Mode read-write 0 = Enables pull-down read-write 1 = Disables pull-down
16	DMINPUT	R/W	1h	DM Input in GPIO Mode

**Table 3-23. USB\_CTRL0 Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
15	DPINPUT	R/W	1h	DP Input in GPIO Mode
14	DMOPBUFCTL	R/W	1h	DM Output Buffer Control read-write 0 = Enables Output Buffer read-write 1 = Disables Output Buffer
13	DPOPBUFCTL	R/W	0h	GPIO Mode read-write 0 = Enables Output Buffer read-write 1 = Disables Output Buffer
12	GPIOMODE	R/W	0h	GPIO Mode read-write 0 = USB Mode read-write 1 = GPIO Mode
11	Reserved	R	0h	
10	CDET_EXTCTL	R/W	0h	Bypass the charger detection state machine read-write 0 = Charger detection on read-write 1 = Charger detection is bypassed
9	DPPULLUP	R/W	0h	Pull-up on DM line read-write 0 = No effect read-write 1 = Enable pull-down on DP line
8	DMPULLUP	R/W	0h	Pull-up on DM line read-write 0 = No effect read-write 1 = Enable pull-up on DM line
7	CHGVSRV_EN	R/W	1h	Enable VSRC on DP line (Host Charger case)
6	CHGISINK_EN	R/W	0h	Enable ISINK on DM line (Host Charger case)
5	SINKONDP	R/W	0h	Sink on DP read-write 0 = Sink on DM read-write 1 = Sink on DP
4	SRCNDM	R/W	1h	Charger Detect Disable read-write 0 = Source on DP read-write 1 = Source on DM
3	CHGDET_RSTRT	R/W	1h	Restart Charger Detect
2	CHGDET_DIS	R/W	0h	Charger Detect Disable read-write 0 = Disable read-write 1 = Enable
1	DRD_PWRDN	R/W	0h	Power down the USB DRD PHY read-write 0 = PHY in normal mode read-write 1 = PHY Powered down
0	CM_PWRDN	R/W	1h	Power down the USB CM PHY read-write 0 = PHY in normal mode read-write 1 = PHY Powered down

### 3.2.22 USB\_STS0 Register (offset = 624h) [reset = 0h]

USB\_STS0 is shown in [Figure 3-23](#) and described in [Table 3-24](#).

This register reports status for USB0.

**Figure 3-23. USB\_STS0 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-24. USB\_STS0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-14	Reserved	R	0h	Reserved
13	GPIO_DMOUT	R/W	0h	Data on DM in GPIO mode
12	GPIO_DPOUT	R/W	0h	Data on DP in GPIO mode
11-8	Reserved	R	0h	Reserved
7-5	CHGDETSTS	R/W	0h	Charge Detection Status read-write 0 = Wait State (When a D+WPU and D-15K are connected, it enters into this state and will remain in this state unless it enters into other state) read-write 1 = No Contact read-write 2 = PS/2 read-write 3 = Unknown error read-write 4 = Dedicated charger(valid if CE is HIGH) read-write 5 = HOST charger (valid if CE is HIGH) read-write 6 = PC read-write 7 = Interrupt (if any of the pull-up is enabled, charger detect routine gets interrupted and will restart from the beginning if the same is disabled)
4	CDET_DMDDET	R/W	0h	DM Comparator Output
3	CDET_DPDET	R/W	0h	DP Comparator Output
2	CDET_DATADET	R/W	0h	Charger Comparator Output
1	CHGDETECT	R/W	0h	Charger Detection Status read-write 0 = Charger was no detected read-write 1 = Charger was detected
0	CHGDETDONE	R/W	0h	Charger Detection Protocol Done

### 3.2.23 USB\_CTRL1 Register (offset = 628h) [reset = 3C006007h]

USB\_CTRL1 is shown in [Figure 3-24](#) and described in [Table 3-25](#).

This register controls the PHY, CM and DRD modules for USB1.

**Figure 3-24. USB\_CTRL1 Register**

31	30	29	28	27	26	25	24
SPAREIN7	SPAREIN6	SPAREIN5	SPAREIN4	SPAREIN3	SPAREIN2	SPAREIN1	SPAREIN0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
DATAPOLARITY_INV	USB_PHY_SMA2	USB_PHY_SMA1	DRDSESENDEN	DRDVDET_EN	DMGPIO_PD	DPGPIO_PD	DMINPUT
R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-1h
15	14	13	12	11	10	9	8
DPINPUT	DMOPBUFTCL	DPOPBUFTCL	GPIOMODE	Reserved	CDET_EXTCTL	DPPULLUP	DMPULLUP
R/W-1h	R/W-1h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
CHGVSRG_EN	CHGSINK_EN	SINKONDP	SRCONDM	CHGDET_RSTRT	CHGDET_DIS	DRD_PWRDN	CM_PWRDN
R/W-1h	R/W-0h	R/W-0h	R/W-1h	R/W-1h	R/W-0h	R/W-0h	R/W-1h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-25. USB\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SPAREIN7	R/W	0h	To PHY SPAREINx ports
30	SPAREIN6	R/W	0h	To PHY SPAREINx ports
29	SPAREIN5	R/W	0h	To PHY SPAREINx ports
28	SPAREIN4	R/W	0h	To PHY SPAREINx ports
27	SPAREIN3	R/W	0h	To PHY SPAREINx ports
26	SPAREIN2	R/W	0h	To PHY SPAREINx ports
25	SPAREIN1	R/W	0h	To PHY SPAREINx ports
24	SPAREIN0	R/W	0h	To PHY SPAREINx ports
23	DATAPOLARITY_INV	R/W	0h	Data Polarity Invert: read-write 0 = DP/DM (normal polarity matching port definition) read-write 1 = DM/DP (inverted polarity of port definition)
22	USB_PHY_SMA2	R/W	0h	Reserved: Write to 0.
21	USB_PHY_SMA1	R/W	1h	Reserved: Write to 0.
20	DRDSESENDEN	R/W	1h	Session End Detect Enable read-write 0 = Disable Session End Comparator read-write 1 = Turns on Session End Comparator
19	DRDVDET_EN	R/W	1h	VBUS Detect Enable read-write 0 = Disable VBUS Detect Enable read-write 1 = Turns on all comparators except Session End comparator
18	DMGPIO_PD	R/W	1h	Pull-down on DM in GPIO Mode read-write 0 = Enables pull-down read-write 1 = Disables pull-down
17	DPGPIO_PD	R/W	0h	Pull-down on DP in GPIO Mode read-write 0 = Enables pull-down read-write 1 = Disables pull-down
16	DMINPUT	R/W	1h	DM Input in GPIO Mode

**Table 3-25. USB\_CTRL1 Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
15	DPINPUT	R/W	1h	DP Input in GPIO Mode
14	DMOPBUFCTL	R/W	1h	DM Output Buffer Control read-write 0 = Enables Output Buffer read-write 1 = Disables Output Buffer
13	DPOPBUFCTL	R/W	0h	GPIO Mode read-write 0 = Enables Output Buffer read-write 1 = Disables Output Buffer
12	GPIOMODE	R/W	0h	GPIO Mode read-write 0 = USB Mode read-write 1 = GPIO Mode
11	Reserved	R	0h	Reserved
10	CDET_EXTCTL	R/W	0h	Bypass the charger detection state machine read-write 0 = Charger detection on read-write 1 = Charger detection is bypassed
9	DPPULLUP	R/W	0h	Pull-up on DM line read-write 0 = No effect read-write 1 = Enable pull-down on DP line
8	DMPULLUP	R/W	0h	Pull-up on DM line read-write 0 = No effect read-write 1 = Enable pull-up on DM line
7	CHGVSRV_EN	R/W	1h	Enable VSRC on DP line (Host Charger case)
6	CHGISINK_EN	R/W	0h	Enable ISINK on DM line (Host Charger case)
5	SINKONDP	R/W	0h	Sink on DP read-write 0 = Sink on DM read-write 1 = Sink on DP
4	SRCONDM	R/W	1h	Charger Detect Disable read-write 0 = Source on DP read-write 1 = Source on DM
3	CHGDET_RSTRT	R/W	1h	Restart Charger Detect
2	CHGDET_DIS	R/W	0h	Charger Detect Disable read-write 0 = Disable read-write 1 = Enable
1	DRD_PWRDN	R/W	0h	Power down the USB DRD PHY read-write 0 = PHY in normal mode read-write 1 = PHY Powered down
0	CM_PWRDN	R/W	1h	Power down the USB CM PHY read-write 0 = PHY in normal mode read-write 1 = PHY Powered down

### 3.2.24 USB\_STS1 Register (offset = 62Ch) [reset = 0h]

USB\_STS1 is shown in [Figure 3-25](#) and described in [Table 3-26](#).

This register reports status of USB1.

**Figure 3-25. USB\_STS1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-26. USB\_STS1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-14	Reserved	R	0h	Reserved
13	GPIO_DMOUT	R/W	0h	Data on DM in GPIO mode
12	GPIO_DPOUT	R/W	0h	Data on DP in GPIO mode
11-8	Reserved	R	0h	Reserved
7-5	CHGDETSTS	R/W	0h	Charge Detection Status read-write 0 = Wait State (When a D+WPU and D-15K are connected, it enters into this state and will remain in this state unless it enters into other state) read-write 1 = No Contact read-write 2 = PS/2 read-write 3 = Unknown error read-write 4 = Dedicated charger(valid if CE is HIGH) read-write 5 = HOST charger (valid if CE is HIGH) read-write 6 = PC read-write 7 = Interrupt (if any of the pull-up is enabled, charger detect routine gets interrupted and will restart from the beginning if the same is disabled)
4	CDET_DMDDET	R/W	0h	DM Comparator Output
3	CDET_DPDET	R/W	0h	DP Comparator Output
2	CDET_DATADET	R/W	0h	Charger Comparator Output
1	CHGDETECT	R/W	0h	Charger Detection Status read-write 0 = Charger was no detected read-write 1 = Charger was detected
0	CHGDETDONE	R/W	0h	Charger Detection Protocol Done

### 3.2.25 MAC\_ID0\_LO Register (offset = 630h) [reset = 0h]

MAC\_ID0\_LO is shown in [Figure 3-26](#) and described in [Table 3-27](#).

The MAC\_ID0\_LO register contains the lower 2 bytes of the 48-bit ID for MAC0.

**Figure 3-26. MAC\_ID0\_LO Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-27. MAC\_ID0\_LO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	Reserved
15-8	MACADDR_7_0	R	0h	MAC0 Address - Byte 0
7-0	MACADDR_15_8	R	0h	MAC0 Address - Byte 1




### 3.2.26 MAC\_ID0\_HI Register (offset = 634h) [reset = 0h]

MAC\_ID0\_HI is shown in [Figure 3-27](#) and described in [Table 3-28](#).

The MAC\_ID0\_HI register contains the upper 4 bytes of the 48-bit ID for MAC0.

**Figure 3-27. MAC\_ID0\_HI Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-28. MAC\_ID0\_HI Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	MACADDR_23_16	R	0h	MAC0 Address -Byte 2
23-16	MACADDR_31_24	R	0h	MAC0 Address -Byte 3
15-8	MACADDR_39_32	R	0h	MAC0 Address -Byte 4
7-0	MACADDR_47_40	R	0h	MAC0 Address -Byte 5

### 3.2.27 MAC\_ID1\_LO Register (offset = 638h) [reset = 0h]

MAC\_ID1\_LO is shown in [Figure 3-28](#) and described in [Table 3-29](#).

The MAC\_ID1\_LO register contains the lower 2 bytes of the 48-bit ID for MAC1.

**Figure 3-28. MAC\_ID1\_LO Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-29. MAC\_ID1\_LO Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	Reserved
15-8	MACADDR_7_0	R	0h	MAC1 Address -Byte 0
7-0	MACADDR_15_8	R	0h	MAC1 Address -Byte 1

### 3.2.28 MAC\_ID1\_HI Register (offset = 63Ch) [reset = 0h]

MAC\_ID1\_HI is shown in [Figure 3-29](#) and described in [Table 3-30](#).

The MAC\_ID1\_HI register contains the upper 4 bytes of the 48-bit ID for MAC1.

**Figure 3-29. MAC\_ID1\_HI Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-30. MAC\_ID1\_HI Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	MACADDR_23_16	R	0h	MAC1 Address -Byte 2
23-16	MACADDR_31_24	R	0h	MAC1 Address -Byte 3
15-8	MACADDR_39_32	R	0h	MAC1 Address -Byte 4
7-0	MACADDR_47_40	R	0h	MAC1 Address -Byte 5

### 3.2.29 SW\_REVISION Register (offset = 640h) [reset = 0h]

SW\_REVISION is shown in [Figure 3-30](#) and described in [Table 3-31](#).

The SW\_REVISION register is used to identify revisions of the device.

**Figure 3-30. SW\_REVISION Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-31. SW\_REVISION Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-4	Reserved	R	0h	Reserved
3-0	DeviceDef	R	0h	0010 = DMVA3/4 0001 = DM388 0000 = All other devices.

### 3.2.30 DCAN\_RAMINIT Register (offset = 644h) [reset = 0h]

DCAN\_RAMINIT is shown in [Figure 3-31](#) and described in [Table 3-32](#).

The DCAN\_RAMINIT register is used to start/check status of the auto-initialization process of DCAN RAM.

**Figure 3-31. DCAN\_RAMINIT Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-32. DCAN\_RAMINIT Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-10	Reserved	R	0h	
9	DCAN1_RAMINIT_DONE	R/W	0h	RAM initialization status read-write 0 = DCAN1 RAM Initialization NOT complete read-write 1 = DCAN1 RAM Initialization complete. W1toClr.
8	DCAN0_RAMINIT_DONE	R/W	0h	RAM initialization status read-write 0 = DCAN0 RAM Initialization NOT complete. W1toClr read-write 1 = DCAN0 RAM Initialization complete. W1toClr
7-2	Reserved	R	0h	
1	DCAN1_RAMINIT_ST ART	W	0h	DCAN0 Ram Initialization start read-write 1 = Start initialization
0	DCAN0_RAMINIT_ST ART	W	0h	DCAN0 Ram Initialization start read-write 1 = Start initialization

### 3.2.31 GMII\_SEL Register (offset = 650h) [reset = 0h]

GMII\_SEL is shown in [Figure 3-32](#) and described in [Table 3-33](#).

This register controls Ethernet SS interface mode selection, including pin selection.

**Figure 3-32. GMII\_SEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-33. GMII\_SEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-10	Reserved	R	0h	Reserved
9	RGMII1_EN	R/W	0h	RGMII vs GMII pin mux control for Port 1. For this bit to take effect, the PINCNTL settings for the device must select the GMII related function. This register is a secondary control that selects GMII vs RGMII. read-write 0 = GMII/MII mode read-write 1 = RGMII mode
8	RGMII0_EN	R/W	0h	RGMII vs GMII pin mux control for Port 0. For this bit to take effect, the PINCNTL settings for the device must select the GMII related function. This register is a secondary control that selects GMII vs RGMII. read-write 0 = GMII/MII mode read-write 1 = RGMII mode
7-6	Reserved	R	0h	Reserved
5	RGMII1_ID_MODE	R/W	0h	Port 1 CPRGMII Internal Delay Mode read-write 0 = Internal delay read-write 1 = No Internal delay
4	RGMII0_ID_MODE	R/W	0h	Port 0 CPRGMII Internal Delay Mode read-write 0 = Internal delay read-write 1 = No Internal delay
3-2	GMII1_SEL	R/W	0h	Port 1 functionality read-write 0 = GMII/MII read-write 1 = RMII read-write 2 = RGMII
1-0	GMII0_SEL	R/W	0h	Port 0 mode select read-write 0 = GMII/MII read-write 1 = RMII read-write 2 = RGMII

**3.2.32 OCMEM\_PWRDN Register (offset = 654h) [reset = 0h]**

OCMEM\_PWRDN is shown in [Figure 3-33](#) and described in [Table 3-34](#).

This register determines the power down behavior of the OCMC RAM memories.

**Figure 3-33. OCMEM\_PWRDN Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-34. OCMEM\_PWRDN Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-2	Reserved	R	0h	Reserved
1	MEM_PWRDN_STATUS	R/W	0h	Power down status from the OCMEM read-write 0 = memory not powered down read-write 1 = memory powered down
0	MEM_PWRDN	R/W	0h	Power down request to the OCMEM read-write 0 = No memory power down requested read-write 1 = memory power down requested

### 3.2.33 MEDIA\_CONTROLLER\_MEM\_PWRDN Register (offset = 65Ch) [reset = 0h]

MEDIA\_CONTROLLER\_MEM\_PWRDN is shown in Figure 3-34 and described in Table 3-35.

This register determines the powerdown behavior of the Media Controller memories.

**Figure 3-34. MEDIA\_CONTROLLER\_MEM\_PWRDN Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-35. MEDIA\_CONTROLLER\_MEM\_PWRDN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0h	Reserved
1	MEM_PWRDN_STATUS	R/W	0h	Power down status from the Media Controller MEM read-write 0 = memory not powered down read-write 1 = memory powered down
0	MEM_PWRDN	R/W	0h	Power down request to the Media Controller MEM read-write 0 = No memory power down requested read-write 1 = memory power down requested




**3.2.34 PWMSS\_CTRL Register (offset = 664h) [reset = 0h]**

PWMSS\_CTRL is shown in [Figure 3-35](#) and described in [Table 3-36](#).

PWMSS Control Register

**Figure 3-35. PWMSS\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-36. PWMSS\_CTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved		0h	Reserved
2	PWMSS2_TBCLKEN		0h	Timebase clock enable for PWMSS2
1	PWMSS1_TBCLKEN		0h	Timebase clock enable for PWMSS1
0	PWMSS0_TBCLKEN		0h	Timebase clock enable for PWMSS0

### 3.2.35 SD\_DAC\_CTRL Register (offset = 670h) [reset = 18800C6h]

SD\_DAC\_CTRL is shown in Figure 3-36 and described in Table 3-37.

The SD\_DAC\_CTRL Register controls operation of the Standard Definition video DACs.

Figure 3-36. SD\_DAC\_CTRL Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 3-37. SD\_DAC\_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
31-26	Reserved	R	0h	Reserved
25	DAC1_cm4	R/W	0h	It should be low by default.
24	DAC1_cm3	R/W	0h	Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration). read-write 0 = Single channel read-write 1 = Dual channel configuration (see section 7.5.1)
23	DAC1_cm2	R/W	0h	Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration). read-write 0 = Module configured as Luma video channel (dual-channel configuration) or Composite video channel (single-channel configuration) read-write 1 = Module configured as Chroma video channel (dual-channel configuration, see section 7.5.1)
22	DAC1_cm1	R/W	0h	Optional control for lower output swing. It should be low by default (high output swing). read-write 0 = High full-scale output swing read-write 1 = Low full-scale output swing.
21	DAC1_cm0	R/W	0h	Optional control for internal current reference. It should be low by default (external current reference). read-write 0 = External current reference (external resistor connected to rset) read-write 1 = DO NOT USE. The switched-capacitor resistor has been removed.
20	DAC0_cm4	R/W	0h	It should be low by default .
19	DAC0_cm3	R/W	0h	Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration). read-write 0 = Single channel read-write 1 = Dual channel configuration (see section 7.5.1)

**Table 3-37. SD\_DAC\_CTRL Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
18	DAC0_cm2	R/W	0h	Optional control used only for dual-channel configuration. It should be low by default (single-channel configuration). read-write 0 = Module configured as Luma video channel (dual-channel configuration) or Composite video channel (single-channel configuration) read-write 1 = Module configured as Chroma video channel (dual-channel configuration, see section 7.5.1)
17	DAC0_cm1	R/W	0h	Optional control for lower output swing. It should be low by default (high output swing). read-write 0 = High full-scale output swing read-write 1 = Low full-scale output swing.
16	DAC0_cm0	R/W	0h	Optional control for internal current reference. It should be low by default (external current reference). read-write 0 = External current reference (external resistor connected to rset) read-write 1 = DO NOT USE. The switched-capacitor resistor has been removed.
15-9	Reserved	R	0h	Reserved
8	TVOUTBYPASS	R/W	0h	TVOUT Bypass Signal. signal. Active high. Video Buffer is bypassed when tvoutbypass is high. Static Signal
7	ACEN	R/W	1h	AC coupling enable. Active high. Must be set low for DC coupling, high for AC coupling. Static signal.
6	INPUTINV	R/W	1h	Inversion of din[9:0]. Active high. It allows polarity alignment with Video Encoder data. It should be LOW for inverted video input data and HIGH for non-inverted video input data. Static signal.
5	DEMEN	R/W	0h	Dynamic Element Matching (DEM) enable. signal. Active high. When high DEM logic is enabled. Static Signal
4	PBNDAcz	R/W	1h	DAC Power-Down Control Input. Active low. When low puts the entire DAC channel in power down mode, except the Bandgap and the internal LDO. read-write 0 = DAC is powered down read-write 1 = DAC is functional
3	PBNBGz	R/W	0h	Bandgap (BG) Power-Down Control. internal LDO in power down mode. Active low. When low puts Bandgap and internal LDO in power down mode. read-write 0 = DAC BG is powered down read-write 1 = DAC BG is functional
2	OFFMODE	R/W	0h	Master power-down pin from a permanent (always-on) supply. Active high. When high it powers down all analog blocks regardless of the state of other power control pins. This pin must be used to power down if VDD is turned off. read-write 0 = DAC normal operation read-write 1 = DAC powered down
1	SD_CALSEL	R/W	1h	SD DAC Calibration Select Controls the video path mux between the Display Subsystem SD output and calibration register values. read-write 0 = Output calibration value read-write 1 = Normal operation (DSS output)
0	RESETz	R/W	0h	Reset signal. Asynchronous. Active low. When low, it resets data registers to mid-code (10000000) which is the default value. This signal can only be toggled when VDDA is ON.

### 3.2.36 SD\_DAC0\_CAL Register (offset = 674h) [reset = 0h]

SD\_DAC0\_CAL is shown in Figure 3-37 and described in Table 3-38.

The SD\_DAC0\_CAL Register is used to calibrate the output level of SD DAC 0 (SD Y). Users can use this register to drive a known value to the DAC input for performing system video level calibration.

**Figure 3-37. SD\_DAC0\_CAL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-38. SD\_DAC0\_CAL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-10	Reserved	R	0h	Reserved
9-0	SDDAC_0_CAL	R/W	0h	SD DAC 0 calibration value This is driven as a constant value to the DAC when SD_CALSEL in the SD_DAC_CTRL register is set to 1.

### 3.2.37 SD\_DAC1\_CAL Register (offset = 678h) [reset = 0h]

SD\_DAC1\_CAL is shown in [Figure 3-38](#) and described in [Table 3-39](#).

The SD\_DAC1\_CAL Register is used to calibrate the output level of SD DAC 1 (SD C). Users can use this register to drive a known value to the DAC input for performing system video level calibration.

**Figure 3-38. SD\_DAC1\_CAL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-39. SD\_DAC1\_CAL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-10	Reserved	R	0h	Reserved
9-0	SDDAC_1_CAL	R/W	0h	SD DAC 1 calibration value This is driven as a constant value to the DAC when SD_CALSEL in the SD_DAC_CTRL register is set to 1.

### 3.2.38 SD\_DAC0\_REGCTRL Register (offset = 67Ch) [reset = 0h]

SD\_DAC0\_REGCTRL is shown in [Figure 3-39](#) and described in [Table 3-40](#).

The SD\_DAC0\_REGCTRL Register is used to provide an alternate method to program the AVDACs CTL interface (to be used only when the internal registers of the AVDAC needs to be tweaked).

**Figure 3-39. SD\_DAC0\_REGCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-40. SD\_DAC0\_REGCTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	Reserved
15-0	SDDAC_0_CTL	R/W	0h	CTL interface for the AVDAC

**3.2.39 SD\_DAC0\_REGSTATUS Register (offset = 680h) [reset = 0h]**

SD\_DAC0\_REGSTATUS is shown in [Figure 3-40](#) and described in [Table 3-41](#).

The SD\_DAC0\_REGSTATUS Register is used to provide to know the status of the last write to the AVDACs internal registers (to be used only when the internal registers of the AVDAC needs to be tweaked).

**Figure 3-40. SD\_DAC0\_REGSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-41. SD\_DAC0\_REGSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	STATUS	R/W	0h	Write status for the AVDAC. Write 1 to clear. Output used only for Asynchronous mode of the CTL interface. It is by default low. It toggles high and then low when an asynchronous write on the ctl[15:0] bus has been acknowledged by the VDAC module. read-write 0 = Write pending read-write 1 = Write acknowledged

### 3.2.40 SD\_DAC1\_REGCTRL Register (offset = 684h) [reset = 0h]

SD\_DAC1\_REGCTRL is shown in [Figure 3-41](#) and described in [Table 3-42](#).

The SD\_DAC1\_REGCTRL Register is used to provide an alternate method to program the AVDACs CTL interface (to be used only when the internal registers of the AVDAC needs to be tweaked).

**Figure 3-41. SD\_DAC1\_REGCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-42. SD\_DAC1\_REGCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Reserved	R	0h	Reserved
15-0	SDDAC_1_CTL	R/W	0h	CTL interface for the AVDAC.




**3.2.41 SD\_DAC1\_REGSTATUS Register (offset = 688h) [reset = 0h]**

SD\_DAC1\_REGSTATUS is shown in [Figure 3-42](#) and described in [Table 3-43](#).

The SD\_DAC1\_REGSTATUS Register is used to provide to know the status of the last write to the AVDACs internal registers (to be used only when the internal registers of the AVDAC needs to be tweaked).

**Figure 3-42. SD\_DAC1\_REGSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-43. SD\_DAC1\_REGSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	STATUS	R/W	0h	Write status for the AVDAC. Write 1 to clear. Output used only for Asynchronous mode of the CTL interface. It is by default low. It toggles high and then low when an asynchronous write on the ctl[15:0] bus has been acknowledged by the VDAC module. read-write 0 = Write pending read-write 1 = Write acknowledged

### 3.2.42 EMIF\_CLK\_GATE Register (offset = 694h) [reset = 0h]

EMIF\_CLK\_GATE is shown in [Figure 3-43](#) and described in [Table 3-44](#).

This register provides a mechanism to control clock gating of DDR PHYs and see status of Self Refresh.

**Figure 3-43. EMIF\_CLK\_GATE Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-44. EMIF\_CLK\_GATE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-4	Reserved	R	0h	Reserved
3	DDR1_CKE_STATUS	R	0h	CKE status for DDR0 read 0 = Not in Self Refresh read 1 = In Self Refresh
2	DDR0_CKE_STATUS	R	0h	CKE status for DDR0 read 0 = Not in Self Refresh read 1 = In Self Refresh
1	DDRPHY1_CLK_GATE	R/W	0h	Enables/disables the clock to the DDR1 PHY 0-DDR1 PHY clock enabled (running) 1-DDR1 PHY clock disabled (stopped) read-write 0 = Clocks Gated read-write 1 = Clocks not gated
0	DDRPHY0_CLK_GATE	R/W	0h	Enables/disables the clock to the DDR0 PHY 0- DDR0 PHY clock enabled (running) 1- DDR0 PHY clock disabled (stopped) read-write 0 = Clocks Gated read-write 1 = Clocks not gated

### 3.2.43 CONTROL\_CAMERA\_RX Register (offset = 69Ch) [reset = AAAAA00h]

CONTROL\_CAMERA\_RX is shown in [Figure 3-44](#) and described in [Table 3-45](#).

The CONTROL\_CAMERA\_RX Register Control individual modes of the CSI2 PHY.

**Figure 3-44. CONTROL\_CAMERA\_RX Register**

31	30	29	28	27	26	25	24
CAMERARX_WUCLK_DISABLE	Reserved			ADDON3Y_PIPU_CTRL	ADDON3Y_PIPD_CTRL	ADDON3X_PIPU_CTRL	ADDON3X_PIPD_CTRL
R/W-0h	R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-1h
23	22	21	20	19	18	17	16
ADDON2Y_PIPU_CTRL	ADDON2Y_PIPD_CTRL	ADDON2X_PIPU_CTRL	ADDON2X_PIPD_CTRL	ADDON1Y_PIPU_CTRL	ADDON1Y_PIPD_CTRL	ADDON1X_PIPU_CTRL	ADDON1X_PIPD_CTRL
R/W-1h	R/W-0h	R/W-1h	R/W-0h	R/W-1h	R/W-0h	R/W-1h	R/W-1h
15	14	13	12	11	10	9	8
COREYB_PIPU_CTRL	COREYB_PIPD_CTRL	COREXB_PIPU_CTRL	COREXB_PIPD_CTRL	COREYA_PIPU_CTRL	COREYA_PIPD_CTRL	COREXA_PIPU_CTRL	COREXA_PIPD_CTRL
R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-1h
7	6	5	4	3	2	1	0
CAMERARX_CSI2_LANEENABLE					CAMERARX_CSI2_CTRCLKEN	Reserved	
R/W-10h					R/W-0h	R-0h	

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-45. CONTROL\_CAMERA\_RX Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	CAMERARX_WUCLK_DISABLE	R/W	0h	Disables the slow clock to WUCLKIN and ISOCLKIN of DDR0 and DDR1 emif SS and I/Os (required for proper initialization, after which clock could be shut off). read-write 0 = free running SLOW (32k) clock read-write 1 = clock is synchronously gated
30-28	Reserved	R	0h	Reserved
27	ADDON3Y_PIPU_CTRL	R/W	0h	Controls appropriate pull control
26	ADDON3Y_PIPD_CTRL	R/W	0h	Controls appropriate pull control
25	ADDON3X_PIPU_CTRL	R/W	0h	Controls appropriate pull control
24	ADDON3X_PIPD_CTRL	R/W	1h	Controls appropriate pull control
23	ADDON2Y_PIPU_CTRL	R/W	1h	Controls appropriate pull control
22	ADDON2Y_PIPD_CTRL	R/W	0h	Controls appropriate pull control
21	ADDON2X_PIPU_CTRL	R/W	1h	Controls appropriate pull control
20	ADDON2X_PIPD_CTRL	R/W	0h	Controls appropriate pull control
19	ADDON1Y_PIPU_CTRL	R/W	1h	Controls appropriate pull control
18	ADDON1Y_PIPD_CTRL	R/W	0h	Controls appropriate pull control
17	ADDON1X_PIPU_CTRL	R/W	1h	Controls appropriate pull control
16	ADDON1X_PIPD_CTRL	R/W	1h	Controls appropriate pull control
15	COREYB_PIPU_CTRL	R/W	0h	Controls appropriate pull control
14	COREYB_PIPD_CTRL	R/W	1h	Controls appropriate pull control
13	COREXB_PIPU_CTRL	R/W	1h	Controls appropriate pull control
12	COREXB_PIPD_CTRL	R/W	1h	Controls appropriate pull control
11	COREYA_PIPU_CTRL	R/W	1h	Controls appropriate pull control
10	COREYA_PIPD_CTRL	R/W	1h	Controls appropriate pull control

**Table 3-45. CONTROL\_CAMERA\_RX Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
9	COREXA_PIPU_CTRL	R/W	0h	Controls appropriate pull control
8	COREXA_PIPD_CTRL	R/W	1h	Controls appropriate pull control
7-3	CAMERARX_CSI2_LANE_ENABLE	R/W	10h	CSI2 CAMERARX Lane Enable Bit7 LANEENABLE4 Bit6 LANEENABLE3 Bit5 LANEENABLE2 Bit4 LANEENABLE1 Bit3 LANEENABLE0 read-write 0 = Lane module disabled read-write 1 = Lane module enabled
2	CAMERARX_CSI2_CTRL_CLKEN	R/W	0h	CSI2 CAMERARX clock enable control read-write 0 = Disable for CTRLCLK read-write 1 = Active high enable for CTRLCLK
1-0	Reserved	R	0h	Reserved

### 3.2.44 SMRT\_CTRL Register (offset = 6A0h) [reset = 0h]

SMRT\_CTRL is shown in [Figure 3-45](#) and described in [Table 3-46](#).

This register is used to enable or disable the Smart Reflex sensors.

**Figure 3-45. SMRT\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-46. SMRT\_CTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-4	Reserved	R	0h	Reserved
3	SR3_SRSLLLEP	R/W	0h	Disables or enables the sensor. read-write 0 = disable sensor (SRSLEEP on sensor driven to 1) read-write 1 = enable sensor (SRSLEEP on sensor driven to 0).
2	SR2_SRSLLLEP	R/W	0h	Disables or enables the sensor. read-write 0 = disable sensor (SRSLEEP on sensor driven to 1) read-write 1 = enable sensor (SRSLEEP on sensor driven to 0).
1	SR1_SRSLLLEP	R/W	0h	Disables or enables the sensor. read-write 0 = disable sensor (SRSLEEP on sensor driven to 1) read-write 1 = enable sensor (SRSLEEP on sensor driven to 0).
0	SR0_SRSLLLEP	R/W	0h	Disables or enables the sensor. read-write 0 = disable sensor (SRSLEEP on sensor driven to 1) read-write 1 = enable sensor (SRSLEEP on sensor driven to 0).

### 3.2.45 MPU\_HW\_DBG\_SEL Register (offset = 6A4h) [reset = 0h]

MPU\_HW\_DBG\_SEL is shown in Figure 3-46 and described in Table 3-47.

This register controls which ARM MPU hardware debug signal group is mapped for visibility in the MPU\_HW\_DBG\_INFO register.

**Figure 3-46. MPU\_HW\_DBG\_SEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-47. MPU\_HW\_DBG\_SEL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-10	Reserved	R	0h	Reserved
9	HW_DBG_GATE_EN	R/W	0h	Hardware debug enable read-write 0 = Debug info gated off read-write 1 = Debug info enabled (not gated off)
8	HW_DBG_READ_EN	R/W	0h	Hardware Debug read enable read-write 0 = Read of MPU_HW_DBG_INFO is not enabled read-write 1 = Read of MPU_HW_DBG_INFO is enabled
7-4	Reserved	R	0h	Reserved
3-0	HW_DBG_SEL	R/W	0h	Selects which Group of signals are sent out to the MPU_HW_DBG_INFO register read-write 0 = Group 0 read-write 1 = Group 1 read-write 2 = Group 2 read-write 3 = Group 3 read-write 4 = Group 4 read-write 5 = Group 5 read-write 6 = Group 6 read-write 7 = Group 7 read-write 8 = Reserved

**3.2.46 MPU\_HW\_DBG\_INFO Register (offset = 6A8h) [reset = 0h]**

MPU\_HW\_DBG\_INFO is shown in [Figure 3-47](#) and described in [Table 3-48](#).

This register reports the debug info selected by the MPU\_HW\_DBG\_SEL register.

**Figure 3-47. MPU\_HW\_DBG\_INFO Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-48. MPU\_HW\_DBG\_INFO Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DBG_INFO	R	0h	Debug info from ARM Cortex-A8.

**3.2.47 PRCM\_DEBUG\_ALWON\_DEFAULT Register (offset = 6B0h) [reset = 3F7B0010h]**

PRCM\_DEBUG\_ALWON\_DEFAULT is shown in [Figure 3-48](#) and described in [Table 3-49](#).

This register is for PRCM debug.

**Figure 3-48. PRCM\_DEBUG\_ALWON\_DEFAULT Register**

31	30	29	28	27	26	25	24
Reserved	USB_CLK_OFF	Reserved	PCI_CLK_OFF	SATASS_CLK_OFF	DMM_EMIF_CLK_OFF	MEDIA_CONTROLLER_CLK_OFF	Reserved
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
23	22	21	20	19	18	17	16
Reserved	RTC_CLK_OFF	Reserved	OCMC_RAM_CLK_OFF	MPU_CLK_OFF	Reserved	MMU_CLK_OFF	ETHERNET_CLK_OFF
R-0h	R-0h	R-1h	R-1h	R-1h	R-1h	R-0h	R-1h
15	14	13	12	11	10	9	8
Reserved	L3_SLOW_CLK_OFF	L3_MED_CLK_OFF	L3_FAST_CLK_OFF	Reserved	SYSCLK6_CLK_OFF	SYSCLK5_CLK_OFF	SYSCLK4_CLK_OFF
R-0h	R-1h	R-1h	R-0h	R-1h	R-0h	R-1h	R-0h
7	6	5	4	3	2	1	0
Reserved	Reserved	DEF_PWR_ON	HW_DBG_READ_EN	Reserved	Reserved	Reserved	Reserved
R-5h	R-5h	R-1h	R/W-0h	R-2h	R-2h	R-2h	R-2h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-49. PRCM\_DEBUG\_ALWON\_DEFAULT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Reserved	R	0h	Reserved
29	USB_CLK_OFF	R	0h	USB_CLK status read 0 = USB clk is not idled read 1 = USB clk is idled
28	Reserved	R	0h	Reserved
27	PCI_CLK_OFF	R	0h	PCI_CLK status read 0 = PCIe clk is not idled read 1 = PCIe clk is idled
27	Reserved	R	0h	Reserved
26	SATASS_CLK_OFF	R	0h	SATASS_CLK status read 0 = SATASS clk is not idled read 1 = SATASS clk is idled
25	DMM_EMIF_CLK_OFF	R	0h	DMM_EMIF_CLK status read 0 = DMM/Emif clk is not idled read 1 = DMM/Emif clk is idled
24	MEDIA_CONTROLLER_CLK_OFF	R	0h	MEDIA_CONTROLLER_CLK status read 0 = Media Controller clk is not idled read 1 = Media Controller clk is idled
23	Reserved	R	0h	Reserved
22	RTC_CLK_OFF	R	0h	RTC_CLK status read 0 = RTC clk is not idled read 1 = RTC clk is idled
21	Reserved	R	1h	Reserved
20	OCMC_RAM_CLK_OFF	R	1h	OCMC_RAM_CLK status read 0 = OCMC_RAM clk is not idled read 1 = OCMC_RAM clk is idled



**Table 3-49. PRCM\_DEBUG\_ALWON\_DEFAULT Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
19	MPU_CLK_OFF	R	1h	MPU clk status read 0 = MPU clk is not idled read 1 = MPU clk is idled
18	Reserved	R	1h	Reserved
17	MMU_CLK_OFF	R	0h	MMU CLK status read 0 = MMU clk is not idled read 1 = Ethernet clk is idled
16	ETHERNET_CLK_OFF	R	1h	ETHERNET_CLK status read 0 = Ethernet clk is not idled read 1 = Ethernet clk is idled
15	Reserved	R	0h	Reserved
14	L3_SLOW_CLK_OFF	R	1h	L3_SLOW_CLK status read 0 = L3_slow clk is not idled read 1 = L3_slow clk is idled
13	L3_MED_CLK_OFF	R	1h	L3_MED_CLK status read 0 = L3_med clk is not idled read 1 = L3_med clk is idled
12	L3_FAST_CLK_OFF	R	0h	L3_FAST_CLK status read 0 = L3_fast clk is not idled read 1 = L3_fast clk is idled
11	Reserved	R	1h	Reserved
10	SYSCLK6_CLK_OFF	R	0h	SYSCLK6 status read 0 = Sysclk6 clk is on read 1 = Sysclk6 clk is off
9	SYSCLK5_CLK_OFF	R	1h	SYSCLK5 status read 0 = Sysclk5 clk is on read 1 = Sysclk5 clk is off
8	SYSCLK4_CLK_OFF	R	0h	SYSCLK4 status read 0 = Sysclk4 clk is on read 1 = Sysclk4 clk is off
7-5	Reserved	R	5h	Reserved
4	DEF_PWR_ON	R	1h	Default domain power status read 0 = Default domain is not powered up read 1 = Default domain is powered up
3	HW_DBG_READ_EN	R/W	0h	Enables the read of the other bitfields in this MMR. read-write 0 = Read of PRCM_DEBUG_ALWON_DEFAULT is not enabled read-write 1 = Read of PRCM_DEBUG_ALWON_DEFAULT is enabled
2-0	Reserved	R	2h	Reserved

### 3.2.48 PRCM\_DEBUG\_PD\_DOMAIN\_STATUS Register (offset = 6B4h) [reset = 871C7180h]

PRCM\_DEBUG\_PD\_DOMAIN\_STATUS is shown in Figure 3-49 and described in Table 3-50.

This register is for PRCM debug.

**Figure 3-49. PRCM\_DEBUG\_PD\_DOMAIN\_STATUS Register**

31	30	29	28	27	26	25	24
Reserved	Reserved	Reserved	Reserved	Reserved	DSS_PD_HDMI_CLK_STATUS_GLUE	DSS_PD_DSS_CLK_STATUS_GLUE	DSS_PD_CLK_STATUS_PRCM
R-0h	R-0h	R-0h	R-0h	R-1h	R-1h	R-0h	R-0h
23	22	21	20	19	18	17	16
DSS_PD_MEM_ON_GLUE	DSS_PD_SWITCH_ON_GLUE	DSS_PD_ON_PRCM	ISP_PD_FDIF_CLK_STATUS_GLUE	ISP_PD_ISS_CLK_STATUS_GLUE	ISP_PD_CLK_STATUS_PRCM	ISP_PD_MEM_ON_GLUE	ISP_PD_SWITCH_ON_GLUE
R-0h	R-0h	R-1h	R-0h	R-1h	R-0h	R-1h	R-0h
15	14	13	12	11	10	9	8
ISP_PD_ON_PRCM	HDVICP_PD_SLX_CLK_STATUS_GLUE	HDVICP_PD_HDVICP_CLK_STATUS_GLUE	HDVICP_PD_HDVICP_CLK_STATUS_PRCM	HDVICP_PD_MEM_ON_GLUE	HDVICP_PD_SWITCH_ON_GLUE	HDVICP_PD_ON_PRCM	Reserved
R-0h	R-1h	R-0h	R-1h	R-0h	R-0h	R-1h	R-0h
7	6	5	4	3	2	1	0
Reserved	ACTIVE_PD_MEM_ON_GLUE	ACTIVE_PD_SWITCH_ON_GLUE	ACTIVE_PD_ON_PRCM	HW_DBG_READ_EN	Reserved		
R-0h	R-1h	R-1h	R-0h	R/W-1h	R-4h		

LEGEND: R/W = Read/Write; R = Read only; W1to0 = Write 1 to clear bit; -n = value after reset

**Table 3-50. PRCM\_DEBUG\_PD\_DOMAIN\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Reserved	R	0h	Reserved
30	Reserved	R	0h	Reserved
29	Reserved	R	0h	Reserved
28	Reserved	R	0h	Reserved
27	Reserved	R	1h	Reserved
26	DSS_PD_HDMI_CLK_STATUS_GLUE	R	1h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
25	DSS_PD_DSS_CLK_STATUS_GLUE	R	0h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
24	DSS_PD_CLK_STATUS_PRCM	R	0h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
23	DSS_PD_MEM_ON_GLUE	R	0h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
22	DSS_PD_SWITCH_ON_GLUE	R	0h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
21	DSS_PD_ON_PRCM	R	1h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
20	ISP_PD_FDIF_CLK_STATUS_GLUE	R	0h	ISS Power domain FDIF clk status read 0 = FDIF clk is not idled status from glue read 1 = FDIF clk is idled status from glue

**Table 3-50. PRCM\_DEBUG\_PD\_DOMAIN\_STATUS Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
19	ISP_PD_ISS_CLK_STAT US_GLUE	R	1h	Active domain power switch status read 0 = Active domain memories are on read 1 = Active domain memories are off
18	ISP_PD_CLK_STATUS_P RCM	R	0h	ISS Power domain clk status read 0 = ISP domain clks are not idled read 1 = ISP domain clks are idled
17	ISP_PD_MEM_ON_GLUE	R	1h	ISS power domain memory status read 0 = ISP domain memories are off read 1 = ISP domain memories are on
16	ISP_PD_SWITCH_ON_G LUE	R	0h	ISS power domain switch status read 0 = ISP domain switches are off read 1 = ISP domain switches are on
15	ISP_PD_ON_PRCM	R	0h	ISS Power domain status read 0 = ISP domain is not powered up read 1 = ISP domain is powered up
14	HDVICP_PD_SLX_CLK_ STATUS_GLUE	R	1h	HDVICP PD SLX clk status read 0 = HDVICP slx clk is not idled status from glue read 1 = HDVICP slx clk is idled status from glue
13	HDVICP_PD_HDVICP_C LK_STATUS_GLUE	R	0h	HDVICP glue clk status read 0 = HDVICP clk is not idled status from glue read 1 = HDVICP clk is idled status from glue
12	HDVICP_PD_HDVICP_C LK_STATUS_PRCM	R	1h	HDVICP clk status read 0 = HDVICP domain clks are not idled read 1 = HDVICP domain clks are idled
11	HDVICP_PD_MEM_ON_ GLUE	R	0h	HDVICP Power domain memory glue status read 0 = HDVICP domain memories are off read 1 = VA domain memories are on
10	HDVICP_PD_SWITCH_O N_GLUE	R	0h	HDVICP power domain switch status read 0 = HDVICP domain switches are off read 1 = HDVICP domain switches are on
9	HDVICP_PD_ON_PRCM	R	1h	HDVICP power domain status read 0 = HDVICP domain is not powered up read 1 = HDVICP domain is powered up
8	Reserved	R	0h	Reserved
7	Reserved	R	0h	Reserved
6	ACTIVE_PD_MEM_ON_G LUE	R	1h	Active domain memory status read 0 = Active domain memories are on read 1 = Active domain memories are off
5	ACTIVE_PD_SWITCH_O N_GLUE	R	1h	Active domain power switch status read 0 = Active domain switches are off read 1 = Active domain switches are on
4	ACTIVE_PD_ON_PRCM	R	0h	Active domain power status read 0 = Active domain is not powered up read 1 = Active domain is powered up
3	HW_DBG_READ_EN	R/W	1h	Enables the read of the other bit fields in this MMR. read-write 0 = Read of PRCM_DEBUG_PD_DOMAIN_STATUS is not enabled read-write 1 = Read of PRCM_DEBUG_PD_DOMAIN_STATUS is enabled
2-0	Reserved	R	4h	

### 3.2.49 PCIE\_PLLCFG0 Register (offset = 6D8h) [reset = 4007000h]

PCIE\_PLLCFG0 is shown in Figure 3-50 and described in Table 3-51.

This register is used to initialize the PCIe Serdes PLL0

Figure 3-50. PCIE\_PLLCFG0 Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 3-51. PCIE\_PLLCFG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31	SEL_IN_FREQ	R/W	0h	Select input frequency. 0=100M, 1=20M
30	DIGCLRZ	R/W	0h	CLRZ for APLL DIG and DLL DIG. Used to reset flops and state machines
29-28	Reserved	R/W	0h	Reserved
27	AMUXSEL	R/W	0h	AMUX select; 0=KVCO, 1=VRTRIM
26	TESTCLKMUXSEL	R/W	0h	Selects test clock mux; 0=REF Clock, 1=Divided clock
25-20	APLL_MISC_CTRL	R/W	9h	Used by APLL DIG [21:20] = 00 = No step, 01 = 75% to 100%, 10 = 75% to 87.5% to 100% in 60, 20, 20 cycle steps, 11 = same as 10 but in 40, 40, 40 cycle steps 22 = Power saving 0 = Default mode, 1 = Used for debug 23 = 0 = fixed divider, 1 = programmable divider 24 = 50 MHz rtrim disable 25 = lock speed; 0 = 128 clock, 1 = 256 clock
19	DIS_REFCLK	R/W	1h	Disable CML that control FREF output clock buffer. 0=Enable, 1=Disable
18	EN_3P	R/W	0h	Post_Cent_PG1.0. When high, enables the SC circuit in the APLL LF Pre_Cent_PG1.0. Logic '1' generates single phase output and puts other phases at '0' using 3-phase ring oscillator 0 = 4-phase output 1 = single phase output
17	PFD_CLR	R/W	1h	To open PLL loop; 0 = Closed loop, 1 = Open loop
16	CLK_FLIP	R/W	1h	Logic '1' flips the output clock phase
15	EN_RTRIM	R/W	0h	Enable resistor calibration 0=OFF, 1=ON
14	EN_MEAS	R/W	0h	To enable measurement circuit inside APLL ANA to control AMUX output. 0 = OFF, 1 = ON
13-12	EN_LATCH	R/W	0h	Enables output latch in differential ring to control power. Designer should be contacted while changing this value 00 = All latch on 01 = Remove 33% 10 = Remove 16% 11 = Remove 50 %
11-8	CP_CTRL	R/W	7h	Charge pump control bit +- 50 % 0000 = Nom 0001 = +13% 0010 = +27% 0011 = +50% 0100 = -20% 1000 = -27% 1010 = -50% All others are not valid
7-6	RESVALUE	R/W	3h	Sets loop filter resistor value 00 = 1 Kohm for PCIe 01 = 1.67 kohm for eSata 10 = 2.5 kohm for SSC 11 is not valid

**Table 3-51. PCIE\_PLLCFG0 Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
5	C1_2X	R/W	0h	Increase filter capacitance by 2x in low reference (20 MHz) clock 0 = 120 pF for PCIe 1 = 240 pF for eSATA and SSC
4	ENDIGLDO	R/W	1h	Enable DIG LDO. Required to wake pll up for pll dig
3	APLL_CP_CURR	R/W	1h	Post_Cent_PG1.0. When high, this bit increases the APLL CP current. Pre_Cent_PG1.0. Unused.
2	ENBGSC_REF	R/W	1h	Enable switched cap bias current module/REFGEN
1	ENPLLLDO	R/W	1h	Enable PLL LDO
0	ENPLL	R/W	0h	Enable PLL

### 3.2.50 PCIE\_PLLCFG1 Register (offset = 6DCh) [reset = 0h]

PCIE\_PLLCFG1 is shown in Figure 3-51 and described in Table 3-52.

This register is used to initialize the PCIe Serdes PLL1.

Figure 3-51. PCIE\_PLLCFG1 Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 3-52. PCIE\_PLLCFG1 Register Field Descriptions


Bit	Field	Type	Reset	Description
31	ENSATAMODE	R/W	0h	Mode select 0 = PCIe (2.5 GHz) / 1 = SATA (1.5 GHz). Used by APLLDIG and TRX_DIG for different purpose. Needs to configure this bit to get ethernet clocks
30	PLLREFSEL	R/W	0h	Chose reference clock value 0 = 100 MHz / 1 = 20 MHz (Note: only needs to be set if using fixed FB divider) For fixed divider mode [31:30] = 00 = 25 division ratio = 01 = 125 = 10 = 15 = 11 = 75
29-26	NP1_DIV_INT	R/W	0h	Integer value of N+1 divider 0 value maps to 1 4 value maps to 5
25-18	MDIVINT	R/W	0h	8-bit integer value for M divider (Osc/ref). Valid range is 4 to 255
17-6	MDIVFRAC	R/W	0h	12-bit fractional value for M divider (Osc/ref)
5	EN_CLKAUX	R/W	0h	Old -- Enable for auxiliary clock (testclk) clock 0 = Enable / 1 = Disable Corrected on 11/30/2010 Updated -- Enable for auxiliary clock (testclk) clock 0 = Disable / 1 = Enable
4	EN_CLK125m	R/W	0h	Enable for 125MHz clock 0 = Disable / 1 = Enable. This is one of the Ethernet clocks
3	EN_CLK100m	R/W	0h	Enable for 100MHz clock 0 = Disable / 1 = Enable
2	EN_CLK50m	R/W	0h	Enable for 50MHz clock 0 = Disable / 1 = Enable. This is one of the Ethernet clocks
1	ENSSC	R/W	0h	Enable spread spectrum support 0 = Disable / 1 = Enable
0	MDIVPULSE	R/W	0h	Update M div when pulse is high

### 3.2.51 PCIE\_PLLCFG2 Register (offset = 6E0h) [reset = 0h]

PCIE\_PLLCFG2 is shown in [Figure 3-52](#) and described in [Table 3-53](#).

This register is used to initialize the PCIe Serdes PLL2.

**Figure 3-52. PCIE\_PLLCFG2 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-53. PCIE\_PLLCFG2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	SSCDNSPREAD	R/W	0h	SSC down spread
30-24	SSCMANT	R/W	0h	Mantissa portion of the modified frequency in SSC operation
23-21	SSCEXPO	R/W	0h	Exponent portion of the modified frequency in SSC operation
20-0	SSCFRSPREAD	R/W	0h	SSC frequency spread

### 3.2.52 PCIE\_PLLCFG3 Register (offset = 6E4h) [reset = 400000h]

PCIE\_PLLCFG3 is shown in Figure 3-53 and described in Table 3-54.

This register is used to initialize the PCIe Serdes PLL3.

Figure 3-53. PCIE\_PLLCFG3 Register



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

Table 3-54. PCIE\_PLLCFG3 Register Field Descriptions

Bit	Field	Type	Reset	Description
31-28	Reserved	R/W	0h	Reserved for future use
27	DIGLDO_BYPASS	R/W	0h	Digital signal when high puts the DIG LDO in bypass mode. Need to be careful while exercising this mode, the 1.8V external supply must be lowered before asserting this bit.
26	DIGLDO_PULLDOWNZ	R/W	0h	Digital signal when high disables all the pull down paths for LDO output
25	DIGLDO_DIS_SC_PROT	R/W	1h	Digital signal when high disables short circuit protection
24	DIGLDO_EN_SUB_REGULATION	R/W	0h	Digital signal when high disables sub regulation
23	DIGLDO_EN_HP_CAPLESSMODE	R/W	1h	Digital signal when high enables high performance Capless mode. In this mode, quiescent LDO current increases by 240uA
22	DIGLDO_EN_CAPLESSMODE	R/W	0h	Digital signal when high enables Capless Mode. In particular: (1) The 800fF capacitor between VDDAR and the gate of the power FET is bypassed (2) The output of the error amplifier connects to a 30pF capacitor and the other terminal of the capacitor connects to a 40k resistor whose other terminal goes to VSSA. This resistor is also bypassed.
21	DIGLDO_EN_LP_CAPLESSMODE	R/W	0h	Digital signal when high enables Low Power Capless Mode. Quiescent LDO current increases by 240uA typical when this bit is set to low.
20-16	DIGLDO_VSET	R/W	2h	Changed on Jan 12th 2011 Post PG1.0 Inversion in VSET bits, 1 and 0 swap Based upon Sami's measured data and DIGLDO spice sims VSET(4:0) VDDAR (V) 11111 1.20 11110 1.19 11101 1.18 11100 1.17 11011 1.16 11010 1.15 11001 1.14 11000 1.13 10111 1.12 10110 1.11 10101 1.10 10100 1.09 10011 1.08 10010 1.07 10001 1.06 10000 1.05 01111 1.36 01110 1.35 01101 1.34 01100 1.33 01011 1.32 01010 1.31 01001 1.30 01000 1.29 00111 1.28 00110 1.27 00101 1.26 00100 1.25 00011 1.24 00010 1.23 00001 1.22 00000 1.21
15-13	PLLLDO_CTRL_15_14_13	R/W	4h	Reserved for future use



**Table 3-54. PCIE\_PLLCFG3 Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
12	PLLLDO_EN_RETENTION	R/W	0h	Enable retention mode
11	PLLLDO_EN_LDO_STABLE	R/W	0h	LDO Stable Signal
10	PLLLDO_EN_BYPASS	R/W	1h	Enable bypass mode
9	PLLLDO_EN_SC_PROT	R/W	0h	Enable short circuit protection
8	PLLLDO_EN_EXT_CAP	R/W	0h	Enable external cap mode
7	PLLLDO_EN_BUF_CUR	R/W	1h	Enable Increased Buffer Current
6	PLLLDO_EN_LP	R/W	0h	Enable Low Power
5-1	PLLLDO_CTRL_TRIM	R/W	Eh	TRIM_BITS vout 00000 1.000 00001 1.025 00010 1.050 00011 1.075 00100 1.100 00101 1.125 00110 1.150 00111 1.175 01000 1.200 01001 1.225 01010 1.250 01011 1.275 01100 1.300 01101 1.325 01110 1.350 01111 1.375 10000 1.400 10001 1.425 10010 1.450 10011 1.475 10100 1.500 10101 1.525 10110 1.550 10111 1.575 11000 1.600
0	PLLLDO_CTRL_0_UNUSED	R/W	0h	No Modelling

### 3.2.53 PCIE\_PLLCFG4 Register (offset = 6E8h) [reset = 0h]

PCIE\_PLLCFG4 is shown in Figure 3-54 and described in Table 3-55.

This register is used to initialize the PCIe Serdes PLL4.

**Figure 3-54. PCIE\_PLLCFG4 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-55. PCIE\_PLLCFG4 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R/W	0h	Spare
25	AUX_CLK_SEL	R/W	0h	0=Divided, 1=ref-clk
24-20	AUX_DIV	R/W	0h	Integer value of aux divider; Valid range is 2-31
19-18	RTRIM_RANGE	R/W	0h	Range for rtrim 00=0.9-0.8, 01=1.0-0.9 , 10=1.1-1.0 , 11= 1.1-0.9
17	RTRIM_EXT_EN	R/W	0h	Select loop starting point. 0= mid-code / 1 = external input RTRIM_EXT_VAL
16	RTRIM_SPEED	R/W	0h	Selection on wait for # REFCLKs after previous update; 0 = 128 / 1 = 256
15-14	RTRIM_MODE	R/W	0h	Loop mode; 00= off, 10 = on - freeze (after lock freeze loop), x1 = on - continuous (after lock keep lock running)
13-10	RTRIM_EXT_VAL	R/W	0h	2s compliment rtrim control loop value. Valid range : 0111 (max) to 0000 (mid) to 1000 (min)
9-8	VTUNE_RANGE	R/W	0h	Range for Vtune 00=0.9-0.8, 01=1.0-0.9 , 10=1.1-1.0 , 11= 1.1-0.9
7	VTUNE_EXT_EN	R/W	0h	Select loop starting point. 0= mid-code 0000 / 1 = external input VTUNE_EXT_VAL
6	VTUNE_SPEED	R/W	0h	Selection on wait for # REFCLKs after previous update; 0 = 128 / 1 = 256
5-4	VTUNE_MODE	R/W	0h	Loop mode 00 = off, 10 = on - freeze (after lock freeze loop), x1 = on - continuous (after lock keep lock running)
3-0	VTUNE_EXT_VAL	R/W	0h	2s compliment vtune control loop value. Valid ranges : 0100 (max) to 0000 (mid) to 1100 (min)

### 3.2.54 PCIE\_PLLSTATUS Register (offset = 6ECh) [reset = 0h]

PCIE\_PLLSTATUS is shown in [Figure 3-55](#) and described in [Table 3-56](#).

This register reports PCIe Serdes PLL status.

**Figure 3-55. PCIE\_PLLSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-56. PCIE\_PLLSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-16	Reserved	R/W	0h	Not used
15-12	Reserved	R/W	0h	Not used
11-8	RTRIMSTS	R/W	0h	Value of the rtrim loop (may not be static in continuous mode of operation)
7-4	VTUNESTS	R/W	0h	Value of the vtune control loop (may not be static in continuous mode of operation)
3	PLLDIG_EN	R/W	0h	Digital EN. Same as APLL DIG STS 2 internally
2	PLLANA_EN	R/W	0h	Analog EN. Same as APLL DIG STS 4 internally
1	PLLSSC_EN	R/W	0h	SSC is engaged
0	PLL_LOCK	R/W	0h	APLL locked

### 3.2.55 PCIE\_RXSTATUS Register (offset = 6F0h) [reset = 0h]

PCIE\_RXSTATUS is shown in [Figure 3-56](#) and described in [Table 3-57](#).

This register reports PCIE SerDes Receive Status.

**Figure 3-56. PCIE\_RXSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-57. PCIE\_RXSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R/W	0h	Reserved, driven low.
0	TESTFAIL	R/W	0h	Test failure. Driven high when an error is encountered during a test sequence executed on channel i. Synchronous to RXBCLKIN[i].

### 3.2.56 PCIE\_TXSTATUS Register (offset = 6F4h) [reset = 0h]

PCIE\_TXSTATUS is shown in [Figure 3-57](#) and described in [Table 3-58](#).

This register reports PCIe SerDes Transmit Status.

**Figure 3-57. PCIE\_TXSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-58. PCIE\_TXSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R/W	0h	Reserved, driven low.
0	TESTFAIL	R/W	0h	Test failure. Driven high when an error is encountered during a test sequence executed on channel i, or if an over or underflow occurs in the Tx serializer when ENFTP = 0 (see section 7.3.3). Synchronous to TXBCLKIN[i].

### 3.2.57 SATA\_PLLCFG0 Register (offset = 720h) [reset = C0007160h]

SATA\_PLLCFG0 is shown in [Figure 3-58](#) and described in [Table 3-59](#).

This register is used to initialize the SATA Serdes PLL0. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-58. SATA\_PLLCFG0 Register**

31	30	29	28	27	26	25	24
SEL_IN_FREQ	DIGCLRZ	Reserved		AMUXSEL	TESTCLKMUXSEL	APLL_MISC_CTRL	
R/W-0h	R/W-0h	R-0h		R/W-1h	R/W-0h	R/W-3Eh	
23	22	21	20	19	18	17	16
APLL_MISC_CTRL				DIS_REFCLK	EN_3P	PFD_CLR	CLK_FLIP
R/W-3Eh				R/W-1h	R/W-1h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
EN_RTRIM	EN_MEAS	EN_LATCH		CP_CTRL			
R/W-0h	R/W-1h	R/W-2h		R/W-Eh			
7	6	5	4	3	2	1	0
RESVALUE		C1_2X	ENDIGLDO	APLL_CP_CURR	ENBGSC_REF	ENPLLLDO	ENPLL
R/W-0h		R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-59. SATA\_PLLCFG0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	SEL_IN_FREQ	R/W	0h	Select input frequency. 0=100M, 1=20M
30	DIGCLRZ	R/W	0h	CLRZ for APLL DIG and DLL DIG. Used to reset flops and state machines
29-28	Reserved	R	0h	Reserved
27	AMUXSEL	R/W	1h	AMUX select; 0=KVCO, 1=VRTRIM
26	TESTCLKMUXSEL	R/W	0h	Selects test clock mux; 0=REF Clock, 1=Divided clock
25-20	APLL_MISC_CTRL	R/W	3Eh	Used by APLL DIG
19	DIS_REFCLK	R/W	1h	0=Disable, 1= Enable
18	EN_3P	R/W	1h	Logic 1 enables the SC circuit in the APLL LF
17	PFD_CLR	R/W	0h	Reset for phase-frequency detector
16	CLK_FLIP	R/W	0h	Logic 1 flips the output clock phase
15	EN_RTRIM	R/W	0h	Enable resistor calibration 0=OFF, 1=ON
14	EN_MEAS	R/W	1h	To enable measurement circuit inside APLL ANA
13-12	EN_LATCH	R/W	2h	Enables output latch in differential ring
11-8	CP_CTRL	R/W	Eh	Charge pump control bit +- 50 %
7-6	RESVALUE	R/W	0h	Sets loop filter resistor value
5	C1_2X	R/W	1h	Increase filter capacitance by 2x in low reference (20 MHz) clock
4	ENDIGLDO	R/W	1h	Enable DIG LDO. Required to wake pll up for pll dig
3	APLL_CP_CURR	R/W	1h	When high, this bit increases the APLL CP current
2	ENBGSC_REF	R/W	1h	ENBGSC_REF
1	ENPLLLDO	R/W	1h	Enable PLL LDO
0	ENPLL	R/W	0h	Enable PLL

### 3.2.58 SATA\_PLLCFG1 Register (offset = 724h) [reset = 812C0000h]

SATA\_PLLCFG1 is shown in [Figure 3-59](#) and described in [Table 3-60](#).

This register is used to initialize the SATA Serdes PLL1. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-59. SATA\_PLLCFG1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-60. SATA\_PLLCFG1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	ENSATAMODE	R/W	0h	Mode select 0 = PCIe (2.5 GHz) / 1 = SATA (1.5 GHz). Used by APLLDIG and TRX_DIG for different purpose. Needs to configure this bit to get Ethernet clocks.
30	PLLREFSEL	R/W	0h	Chose reference clock value 0 = 100 MHz / 1 = 20 MHz (Note: only needs to be set if using DLL outputs)
29-26	NP1_DIV_INT	R/W	0h	Integer value of N+1 divider
25-18	MDIVINT	R/W	Fh	8-bit value, which is used as integer portion of feedback divider
17-6	MDIVFRAC	R/W	CEEh	12-bit value, which is used as fractional portion of feedback divider
5	EN_CLKAUX	R/W	0h	Enable for Auxiliary clock 0 = Disable / 1 = Enable
4	EN_CLK125M	R/W	0h	Enable for 125MHz clock 0 = Disable / 1 = Enable
3	EN_CLK100M	R/W	0h	Enable for 100MHz clock 0 = Disable / 1 = Enable
2	EN_CLK50M	R/W	0h	EN_CLK50M Enable for 50MHz clock 0 = Disable / 1 = Enable
1	ENSSC	R/W	0h	Enable spread spectrum support
0	MDIVPULSE	R/W	0h	Update M div when pulse is high

**3.2.59 SATA\_PLLCFG2 Register (offset = 728h) [reset = 0h]**

SATA\_PLLCFG2 is shown in [Figure 3-60](#) and described in [Table 3-61](#).

This register is used to initialize the SATA Serdes PLL2. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-60. SATA\_PLLCFG2 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-61. SATA\_PLLCFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	SSCDNSPREAD	R/W	0h	SSC down spread
30-24	SSCMANT	R/W	0h	Mantissa portion of the modified frequency in SSC operation
23-21	SSCEXPO	R/W	0h	Exponent portion of the modified frequency in SSC operation
20-0	SSCFRSPREAD	R/W	0h	SSC frequency spread




### 3.2.60 SATA\_PLLCFG3 Register (offset = 72Ch) [reset = 400000h]

SATA\_PLLCFG3 is shown in [Figure 3-61](#) and described in [Table 3-62](#).

This register is used to initialize the SATA Serdes PLL3. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-61. SATA\_PLLCFG3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -r = value after reset

**Table 3-62. SATA\_PLLCFG3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-28	Reserved	R/W	0h	Reserved
27	DIGLDO_BYPASS	R/W	0h	Digital signal when high puts the DIG LDO in bypass mode. Caution Need to be careful while exercising this mode, the 1.8V external supply must be lowered before asserting this bit.
26	DIGLDO_PULLDOWNZ	R/W	0h	Digital signal when high disables all the pull down paths for LDO output
25	DIGLDO_DIS_SC_PROT	R/W	1h	Digital signal when high disables short circuit protection
24	DIGLDO_EN_SUB_REGULATION	R/W	0h	Digital signal when high disables sub regulation
23	DIGLDO_EN_HP_CAPLESSMODE	R/W	1h	Digital signal when high enables high performance Capless mode. In this mode, quiescent LDO current increases by 240uA
22	DIGLDO_EN_CAPLESSMODE	R/W	0h	Digital signal when high enables Capless Mode. In particular: (1) The 800fF capacitor between VDDAR and the gate of the power FET is bypassed (2) The output of the error amplifier connects to a 30pF capacitor and the other terminal of the capacitor connects to a 40k resistor whose other terminal goes to VSSA. This resistor is also bypassed.
21	DIGLDO_EN_LP_CAPLESSMODE	R/W	0h	Digital signal when high enables Low Power Capless Mode. Quiescent LDO current increases by 240uA typical when this bit is set to low.
20-16	DIGLDO_VSET	R/W	2h	VSET(4:0) VDDAR(V) 11111 1.20 11110 1.19 11101 1.18 11100 1.17 11011 1.16 11010 1.15 11001 1.14 11000 1.13 10111 1.12 10110 1.11 10101 1.10 10100 1.09 10011 1.08 10010 1.07 10001 1.06 10000 1.05 01111 1.36 01110 1.35 01101 1.34 01100 1.33 01011 1.32 01010 1.31 01001 1.30 01000 1.29 00111 1.28 00110 1.27 00101 1.26 00100 1.25 00011 1.24 00010 1.23 00001 1.22 00000 1.21
15-13	Reserved	R/W	4h	Reserved
12	PLLLDO_EN_RETENTION	R/W	0h	Enable retention mode

**Table 3-62. SATA\_PLLCFG3 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
11	PLLLDO_EN_LDO_STABLE	R/W	0h	LDO Stable Signal
10	PLLLDO_EN_BYPASS	R/W	1h	Enable bypass mode
9	PLLLDO_EN_SC_PROT	R/W	0h	Enable bypass mode
8	PLLLDO_EN_EXT_CAP	R/W	0h	Enable external cap mode
7	PLLLDO_EN_BUF_CUR	R/W	1h	Enable Increased Buffer Current
6	PLLLDO_EN_LP	R/W	0h	Enable Low Power
5-1	PLLLDO_CTRL_TRIM	R/W	Eh	TRIM_BITS vout 00000 1.000 00001 1.025 00010 1.050 00011 1.075 00100 1.100 00101 1.125 00110 1.150 00111 1.175 01000 1.200 01001 1.225 01010 1.250 01011 1.275 01100 1.300 01101 1.325 01110 1.350 01111 1.375 10000 1.400 10001 1.425 10010 1.450 10011 1.475 10100 1.500 10101 1.525 10110 1.550 10111 1.575 11000 1.600
0	PLLLDO_CTRL	R/W	0h	PLLLDO_CTRL_0_UNUSED

### 3.2.61 SATA\_PLLCFG4 Register (offset = 730h) [reset = 0h]

SATA\_PLLCFG4 is shown in [Figure 3-62](#) and described in [Table 3-63](#).

This register is used to initialize the SATA Serdes PLL4. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-62. SATA\_PLLCFG4 Register**

Reserved										AUX_CLK_SEL		AUX_DIV	
R/W-0h										R/W-0h		R/W-0h	
AUX_DIV						RTRIM_RANGE				RTRIM_EXT_EN		RTRIM_SPEED	
R/W-0h						R/W-0h				R/W-0h		R/W-0h	
RTRIM_MODE				RTRIM_EXT_VAL						VTUNE_RANGE			
R/W-0h				R/W-0h						R/W-0h			
VTUNE_EXT_EN		VTUNE_SPEED		VTUNE_MODE				VTUNE_EXT_VAL					
R/W-0h		R/W-0h		R/W-0h				R/W-0h					

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-63. SATA\_PLLCFG4 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-26	Reserved	R/W	0h	Reserved
25	AUX_CLK_SEL	R/W	0h	0=Divided, 1=ref-clk
24-20	AUX_DIV	R/W	0h	Aux divider control. Valid range is 2-31
19-18	RTRIM_RANGE	R/W	0h	Range for rtrim 00=0.9-0.8, 01=1.0-0.9 , 10=1.1-1.0 , 11= 1.1-0.9 spectrum
17	RTRIM_EXT_EN	R/W	0h	Select loop starting point. 0= mid-code 0000 / 1 = external input RTRIM_EXT_VAL
16	RTRIM_SPEED	R/W	0h	Selection on wait for # REFCLKs after previous update; 0 = 128 / 1 = 256.
15-14	RTRIM_MODE	R/W	0h	Loop mode: 0x = off, 10 = on freeze (after lock freeze loop), 11 = on continuous (after lock keep lock running)
13-10	RTRIM_EXT_VAL	R/W	0h	2s compliment vtune control loop value. Valid range : 0100 (max) to 0000 (mid) to 1100 (min)
9-8	VTUNE_RANGE	R/W	0h	Range for Vtune 00=0.9-0.8, 01=1.0-0.9 , 10=1.1-1.0 , 11= 1.1-0.9
7	VTUNE_EXT_EN	R/W	0h	Select loop starting point. 0= mid-code 0000 / 1 = external input VTUNE_EXT_VAL
6	VTUNE_SPEED	R/W	0h	Selection on wait for # REFCLKs after previous update; 0 = 128 / 1 = 256
5-4	VTUNE_MODE	R/W	0h	Loop mode: 0x = off, 10 = on freeze (after lock freeze loop), 11 = on continuous (after lock keep lock running)
3-0	VTUNE_EXT_VAL	R/W	0h	2s compliment vtune control loop value. Valid range : 0100 (max) to 0000 (mid) to 1100 (min)

### 3.2.62 SATA\_PLLSTATUS Register (offset = 734h) [reset = 0h]

SATA\_PLLSTATUS is shown in [Figure 3-63](#) and described in [Table 3-64](#).

This register reports the SATA Serdes PLL status. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-63. SATA\_PLLSTATUS Register**



**Table 3-64. SATA\_PLLSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-12	Reserved	R	0h	Reserved
11-8	RTRIMSTS	R	0h	Value of the rtrim loop .May not be static in continuous mode of operation.
7-4	VTUNESTS	R	0h	Value of the vtune control loop. May not be static in continuous mode of operation
3-2	Reserved	R	0h	Reserved
1	APLLDIGSTS1	R	0h	SSC is engaged
0	APLLDIGSTS0	R	0h	APLL locked

**3.2.63 SATA\_RXSTATUS Register (offset = 738h) [reset = 0h]**

SATA\_RXSTATUS is shown in [Figure 3-64](#) and described in [Table 3-65](#).

This register reports SATA Serdes Receive status. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-64. SATA\_RXSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-65. SATA\_RXSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	TESTFAIL	R	0h	Test failure. Driven high when an error is encountered during a test sequence executed on channel i. Synchronous to RXBCLKIN[i].

### 3.2.64 SATA\_TXSTATUS Register (offset = 73Ch) [reset = 0h]

SATA\_TXSTATUS is shown in [Figure 3-65](#) and described in [Table 3-66](#).

This register reports SATA Serdes Transmit status. Note that this register's reset behavior depends upon the Reset Isolation Register (RESET\_ISO) settings.

**Figure 3-65. SATA\_TXSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-66. SATA\_TXSTATUS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	TESTFAIL	R	0h	Test failure. Driven high when an error is encountered during a test sequence executed on channel i, or if an over or underflow occurs in the Tx serializer when ENFTP = 0. Synchronous to TXBCLKIN[j].

### 3.2.65 SATA\_TESTCFG Register (offset = 740h) [reset = 0h]

SATA\_TESTCFG is shown in [Figure 3-66](#) and described in [Table 3-67](#).

This register is used to configure the SATA Test mode.

**Figure 3-66. SATA\_TESTCFG Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-67. SATA\_TESTCFG Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R/W	0h	Reserved
2-0	RX_TESTPATT	R/W	0h	Enables and selects test patterns. 000 Reserved 100 Uses a 31-bit LFSR with feedback polynomial $x^{31}+x^{28}+1$ . 001 An alternating 0/1 pattern with a period of 2 UI. 010 Uses a 7-bit LFSR with feedback polynomial $x^7+x^6+1$ . 011 Uses a 23-bit LFSR with feedback polynomial $x^{23}+x^{18}+1$ . 101 Reserved 110 Reserved 111 Reserved

### 3.2.66 VDD\_MPU\_OPP\_050 Register (offset = 770h) [reset = 0h]

VDD\_MPU\_OPP\_050 is shown in [Figure 3-67](#) and described in [Table 3-68](#).

Ntarget value for OPP50.

**Figure 3-67. VDD\_MPU\_OPP\_050 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-68. VDD\_MPU\_OPP\_050 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for MPU Voltage domains OPP50. Default comes from Efuse.




### 3.2.67 VDD\_MPU\_OPP\_100 Register (offset = 774h) [reset = 0h]

VDD\_MPU\_OPP\_100 is shown in [Figure 3-68](#) and described in [Table 3-69](#).

Ntarget value for OPP100.

**Figure 3-68. VDD\_MPU\_OPP\_100 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-69. VDD\_MPU\_OPP\_100 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for MPU Voltage domains OPP100. Default comes from Efuse.

### 3.2.68 VDD\_MPU\_OPP\_120 Register (offset = 778h) [reset = 0h]

VDD\_MPU\_OPP\_120 is shown in [Figure 3-69](#) and described in [Table 3-70](#).

Ntarget value for OPP120.

**Figure 3-69. VDD\_MPU\_OPP\_120 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-70. VDD\_MPU\_OPP\_120 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for MPU Voltage domains OPP119. Default comes from Efuse.

**3.2.69 VDD\_MPU\_OPP\_166 Register (offset = 77Ch) [reset = 0h]**

VDD\_MPU\_OPP\_166 is shown in [Figure 3-70](#) and described in [Table 3-71](#).

Ntarget value for OPP166.

**Figure 3-70. VDD\_MPU\_OPP\_166 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-71. VDD\_MPU\_OPP\_166 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for MPU Voltage domains OPPTURBO. Default comes from Efuse.

### 3.2.70 VDD\_HDVICP\_OPP\_050 Register (offset = 7A0h) [reset = 0h]

VDD\_HDVICP\_OPP\_050 is shown in [Figure 3-71](#) and described in [Table 3-72](#).

Ntarget value for OPP50.

**Figure 3-71. VDD\_HDVICP\_OPP\_050 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-72. VDD\_HDVICP\_OPP\_050 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for HDVICP Voltage domains OPP50. Default comes from Efuse.

### 3.2.71 VDD\_HDVICP\_OPP\_100 Register (offset = 7A4h) [reset = 0h]

VDD\_HDVICP\_OPP\_100 is shown in [Figure 3-72](#) and described in [Table 3-73](#).

Ntarget value for OPP100.

**Figure 3-72. VDD\_HDVICP\_OPP\_100 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-73. VDD\_HDVICP\_OPP\_100 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for HDVICP Voltage domains OPP100. Default comes from Efuse.

### 3.2.72 VDD\_HDVICP\_OPP\_120 Register (offset = 7A8h) [reset = 0h]

VDD\_HDVICP\_OPP\_120 is shown in [Figure 3-73](#) and described in [Table 3-74](#).

Ntarget value for OPP120.

**Figure 3-73. VDD\_HDVICP\_OPP\_120 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-74. VDD\_HDVICP\_OPP\_120 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for HDVICP Voltage domains OPP119. Default comes from Efuse.

### 3.2.73 VDD\_HDVICP\_OPP\_166 Register (offset = 7ACh) [reset = 0h]

VDD\_HDVICP\_OPP\_166 is shown in [Figure 3-74](#) and described in [Table 3-75](#).

Ntarget value for OPP166.

**Figure 3-74. VDD\_HDVICP\_OPP\_166 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-75. VDD\_HDVICP\_OPP\_166 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for HDVICP Voltage domains OPPTURBO. Default comes from Efuse.

### 3.2.74 VDD\_CORE\_OPP\_050 Register (offset = 7B8h) [reset = 0h]

VDD\_CORE\_OPP\_050 is shown in [Figure 3-75](#) and described in [Table 3-76](#).

Ntarget value for OPP50.

**Figure 3-75. VDD\_CORE\_OPP\_050 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-76. VDD\_CORE\_OPP\_050 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for CORE Voltage domains OPP50. Default comes from Efuse.




**3.2.75 VDD\_CORE\_OPP\_100 Register (offset = 7BCh) [reset = 0h]**

VDD\_CORE\_OPP\_100 is shown in [Figure 3-76](#) and described in [Table 3-77](#).

Ntarget value for OPP100.

**Figure 3-76. VDD\_CORE\_OPP\_100 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-77. VDD\_CORE\_OPP\_100 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for CORE Voltage domains OPP100. Default comes from Efuse.

### 3.2.76 VDD\_CORE\_OPP\_120 Register (offset = 7C0h) [reset = 0h]

VDD\_CORE\_OPP\_120 is shown in [Figure 3-77](#) and described in [Table 3-78](#).

Ntarget value for OPP120.

**Figure 3-77. VDD\_CORE\_OPP\_120 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-78. VDD\_CORE\_OPP\_120 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for CORE Voltage domains OPP119. Default comes from Efuse.

### 3.2.77 VDD\_CORE\_OPP\_166 Register (offset = 7C4h) [reset = 0h]

VDD\_CORE\_OPP\_166 is shown in [Figure 3-78](#) and described in [Table 3-79](#).

Ntarget value for OPP166.

**Figure 3-78. VDD\_CORE\_OPP\_166 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-79. VDD\_CORE\_OPP\_166 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	Reserved	R	0h	Reserved
23-0	NTARGET	R/W	0h	Ntarget value for CORE Voltage domains OPPTURBO. Default comes from Efuse.

### 3.2.78 BB\_SCALE Register (offset = 7D0h) [reset = 0h]

BB\_SCALE is shown in [Figure 3-79](#) and described in [Table 3-80](#).

Back Bias and Dynamic Core Voltage Scaling Register

**Figure 3-79. BB\_SCALE Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-80. BB\_SCALE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-12	Reserved	R	0h	Reserved
11-8	SCALE	R	0h	Dynamic Core Voltage Scaling For class 0 smart reflex. reset value from eFuse
7-2	Reserved	R	0h	Reserved
1-0	BBIAS	R	0h	BBIAS value from Efuse

### 3.2.79 USB\_VID\_PID Register (offset = 7F4h) [reset = 0h]

USB\_VID\_PID is shown in [Figure 3-80](#) and described in [Table 3-81](#).

This register reports the USB Vendor ID and Product ID.

**Figure 3-80. USB\_VID\_PID Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-81. USB\_VID\_PID Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-16	USB_VID	R	0h	USB Vendor ID
15-0	USB_PID	R	0h	USB Product ID

### 3.2.80 PCIE\_VID\_PID Register (offset = 7F8h) [reset = 0h]

PCIE\_VID\_PID is shown in [Figure 3-81](#) and described in [Table 3-82](#).

This register reports the PCIe Vendor ID and Product ID.

**Figure 3-81. PCIE\_VID\_PID Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-82. PCIE\_VID\_PID Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	PCIE_VID	R	0h	PCIE Vendor ID
15-0	PCIE_PID	R	0h	PCIE Product ID

### 3.2.81 PINCTRL Register (offset = 800h) [reset = 40000h]

PINCTRL is shown in [Figure 3-82](#) and described in [Table 3-83](#).

**Figure 3-82. PINCTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-83. PINCTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-20	Rsvd2		0h	Reserved-read returns 0
19	SLEWCTRL		0h	Select between Faster or Slower Slew rate. This field should be written with the default/reset value. Reset value is pad dependent. 0 = fast 1 = slow
18	RXACTIVE		0h	Input Enable Value for the PAD. Reset value is pad dependent. 0 = receiver disabled 1 = receiver enabled
17	PULLTYPESEL		0h	Pad Pullup / Pulldown Type Selection. Reset value is Pad dependent. 0 = Pulldown selected 1 = Pullup selected
16	PULLUDEN		0h	Pad Pullup / Pulldown Enable. Reset value is Pad dependent. 1 = Pullup / Pulldown disabled 0 = Pullup / Pulldown enabled
15-11	Rsvd		0h	Reserved Read returns 0
10-0	MUXMODE		0h	Pad Functional Signal Mux Select. Reset value is Pad dependent.

**3.2.82 CQDETECT\_STATUS Register (offset = E00h) [reset = 0h]**

CQDETECT\_STATUS is shown in [Figure 3-83](#) and described in [Table 3-84](#).

This register reports status of the IO voltage (1.8 or 3.3) for each domain.

**Figure 3-83. CQDETECT\_STATUS Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-84. CQDETECT\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-13	Rsvd		0h	Reserved. Read returns 0 Reset value: 0x0
12	CQO		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
11	CQN		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
10	CQM		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
9	CQL		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
8	CQI		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
7	CQH		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
6	CQG		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
5	CQF		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
4	CQE		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
3	CQD		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
2	CQC		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
1	CQB		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode
0	CQA		0h	0 IOs are 1.8V mode 1 IOs are 3.3V mode




### 3.2.83 DDR0\_IO\_CTRL Register (offset = E04h) [reset = 2131313h]

DDR0\_IO\_CTRL is shown in [Figure 3-84](#) and described in [Table 3-85](#).

This register controls the DDR0 s IO characteristics e.g. DDR type, impedance, slew rate and pull control.

**Figure 3-84. DDR0\_IO\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-85. DDR0\_IO\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DDR3_RST_DEF_VAL		0h	DDR3 reset default value
30	DDR_WUCLK_DISABLE		0h	Disables the slow clock to WUCLKIN and ISOCLKIN of DDR0 and DDR1 emif SS and I/O s (required fro proper initialization, after which clock could be shut off). 0 = free running SLOW (32k) clock 1 = clock is synchronously gated
29	Rsvd4		0h	Reserved Read returns 0
28	mDDR_SEL		0h	Selects the PHY to work in mDDR mode
27-26	CKE_PULL		0h	Selects the pull of CKE pin
25-24	DATA_PULL		0h	Selects the pull of data pins
23-21	Rsvd3		0h	Reserved-read returns 0
20-19	CS_SLEW		0h	Selects the slew rate of CS pins
18-16	CS_IMPEDENCE		0h	Selects the impedance of chip select pins
15-13	Rsvd2		0h	Reserved Read returns 0
12-11	CMD_SLEW		0h	Selects the slew rate of command/address pins
10-8	CMD_IMPEDENCE		0h	Selects the impedance of command/address pins
7-5	Rsvd		0h	Reserved Read returns 0
4-3	DATA_SLEW		0h	Selects the slew rate of data pins
2-0	DATA_IMPEDENCE		0h	Selects the impedance of data pins

**3.2.84 DDR1\_IO\_CTRL Register (offset = E08h) [reset = 2131313h]**

DDR1\_IO\_CTRL is shown in [Figure 3-85](#) and described in [Table 3-86](#).

DDR1 IO Control Register

**Figure 3-85. DDR1\_IO\_CTRL Register**

31	30	29	28	27	26	25	24
DDR3_RST_DEF_VAL	Rsvd4		mDDR_SEL	CKE_PULL		DATA_PULL	
23	22	21	20	19	18	17	16
Rsvd3			CS_SLEW		CS_IMPEDENCE		
15	14	13	12	11	10	9	8
Rsvd2			CMD_SLEW		CMD_IMPEDENCE		
7	6	5	4	3	2	1	0
Rsvd			DATA_SLEW		DATA_IMPEDENCE		

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-86. DDR1\_IO\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DDR3_RST_DEF_VAL		0h	DDR3 reset default value
30-29	Rsvd4		0h	Reserved Read returns 0
28	mDDR_SEL		0h	Selects the PHY to work in mDDR mode
27-26	CKE_PULL		0h	Selects the pull of CKE pin
25-24	DATA_PULL		0h	Selects the pull of data pins
23-21	Rsvd3		0h	Reserved-read returns 0
20-19	CS_SLEW		0h	Selects the slew rate of CS pins
18-16	CS_IMPEDENCE		0h	Selects the impedance of chip select pins
15-13	Rsvd2		0h	Reserved Read returns 0
12-11	CMD_SLEW		0h	Selects the slew rate of command/address pins
10-8	CMD_IMPEDENCE		0h	Selects the impedance of command/address pins
7-5	Rsvd		0h	Reserved Read returns 0
4-3	DATA_SLEW		0h	Selects the slew rate of data pins
2-0	DATA_IMPEDENCE		0h	Selects the impedance of data pins

**3.2.85 DDR\_VTP\_CTRL\_0 Register (offset = E0Ch) [reset = 7h]**

DDR\_VTP\_CTRL\_0 is shown in [Figure 3-86](#) and described in [Table 3-87](#).

This register controls the DDR VTP0.

**Figure 3-86. DDR\_VTP\_CTRL\_0 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-87. DDR\_VTP\_CTRL\_0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-23	Rsvd3		0h	reserved-read returns 0
22-16	PCIN		0h	P values from efuse or MMR. Reset value from eFuse
15	Rsvd2		0h	Reserved-read returns 0
14-8	NCIN		0h	N values from efuse or MMR. Reset value from eFuse
7	Rsvd		0h	Reserved-read returns 0
6	ENABLE		0h	active high enable
5	READY		0h	1 if training sequence complete
4	LOCK		0h	High freeze dynamic update, PWRDN controller
3-1	FILTER		0h	Digital filter bits
0	CLRz		0h	clears flops, start count again, after low going pulse

### 3.2.86 DDR\_VTP\_CTRL\_1 Register (offset = E10h) [reset = 0h]

DDR\_VTP\_CTRL\_1 is shown in Figure 3-87 and described in Table 3-88.

DDR\_VTP\_CTRL\_1 Control Register

**Figure 3-87. DDR\_VTP\_CTRL\_1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-88. DDR\_VTP\_CTRL\_1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-23	Rsvd3			Reserved-read returns 0
22-16	PCIN			P values from efuse or MMR
15	Rsvd2			Reserved-read returns 0
14-8	NCIN			N values from efuse or MMR
7	Rsvd			Reserved-read returns 0
6	ENABLE			active high enable
5	READY			1 if training sequence complete
4	LOCK			high freeze dynamic update, pwrdrn controller
3-1	FILTER			Digital filter bits
0	CLRz			clears flops, start count again, after low going pulse

### 3.2.87 VREF\_CTRL Register (offset = E14h) [reset = 0h]

VREF\_CTRL is shown in [Figure 3-88](#) and described in [Table 3-89](#).

This register controls the VREF of the DDR interface(s).

**Figure 3-88. VREF\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-89. VREF\_CTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-13	Rsvd3		0h	Reserved-read returns 0
12-8	Rsvd2		0h	Reserved
7-5	Rsvd		0h	Reserved-read returns 0
4-3	DDR0_VREF_CCAP		0h	select for coupling cap for DDR10
2-1	DDR0_VREF_TAP		0h	select for int ref for DDR0
0	DDR0_VREF_EN		0h	active high internal reference enable for DDR0

### 3.2.88 SERDES\_REFCLK\_CTL Register (offset = E24h) [reset = 3h]

SERDES\_REFCLK\_CTL is shown in [Figure 3-89](#) and described in [Table 3-90](#).

This register controls the refclk for the SerDes block s IO power down.

**Figure 3-89. SERDES\_REFCLK\_CTL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-90. SERDES\_REFCLK\_CTL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-2	Rsvd		0h	Reserved-read returns 0
1	PWRDN_SE		0h	Power down both refclk/n single ended receiver
0	PWRDN		0h	Power down both refclk/n receiver

### 3.2.89 Media\_Controller\_INTMUX\_0\_3 Register (offset = F54h) [reset = 0h]

Media\_Controller\_INTMUX\_0\_3 is shown in [Figure 3-90](#) and described in [Table 3-91](#).

This register controls Media Controller interrupt assignment for interrupts through 0 to 3

**Figure 3-90. Media\_Controller\_INTMUX\_0\_3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-91. Media\_Controller\_INTMUX\_0\_3 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved -Read returns 0
30-24	INT_MUX_3		0h	Interrupt mux 3
23	Rsvd3		0h	Reserved-Read returns 0
22-16	INT_MUX_2		0h	Interrupt mux 2
15	Rsvd2		0h	Reserved-Read returns 0
14-8	INT_MUX_1		0h	Interrupt mux 1
7	Rsvd		0h	Reserved-Read returns 0
6-0	INT_MUX_0		0h	Interrupt mux 0

### 3.2.90 Media\_Controller\_INTMUX\_4\_7 Register (offset = F58h) [reset = 0h]

Media\_Controller\_INTMUX\_4\_7 is shown in [Figure 3-91](#) and described in [Table 3-92](#).

This register controls Media Controller interrupt assignment for interrupts through 4 to 7

**Figure 3-91. Media\_Controller\_INTMUX\_4\_7 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-92. Media\_Controller\_INTMUX\_4\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd8		0h	Reserved -Read returns 0
30-24	INT_MUX_7		0h	Interrupt mux 7
23	Rsvd7		0h	Reserved-Read returns 0
22-16	INT_MUX_6		0h	Interrupt mux 6
15	Rsvd6		0h	Reserved-Read returns 0
14-8	INT_MUX_5		0h	Interrupt mux 5
7	Rsvd5		0h	Reserved-Read returns 0
6-0	INT_MUX_4		0h	Interrupt mux 4




### 3.2.91 Media\_Controller\_INTMUX\_8\_11 Register (offset = F5Ch) [reset = 0h]

Media\_Controller\_INTMUX\_8\_11 is shown in [Figure 3-92](#) and described in [Table 3-93](#).

This register controls Media Controller interrupt assignment for interrupts through 8 to 11

**Figure 3-92. Media\_Controller\_INTMUX\_8\_11 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-93. Media\_Controller\_INTMUX\_8\_11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved -Read returns 0
30-24	INT_MUX_11		0h	Interrupt mux 11
23	Rsvd3		0h	Reserved-Read returns 0
22-16	INT_MUX_10		0h	Interrupt mux 10
15	Rsvd2		0h	Reserved-Read returns 0
14-8	INT_MUX_9		0h	Interrupt mux 9
7	Rsvd		0h	Reserved-Read returns 0
6-0	INT_MUX_8		0h	Interrupt mux 8

**3.2.92 Media\_Controller\_INTMUX\_12\_15 Register (offset = F60h) [reset = 0h]**

Media\_Controller\_INTMUX\_12\_15 is shown in [Figure 3-93](#) and described in [Table 3-94](#).

This register controls Media Controller interrupt assignment for interrupts through 12 to 15

**Figure 3-93. Media\_Controller\_INTMUX\_12\_15 Register**

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset
**Table 3-94. Media\_Controller\_INTMUX\_12\_15 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved -Read returns 0
30-24	INT_MUX_15		0h	Interrupt mux 15
23	Rsvd3		0h	Reserved-Read returns 0
22-16	INT_MUX_14		0h	Interrupt mux 14
15	Rsvd2		0h	Reserved-Read returns 0
14-8	INT_MUX_13		0h	Interrupt mux 13
7	Rsvd		0h	Reserved-Read returns 0
6-0	INT_MUX_12		0h	Interrupt mux 12

### 3.2.93 Media\_Controller\_INTMUX\_16\_19 Register (offset = F64h) [reset = 0h]

Media\_Controller\_INTMUX\_16\_19 is shown in [Figure 3-94](#) and described in [Table 3-95](#).

This register controls Media Controller interrupt assignment for interrupts through 16 to 19

**Figure 3-94. Media\_Controller\_INTMUX\_16\_19 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-95. Media\_Controller\_INTMUX\_16\_19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd3		0h	Reserved -Read returns 0
30-24	INT_MUX_19		0h	Interrupt mux 19
23	Rsvd2		0h	Reserved-Read returns 0
22-16	INT_MUX_18		0h	Interrupt mux 18
15	Rsvd1		0h	Reserved-Read returns 0
14-8	INT_MUX_17		0h	Interrupt mux 17
7	Rsvd		0h	Reserved-Read returns 0
6-0	INT_MUX_16		0h	Interrupt mux 16

**3.2.94 Media\_Controller\_INTMUX\_20\_23 Register (offset = F68h) [reset = 0h]**

Media\_Controller\_INTMUX\_20\_23 is shown in [Figure 3-95](#) and described in [Table 3-96](#).

This register controls Media Controller interrupt assignment for interrupts through 20 to 23

**Figure 3-95. Media\_Controller\_INTMUX\_20\_23 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-96. Media\_Controller\_INTMUX\_20\_23 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved -Read returns 0
30-24	INT_MUX_23		0h	Interrupt mux 23
23	Rsvd3		0h	Reserved-Read returns 0
22-16	INT_MUX_22		0h	Interrupt mux 22
15	Rsvd2		0h	Reserved-Read returns 0
14-8	INT_MUX_21		0h	Interrupt mux 21
7	Rsvd		0h	Reserved-Read returns 0
6-0	INT_MUX_20		0h	Interrupt mux 20

### 3.2.95 Media\_Controller\_INTMUX\_24\_27 Register (offset = F6Ch) [reset = 0h]

Media\_Controller\_INTMUX\_24\_27 is shown in [Figure 3-96](#) and described in [Table 3-97](#).

This register controls Media Controller interrupt assignment for interrupts through 24 to 27

**Figure 3-96. Media\_Controller\_INTMUX\_24\_27 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-97. Media\_Controller\_INTMUX\_24\_27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_27		0h	Interrupt mux 27
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_26		0h	Interrupt mux 26
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_25		0h	Interrupt mux 25
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_24		0h	Interrupt mux 24

**3.2.96 Media\_Controller\_INTMUX\_28\_31 Register (offset = F70h) [reset = 0h]**

Media\_Controller\_INTMUX\_28\_31 is shown in [Figure 3-97](#) and described in [Table 3-98](#).

This register controls Media Controller interrupt assignment for interrupts through 28 to 31

**Figure 3-97. Media\_Controller\_INTMUX\_28\_31 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-98. Media\_Controller\_INTMUX\_28\_31 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_31		0h	Interrupt mux 31
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_30		0h	Interrupt mux 30
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_29		0h	Interrupt mux 29
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_28		0h	Interrupt mux 28

### 3.2.97 Media\_Controller\_INTMUX\_32\_35 Register (offset = F74h) [reset = 0h]

Media\_Controller\_INTMUX\_32\_35 is shown in [Figure 3-98](#) and described in [Table 3-99](#).

This register controls Media Controller interrupt assignment for interrupts through 32 to 35

**Figure 3-98. Media\_Controller\_INTMUX\_32\_35 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-99. Media\_Controller\_INTMUX\_32\_35 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_35		0h	Interrupt mux 35
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_34		0h	Interrupt mux 34
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_33		0h	Interrupt mux 33
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_32		0h	Interrupt mux 32

**3.2.98 Media\_Controller\_INTMUX\_36\_39 Register (offset = F78h) [reset = 0h]**

Media\_Controller\_INTMUX\_36\_39 is shown in [Figure 3-99](#) and described in [Table 3-100](#).

This register controls Media Controller interrupt assignment for interrupts through 36 to 39

**Figure 3-99. Media\_Controller\_INTMUX\_36\_39 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-100. Media\_Controller\_INTMUX\_36\_39 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_39		0h	Interrupt mux 39
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_38		0h	Interrupt mux 38
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_37		0h	Interrupt mux 37
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_36		0h	Interrupt mux 36




### 3.2.99 Media\_Controller\_INTMUX\_40\_43 Register (offset = F7Ch) [reset = 0h]

Media\_Controller\_INTMUX\_40\_43 is shown in [Figure 3-100](#) and described in [Table 3-101](#).

This register controls Media Controller interrupt assignment for interrupts through 40 to 43

**Figure 3-100. Media\_Controller\_INTMUX\_40\_43 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-101. Media\_Controller\_INTMUX\_40\_43 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_43		0h	Interrupt mux 43
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_42		0h	Interrupt mux 42
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_41		0h	Interrupt mux 41
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_40		0h	Interrupt mux 40

**3.2.100 Media\_Controller\_INTMUX\_44\_47 Register (offset = F80h) [reset = 0h]**

Media\_Controller\_INTMUX\_44\_47 is shown in [Figure 3-101](#) and described in [Table 3-102](#).

This register controls Media Controller interrupt assignment for interrupts through 44 to 47

**Figure 3-101. Media\_Controller\_INTMUX\_44\_47 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-102. Media\_Controller\_INTMUX\_44\_47 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_47		0h	Interrupt mux 47
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_46		0h	Interrupt mux 46
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_45		0h	Interrupt mux 45
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_44		0h	Interrupt mux 44

### 3.2.101 Media\_Controller\_INTMUX\_48\_51 Register (offset = F84h) [reset = 0h]

Media\_Controller\_INTMUX\_48\_51 is shown in [Figure 3-102](#) and described in [Table 3-103](#).

This register controls Media Controller interrupt assignment for interrupts through 48 to 51

**Figure 3-102. Media\_Controller\_INTMUX\_48\_51 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-103. Media\_Controller\_INTMUX\_48\_51 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_51		0h	Interrupt mux 51
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_50		0h	Interrupt mux 50
15	Rsvd2		0h	Reserved - Read returns 0
14-8	INT_MUX_49		0h	Interrupt mux 49
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_48		0h	Interrupt mux 48

### 3.2.102 Media\_Controller\_INTMUX\_52\_55 Register (offset = F88h) [reset = 0h]

Media\_Controller\_INTMUX\_52\_55 is shown in [Figure 3-103](#) and described in [Table 3-104](#).

This register controls Media Controller interrupt assignment for interrupts through 52 to 55

**Figure 3-103. Media\_Controller\_INTMUX\_52\_55 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-104. Media\_Controller\_INTMUX\_52\_55 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd4		0h	Reserved - Read returns 0
30-24	INT_MUX_55		0h	Interrupt mux 55
23	Rsvd3		0h	Reserved - Read returns 0
22-16	INT_MUX_54		0h	Interrupt mux 54
15	Rsvd2		0h	Reserved -Read returns 0
14-8	INT_MUX_53		0h	Interrupt mux 53
7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_52		0h	Interrupt mux 52

### 3.2.103 Media\_Controller\_INTMUX\_56 Register (offset = F8Ch) [reset = 0h]

Media\_Controller\_INTMUX\_56 is shown in [Figure 3-104](#) and described in [Table 3-105](#).

This register controls Media Controller interrupt assignment for interrupt number 56.

**Figure 3-104. Media\_Controller\_INTMUX\_56 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-105. Media\_Controller\_INTMUX\_56 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-7	Rsvd		0h	Reserved - Read returns 0
6-0	INT_MUX_56		0h	Interrupt mux 56

### 3.2.104 EDMA3CC\_EVTMUX\_0\_3 Register (offset = F90h) [reset = 0h]

EDMA3CC\_EVTMUX\_0\_3 is shown in [Figure 3-105](#) and described in [Table 3-106](#).

This register controls EDMA3CC Event mux assignment for event no 0 to 3

**Figure 3-105. EDMA3CC\_EVTMUX\_0\_3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-106. EDMA3CC\_EVTMUX\_0\_3 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-30	Rsvd		0h	Reserved - Read returns 0
29-24	EVT_MUX_3		0h	Event mux for EDMA3CC s event number 3
23-22	Rsvd4		0h	Reserved - Read returns 0
21-16	EVT_MUX_2		0h	Event mux for EDMA3CC s event number 2
15-14	Rsvd3		0h	Reserved - Read returns 0
13-8	EVT_MUX_1		0h	Event mux for EDMA3CC s event number 1
7-6	Rsvd2		0h	Reserved - Read returns 0
5-0	EVT_MUX_0		0h	Event mux for EDMA3CC s event number 0

### 3.2.105 EDMA3CC\_EVTMUX\_4\_7 Register (offset = F94h) [reset = 0h]

EDMA3CC\_EVTMUX\_4\_7 is shown in [Figure 3-106](#) and described in [Table 3-107](#).

This register controls EDMA3CC Event mux assignment for event no 4 to 7

**Figure 3-106. EDMA3CC\_EVTMUX\_4\_7 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-107. EDMA3CC\_EVTMUX\_4\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved-Read returns 0
29-24	EVT_MUX_7		0h	Event mux for EDMA3CC s event number 7
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_6		0h	Event mux for EDMA3CC s event number 6
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_5		0h	Event mux for EDMA3CC s event number 5
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_4		0h	Event mux for EDMA3CC s event number 4

**3.2.106 EDMA3CC\_EVTMUX\_8\_11 Register (offset = F98h) [reset = 0h]**

EDMA3CC\_EVTMUX\_8\_11 is shown in [Figure 3-107](#) and described in [Table 3-108](#).

This register controls EDMA3CC Event mux assignment for event no 8 to 11

**Figure 3-107. EDMA3CC\_EVTMUX\_8\_11 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-108. EDMA3CC\_EVTMUX\_8\_11 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_11		0h	Event mux for EDMA3CC s event number 11
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_10		0h	Event mux for EDMA3CC s event number 10
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_9		0h	Event mux for EDMA3CC s event number 9
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_8		0h	Event mux for EDMA3CC s event number 8




### 3.2.107 EDMA3CC\_EVTMUX\_12\_15 Register (offset = F9Ch) [reset = 0h]

EDMA3CC\_EVTMUX\_12\_15 is shown in [Figure 3-108](#) and described in [Table 3-109](#).

This register controls EDMA3CC Event mux assignment for event no 12 to 15

**Figure 3-108. EDMA3CC\_EVTMUX\_12\_15 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-109. EDMA3CC\_EVTMUX\_12\_15 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_15		0h	Event mux for EDMA3CC s event number 15
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_14		0h	Event mux for EDMA3CC s event number 14
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_13		0h	Event mux for EDMA3CC s event number 13
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_12		0h	Event mux for EDMA3CC s event number 12

**3.2.108 EDMA3CC\_EVTMUX\_16\_19 Register (offset = FA0h) [reset = 0h]**

EDMA3CC\_EVTMUX\_16\_19 is shown in [Figure 3-109](#) and described in [Table 3-110](#).

This register controls EDMA3CC Event mux assignment for event no 16 to 19

**Figure 3-109. EDMA3CC\_EVTMUX\_16\_19 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-110. EDMA3CC\_EVTMUX\_16\_19 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_19		0h	Event mux for EDMA3CC s event number 19
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_18		0h	Event mux for EDMA3CC s event number 18
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_17		0h	Event mux for EDMA3CC s event number 17
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_16		0h	Event mux for EDMA3CC s event number 16

### 3.2.109 EDMA3CC\_EVTMUX\_20\_23 Register (offset = FA4h) [reset = 0h]

EDMA3CC\_EVTMUX\_20\_23 is shown in [Figure 3-110](#) and described in [Table 3-111](#).

This register controls EDMA3CC Event mux assignment for event no 20 to 23

**Figure 3-110. EDMA3CC\_EVTMUX\_20\_23 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-111. EDMA3CC\_EVTMUX\_20\_23 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_23		0h	Event mux for EDMA3CC s event number 23
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_22		0h	Event mux for EDMA3CC s event number 22
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_21		0h	Event mux for EDMA3CC s event number 17
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_20		0h	Event mux for EDMA3CC s event number 20

**3.2.110 EDMA3CC\_EVTMUX\_24\_27 Register (offset = FA8h) [reset = 0h]**

EDMA3CC\_EVTMUX\_24\_27 is shown in [Figure 3-111](#) and described in [Table 3-112](#).

This register controls EDMA3CC Event mux assignment for event no 24 to 27

**Figure 3-111. EDMA3CC\_EVTMUX\_24\_27 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-112. EDMA3CC\_EVTMUX\_24\_27 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_27		0h	Event mux for EDMA3CC s event number 27
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_26		0h	Event mux for EDMA3CC s event number 26
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_25		0h	Event mux for EDMA3CC s event number 25
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_24		0h	Event mux for EDMA3CC s event number 24

### 3.2.111 EDMA3CC\_EVTMUX\_28\_31 Register (offset = FACH) [reset = 0h]

EDMA3CC\_EVTMUX\_28\_31 is shown in [Figure 3-112](#) and described in [Table 3-113](#).

This register controls EDMA3CC Event mux assignment for event no 28 to 31

**Figure 3-112. EDMA3CC\_EVTMUX\_28\_31 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-113. EDMA3CC\_EVTMUX\_28\_31 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_31		0h	Event mux for EDMA3CC s event number 31
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_30		0h	Event mux for EDMA3CC s event number 30
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_29		0h	Event mux for EDMA3CC s event number 29
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_28		0h	Event mux for EDMA3CC s event number 28

**3.2.112 EDMA3CC\_EVTMUX\_32\_35 Register (offset = FB0h) [reset = 0h]**

EDMA3CC\_EVTMUX\_32\_35 is shown in [Figure 3-113](#) and described in [Table 3-114](#).

This register controls EDMA3CC Event mux assignment for event no 32 to 35

**Figure 3-113. EDMA3CC\_EVTMUX\_32\_35 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-114. EDMA3CC\_EVTMUX\_32\_35 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_35		0h	Event mux for EDMA3CC s event number 35
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_34		0h	Event mux for EDMA3CC s event number 30
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_33		0h	Event mux for EDMA3CC s event number 33
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_32		0h	Event mux for EDMA3CC s event number 32

### 3.2.113 EDMA3CC\_EVTMUX\_36\_39 Register (offset = FB4h) [reset = 0h]

EDMA3CC\_EVTMUX\_36\_39 is shown in [Figure 3-114](#) and described in [Table 3-115](#).

This register controls EDMA3CC Event mux assignment for event no 36 to 39

**Figure 3-114. EDMA3CC\_EVTMUX\_36\_39 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-115. EDMA3CC\_EVTMUX\_36\_39 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_39		0h	Event mux for EDMA3CC s event number 39
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_38		0h	Event mux for EDMA3CC s event number 38
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_37		0h	Event mux for EDMA3CC s event number 37
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_36		0h	Event mux for EDMA3CC s event number 36

**3.2.114 EDMA3CC\_EVTMUX\_40\_43 Register (offset = FB8h) [reset = 0h]**

EDMA3CC\_EVTMUX\_40\_43 is shown in [Figure 3-115](#) and described in [Table 3-116](#).

This register controls EDMA3CC Event mux assignment for event no 40 to 43

**Figure 3-115. EDMA3CC\_EVTMUX\_40\_43 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-116. EDMA3CC\_EVTMUX\_40\_43 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_43		0h	Event mux for EDMA3CC s event number 43
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_42		0h	Event mux for EDMA3CC s event number 42
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_41		0h	Event mux for EDMA3CC s event number 41
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_40		0h	Event mux for EDMA3CC s event number 40




### 3.2.115 EDMA3CC\_EVTMUX\_44\_47 Register (offset = FBCh) [reset = 0h]

EDMA3CC\_EVTMUX\_44\_47 is shown in [Figure 3-116](#) and described in [Table 3-117](#).

This register controls EDMA3CC Event mux assignment for event no 44 to 47.

**Figure 3-116. EDMA3CC\_EVTMUX\_44\_47 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-117. EDMA3CC\_EVTMUX\_44\_47 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd8		0h	Reserved - Read returns 0
29-24	EVT_MUX_47		0h	Event mux for EDMA3CC s event number 47
23-22	Rsvd7		0h	Reserved - Read returns 0
21-16	EVT_MUX_46		0h	Event mux for EDMA3CC s event number 46
15-14	Rsvd6		0h	Reserved - Read returns 0
13-8	EVT_MUX_45		0h	Event mux for EDMA3CC s event number 45
7-6	Rsvd5		0h	Reserved - Read returns 0
5-0	EVT_MUX_44		0h	Event mux for EDMA3CC s event number 44

**3.2.116 EDMA3CC\_EVTMUX\_48\_51 Register (offset = FC0h) [reset = 0h]**

EDMA3CC\_EVTMUX\_48\_51 is shown in [Figure 3-117](#) and described in [Table 3-118](#).

This register controls EDMA3CC Event mux assignment for event no 48 to 51

**Figure 3-117. EDMA3CC\_EVTMUX\_48\_51 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-118. EDMA3CC\_EVTMUX\_48\_51 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_51		0h	Event mux for EDMA3CC s event number 51
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_50		0h	Event mux for EDMA3CC s event number 50
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_49		0h	Event mux for EDMA3CC s event number 49
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_48		0h	Event mux for EDMA3CC s event number 48

### 3.2.117 EDMA3CC\_EVTMUX\_52\_55 Register (offset = FC4h) [reset = 0h]

EDMA3CC\_EVTMUX\_52\_55 is shown in [Figure 3-118](#) and described in [Table 3-119](#).

This register controls EDMA3CC Event mux assignment for event no 52 to 55

**Figure 3-118. EDMA3CC\_EVTMUX\_52\_55 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-119. EDMA3CC\_EVTMUX\_52\_55 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_55		0h	Event mux for EDMA3CC s event number 55
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_54		0h	Event mux for EDMA3CC s event number 54
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_53		0h	Event mux for EDMA3CC s event number 53
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_52		0h	Event mux for EDMA3CC s event number 52

**3.2.118 EDMA3CC\_EVTMUX\_56\_59 Register (offset = FC8h) [reset = 0h]**

EDMA3CC\_EVTMUX\_56\_59 is shown in [Figure 3-119](#) and described in [Table 3-120](#).

This register controls EDMA3CC Event mux assignment for event no 56 to 59

**Figure 3-119. EDMA3CC\_EVTMUX\_56\_59 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-120. EDMA3CC\_EVTMUX\_56\_59 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_59		0h	Event mux for EDMA3CC s event number 59
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_58		0h	Event mux for EDMA3CC s event number 58
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_57		0h	Event mux for EDMA3CC s event number 57
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_56		0h	Event mux for EDMA3CC s event number 56

### 3.2.119 EDMA3CC\_EVTMUX\_60\_63 Register (offset = FCCh) [reset = 0h]

EDMA3CC\_EVTMUX\_60\_63 is shown in [Figure 3-120](#) and described in [Table 3-121](#).

This register controls EDMA3CC Event mux assignment for event no 60 to 63

**Figure 3-120. EDMA3CC\_EVTMUX\_60\_63 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-121. EDMA3CC\_EVTMUX\_60\_63 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-30	Rsvd4		0h	Reserved - Read returns 0
29-24	EVT_MUX_63		0h	Event mux for EDMA3CC s event number 63
23-22	Rsvd3		0h	Reserved - Read returns 0
21-16	EVT_MUX_62		0h	Event mux for EDMA3CC s event number 62
15-14	Rsvd2		0h	Reserved - Read returns 0
13-8	EVT_MUX_61		0h	Event mux for EDMA3CC s event number 61
7-6	Rsvd		0h	Reserved - Read returns 0
5-0	EVT_MUX_60		0h	Event mux for EDMA3CC s event number 60

### 3.2.120 TIMER\_EVTCAPT Register (offset = FD0h) [reset = 0h]

TIMER\_EVTCAPT is shown in [Figure 3-121](#) and described in [Table 3-122](#).

This register controls which internal Timer or DMA event sources are mapped to Timer 5/6/7 event capture inputs. RKC TODO elaborate on event map.

**Figure 3-121. TIMER\_EVTCAPT Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-122. TIMER\_EVTCAPT Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-22	Rsvd3			Reserved - Read returns 0
21-16	TIMER7_EVTCAPT			Timer 7 event capture mux
15-14	Rsvd2			Reserved - Read returns 0
13-8	TIMER6_EVTCAPT			Timer 6 event capture mux
7-6	Rsvd			Reserved - Read returns 0
5-0	TIMER5_EVTCAPT			Timer 5 event capture mux

### 3.2.121 GPIO\_MUX Register (offset = FD4h) [reset = 0h]

GPIO\_MUX is shown in [Figure 3-122](#) and described in [Table 3-123](#).

This register controls the input source for GPIO1\_0 to GPIO1\_5 inputs. The input source can either come from the device pin (as a GPIO), or from an internal interrupt source.

**Figure 3-122. GPIO\_MUX Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-123. GPIO\_MUX Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-6	Rsvd		0h	Reserved-Read returns 0
5	GPIO1_5_MUX		0h	GPIO1_5 input coming from 0 GPIO1_5 pad 1 USB1 charge detect read-write 0 = 0 read-write 1 = 1
4	GPIO1_4_MUX		0h	GPIO1_4 input coming from 0 GPIO1_4 pad 1 USB0 charge detect read-write 0 = 0 read-write 1 = 1
3	GPIO1_3_MUX		0h	GPIO1_3 input coming from 0 GPIO1_3 pad 1 bandgap1 Tshut read-write 0 = 0 read-write 1 = 1
2	GPIO1_2_MUX		0h	GPIO1_2 input coming from 0 GPIO1_2 pad 1 bandgap0 Tshut read-write 0 = 0 read-write 1 = 1
1	GPIO1_1_MUX		0h	GPIO1_1 input coming from 0 GPIO1_1 pad 1 vdac_tvint (tv detect) read-write 0 = 0 read-write 1 = 1
0	GPIO1_0_MUX		0h	GPIO1_0 input coming from 0 GPIO1_0 pad 1 vdac_tvint (tv detect) read-write 0 = 0 read-write 1 = 1

### 3.2.122 ECAP\_EVT\_CAPT Register (offset = FDCh) [reset = 0h]

ECAP\_EVT\_CAPT is shown in Figure 3-123 and described in Table 3-124.

This register controls which internal Timer or DMA event sources are mapped to ECAP event capture inputs. RKC TODO elaborate on event map.

**Figure 3-123. ECAP\_EVT\_CAPT Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-124. ECAP\_EVT\_CAPT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-22	Reserved		0h	Reserved
21-16	ECAP2_EVTCAPT		0h	ECAP2 event capture mux
15-14	Reserved		0h	Reserved
13-8	ECAP1_EVTCAPT		0h	ECAP1 event capture mux
7-6	Reserved		0h	Reserved
5-0	ECAP0_EVTCAPT		0h	ECAP0 event capture mux




### 3.2.123 RESET\_ISO Register (offset = 1000h) [reset = 0h]

RESET\_ISO is shown in [Figure 3-124](#) and described in [Table 3-125](#).

This register controls the reset isolation operation for the Ethernet Subsystem.

**Figure 3-124. RESET\_ISO Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-125. RESET\_ISO Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-4	Rsvd		0h	Reserved, driven low.
3	RMIISO1		0h	1: PINCNTL registers related to RMIISO1, RMIISO0 and MDIO are only reset by Power on Reset (POR).
2	RMIISO0		0h	1: PINCNTL registers related to RMIISO1, RMIISO0, RMIISO0 and MDIO are only reset by Power on Reset (POR).
1	GMIIISO		0h	1: PINCNTL registers related to GMIIISO, GMIIISO1, and MDIO are only reset by Power on Reset (POR).
0	ISOCONTROL		0h	0 Ethernet Switch is not isolated 1 Ethernet Switch is isolated. Exactly one bit of either the GMIIISO, RMIISO0, or RMIISO1 should be set in this mode.

### 3.2.124 HDMI\_PHY\_CTRL Register (offset = 1300h) [reset = 0h]

HDMI\_PHY\_CTRL is shown in Figure 3-125 and described in Table 3-126.

HDMI\_PHY\_CTRL Register

**Figure 3-125. HDMI\_PHY\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-126. HDMI\_PHY\_CTRL Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-2	Rsvd		0h	Reserved-read returns 0
1	PD_PULLUPDET		0h	0 Enables the low power Rx detection functionality 1 Disables the low power Rx detection functionality"
0	ENBYPASSCLK		0h	Selects HFBYPASSCLK instead of HFBITCLK 0 Use HFBITCLK 1 use HFBYPASSCLK

### 3.2.125 DCAN\_RX\_CNTRL Register (offset = 1318h) [reset = 0h]

DCAN\_RX\_CNTRL is shown in [Figure 3-126](#) and described in [Table 3-127](#).

This register controls the pin muxing of the DCAN0\_RX\_IN vs RTC\_EXT\_WAKEUP[0] and DCAN1\_RX\_IN vs RTC\_EXT\_WAKEUP[1].

**Figure 3-126. DCAN\_RX\_CNTRL Register**




LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-127. DCAN\_RX\_CNTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Rsvd		0h	Reserved
1	DCAN_1_RXD_MUX		0h	DCAN1_RX_IN vs RTC_EXT_WAKEUP[1] pin mux control read-write 0 = Pin functions as DCAN1_RX_IN. read-write 1 = Pin functions as RTC_EXT_WAKEUP[1]
0	DCAN_0_RXD_MUX		0h	DCAN0_RX_IN vs RTC_EXT_WAKEUP[0] pin mux control read-write 0 = Pin functions as DCAN0_RX_IN. read-write 1 = Pin functions as RTC_EXT_WAKEUP[0]

**3.2.126 SMA1 Register (offset = 131Ch) [reset = 0h]**

SMA1 is shown in [Figure 3-128](#) and described in [Table 3-129](#).

**Figure 3-127. SMA1 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-128. SMA1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-11	Reserved	R	0h	Reserved
10	Ethernet_SERDESSRC	R/W	0h	This controls the selection of Serdes as the clock source for Ethernet. 0: SATA0 Serdes is the clock source. 1: Reserved.
9	DVO2_CLKINV	R/W	0h	This controls the clock inversion of the DVO2 output clock. 0: Clock is inverted. 1: Clock is not inverted.
8	DVO1_CLKINV	RW	0h	This controls the clock inversion of the DVO1 output clock. 0: Clock is inverted. 1: Clock is not inverted.
7-6	RGMII_CLKSRC	R/W	0h	RGMII/RMII clock source. 0: Clock is sourced from SATA Serdes. 1: Clock is sourced from cpts_rft_clk (with an in-line device-by-5 divider).
5-4	GMII_CLKSRC	R/W	0h	GMII clock source. 0: Clock is sourced from SATA Serdes. 1: Clock is sourced from cpts_rft_clk (with an in-line device-by-2 divider).
3	USB_CLKDIS	R/W	0h	0: Normal operation 1: Clock is disabled
2	PCIE_CLKDIS	R/W	0h	0: Normal operation 1: Clock is disabled
1	Reserved	R	1h	Write 1 to this register.
0	FDIF_CLKDIS	R/W	0h	0: Normal operation 1: Clock is disabled

### 3.2.127 RTC\_IDLE Register (offset = 1348h) [reset = 0h]

RTC\_IDLE is shown in [Figure 3-128](#) and described in [Table 3-129](#).

This register is used to place the RTC in Idle mode.

**Figure 3-128. RTC\_IDLE Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-129. RTC\_IDLE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Rsvd		0h	Reserved
2-1	SIDLE_ACK		0h	00 = (FUNCT) module is fully functional 01 = (SLEEPTRANS) module is performing a sleep transition 11 = (IDLE) module is in idle state or performing a wakeup transition
0	SIDLE_REQ		0h	0 : No affect 1 : Request that RTC enter Idle mode.

### 3.2.128 MPU\_INTMUX\_11\_8 Register (offset = 1600h) [reset = 0h]

MPU\_INTMUX\_11\_8 is shown in [Figure 3-129](#) and described in [Table 3-130](#).

This register controls interrupt mux assignment for interrupts 8 through 11

**Figure 3-129. MPU\_INTMUX\_11\_8 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-130. MPU\_INTMUX\_11\_8 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_11		0h	Interrupt mux for MPU interrupt number 11
23-16	INT_MUX_10		0h	Interrupt mux for MPU interrupt number 10
15-8	INT_MUX_9		0h	Interrupt mux for MPU interrupt number 9
7-0	INT_MUX_8		0h	Interrupt mux for MPU interrupt number 8

### 3.2.129 MPU\_INTMUX\_15\_12 Register (offset = 1604h) [reset = 0h]

MPU\_INTMUX\_15\_12 is shown in [Figure 3-130](#) and described in [Table 3-131](#).

This register controls interrupt mux assignment for interrupts 12 through 15

**Figure 3-130. MPU\_INTMUX\_15\_12 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-131. MPU\_INTMUX\_15\_12 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_15		0h	Interrupt mux for MPU interrupt number 15
23-16	INT_MUX_14		0h	Interrupt mux for MPU interrupt number 14
15-8	INT_MUX_13		0h	Interrupt mux for MPU interrupt number 13
7-0	INT_MUX_12		0h	Interrupt mux for MPU interrupt number 12

### 3.2.130 MPU\_INTMUX\_19\_16 Register (offset = 1608h) [reset = 0h]

MPU\_INTMUX\_19\_16 is shown in [Figure 3-131](#) and described in [Table 3-132](#).

This register controls interrupt mux assignment for interrupts 16 through 19

**Figure 3-131. MPU\_INTMUX\_19\_16 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-132. MPU\_INTMUX\_19\_16 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	INT_MUX_19		0h	Interrupt mux for MPU interrupt number 19
23-16	INT_MUX_18		0h	Interrupt mux for MPU interrupt number 18
15-8	INT_MUX_17		0h	Interrupt mux for MPU interrupt number 17
7-0	INT_MUX_16		0h	Interrupt mux for MPU interrupt number 16




### 3.2.131 MPU\_INTMUX\_23\_20 Register (offset = 160Ch) [reset = 0h]

MPU\_INTMUX\_23\_20 is shown in [Figure 3-132](#) and described in [Table 3-133](#).

This register controls interrupt mux assignment for interrupts 20 through 23

**Figure 3-132. MPU\_INTMUX\_23\_20 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-133. MPU\_INTMUX\_23\_20 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_23		0h	Interrupt mux for MPU interrupt number 23
23-16	INT_MUX_22		0h	Interrupt mux for MPU interrupt number 22
15-8	INT_MUX_21		0h	Interrupt mux for MPU interrupt number 21
7-0	INT_MUX_20		0h	Interrupt mux for MPU interrupt number 20

### 3.2.132 MPU\_INTMUX\_27\_24 Register (offset = 1610h) [reset = 0h]

MPU\_INTMUX\_27\_24 is shown in [Figure 3-133](#) and described in [Table 3-134](#).

This register controls interrupt mux assignment for interrupts 24 through 27

**Figure 3-133. MPU\_INTMUX\_27\_24 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-134. MPU\_INTMUX\_27\_24 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_27		0h	Interrupt mux for MPU interrupt number 27
23-16	INT_MUX_26		0h	Interrupt mux for MPU interrupt number 26
15-8	INT_MUX_25		0h	Interrupt mux for MPU interrupt number 25
7-0	INT_MUX_24		0h	Interrupt mux for MPU interrupt number 24

### 3.2.133 MPU\_INTMUX\_31\_28 Register (offset = 1614h) [reset = 0h]

MPU\_INTMUX\_31\_28 is shown in [Figure 3-134](#) and described in [Table 3-135](#).

This register controls interrupt mux assignment for interrupts 28 through 31

**Figure 3-134. MPU\_INTMUX\_31\_28 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-135. MPU\_INTMUX\_31\_28 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_31		0h	Interrupt mux for MPU interrupt number 31
23-16	INT_MUX_30		0h	Interrupt mux for MPU interrupt number 30
15-8	INT_MUX_29		0h	Interrupt mux for MPU interrupt number 29
7-0	INT_MUX_28		0h	Interrupt mux for MPU interrupt number 28

### 3.2.134 MPU\_INTMUX\_35\_32 Register (offset = 1618h) [reset = 0h]

MPU\_INTMUX\_35\_32 is shown in [Figure 3-135](#) and described in [Table 3-136](#).

This register controls interrupt mux assignment for interrupts 32 through 35

**Figure 3-135. MPU\_INTMUX\_35\_32 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-136. MPU\_INTMUX\_35\_32 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_35		0h	Interrupt mux for MPU interrupt number 35
23-16	INT_MUX_34		0h	Interrupt mux for MPU interrupt number 34
15-8	INT_MUX_33		0h	Interrupt mux for MPU interrupt number 33
7-0	INT_MUX_32		0h	Interrupt mux for MPU interrupt number 32

### 3.2.135 MPU\_INTMUX\_39\_36 Register (offset = 161Ch) [reset = 0h]

MPU\_INTMUX\_39\_36 is shown in [Figure 3-136](#) and described in [Table 3-137](#).

This register controls interrupt mux assignment for interrupts 36 through 39

**Figure 3-136. MPU\_INTMUX\_39\_36 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-137. MPU\_INTMUX\_39\_36 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_39		0h	Interrupt mux for MPU interrupt number 39
23-16	INT_MUX_38		0h	Interrupt mux for MPU interrupt number 38
15-8	INT_MUX_37		0h	Interrupt mux for MPU interrupt number 37
7-0	INT_MUX_36		0h	Interrupt mux for MPU interrupt number 36

### 3.2.136 MPU\_INTMUX\_43\_40 Register (offset = 1620h) [reset = 0h]

MPU\_INTMUX\_43\_40 is shown in [Figure 3-137](#) and described in [Table 3-138](#).

This register controls interrupt mux assignment for interrupts 40 through 43

**Figure 3-137. MPU\_INTMUX\_43\_40 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-138. MPU\_INTMUX\_43\_40 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_43		0h	Interrupt mux for MPU interrupt number 43
23-16	INT_MUX_42		0h	Interrupt mux for MPU interrupt number 42
15-8	INT_MUX_41		0h	Interrupt mux for MPU interrupt number 41
7-0	INT_MUX_40		0h	Interrupt mux for MPU interrupt number 40

### 3.2.137 MPU\_INTMUX\_47\_44 Register (offset = 1624h) [reset = 0h]

MPU\_INTMUX\_47\_44 is shown in [Figure 3-138](#) and described in [Table 3-139](#).

This register controls interrupt mux assignment for interrupts 44 through 47

**Figure 3-138. MPU\_INTMUX\_47\_44 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-139. MPU\_INTMUX\_47\_44 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_47		0h	Interrupt mux for MPU interrupt number 47
23-16	INT_MUX_46		0h	Interrupt mux for MPU interrupt number 46
15-8	INT_MUX_45		0h	Interrupt mux for MPU interrupt number 45
7-0	INT_MUX_44		0h	Interrupt mux for MPU interrupt number 44

### 3.2.138 MPU\_INTMUX\_51\_48 Register (offset = 1628h) [reset = 0h]

MPU\_INTMUX\_51\_48 is shown in [Figure 3-139](#) and described in [Table 3-140](#).

This register controls interrupt mux assignment for interrupts 48 through 51

**Figure 3-139. MPU\_INTMUX\_51\_48 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-140. MPU\_INTMUX\_51\_48 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	INT_MUX_51		0h	Interrupt mux for MPU interrupt number 51
23-16	INT_MUX_50		0h	Interrupt mux for MPU interrupt number 50
15-8	INT_MUX_49		0h	Interrupt mux for MPU interrupt number 49
7-0	INT_MUX_48		0h	Interrupt mux for MPU interrupt number 48




### 3.2.139 MPU\_INTMUX\_55\_52 Register (offset = 162Ch) [reset = 0h]

MPU\_INTMUX\_55\_52 is shown in [Figure 3-140](#) and described in [Table 3-141](#).

This register controls interrupt mux assignment for interrupts 52 through 55

**Figure 3-140. MPU\_INTMUX\_55\_52 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-141. MPU\_INTMUX\_55\_52 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_55		0h	Interrupt mux for MPU interrupt number 55
23-16	INT_MUX_54		0h	Interrupt mux for MPU interrupt number 54
15-8	INT_MUX_53		0h	Interrupt mux for MPU interrupt number 53
7-0	INT_MUX_52		0h	Interrupt mux for MPU interrupt number 52

### 3.2.140 MPU\_INTMUX\_59\_56 Register (offset = 1630h) [reset = 0h]

MPU\_INTMUX\_59\_56 is shown in [Figure 3-141](#) and described in [Table 3-142](#).

This register controls interrupt mux assignment for interrupts 56 through 59

**Figure 3-141. MPU\_INTMUX\_59\_56 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-142. MPU\_INTMUX\_59\_56 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_59		0h	Interrupt mux for MPU interrupt number 59
23-16	INT_MUX_58		0h	Interrupt mux for MPU interrupt number 58
15-8	INT_MUX_57		0h	Interrupt mux for MPU interrupt number 57
7-0	INT_MUX_56		0h	Interrupt mux for MPU interrupt number 56

### 3.2.141 MPU\_INTMUX\_63\_60 Register (offset = 1634h) [reset = 0h]

MPU\_INTMUX\_63\_60 is shown in [Figure 3-142](#) and described in [Table 3-143](#).

This register controls interrupt mux assignment for interrupts 60 through 63

**Figure 3-142. MPU\_INTMUX\_63\_60 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-143. MPU\_INTMUX\_63\_60 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_63		0h	Interrupt mux for MPU interrupt number 63
23-16	INT_MUX_62		0h	Interrupt mux for MPU interrupt number 62
15-8	INT_MUX_61		0h	Interrupt mux for MPU interrupt number 61
7-0	INT_MUX_60		0h	Interrupt mux for MPU interrupt number 60

### 3.2.142 MPU\_INTMUX\_67\_64 Register (offset = 1638h) [reset = 0h]

MPU\_INTMUX\_67\_64 is shown in [Figure 3-143](#) and described in [Table 3-144](#).

This register controls interrupt mux assignment for interrupts 64 through 67

**Figure 3-143. MPU\_INTMUX\_67\_64 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-144. MPU\_INTMUX\_67\_64 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_67		0h	Interrupt mux for MPU interrupt number 67
23-16	INT_MUX_66		0h	Interrupt mux for MPU interrupt number 66
15-8	INT_MUX_65		0h	Interrupt mux for MPU interrupt number 65
7-0	INT_MUX_64		0h	Interrupt mux for MPU interrupt number 64

### 3.2.143 MPU\_INTMUX\_71\_68 Register (offset = 163Ch) [reset = 0h]

MPU\_INTMUX\_71\_68 is shown in [Figure 3-144](#) and described in [Table 3-145](#).

This register controls interrupt mux assignment for interrupts 68 through 71

**Figure 3-144. MPU\_INTMUX\_71\_68 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-145. MPU\_INTMUX\_71\_68 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_71		0h	Interrupt mux for MPU interrupt number 71
23-16	INT_MUX_70		0h	Interrupt mux for MPU interrupt number 70
15-8	INT_MUX_69		0h	Interrupt mux for MPU interrupt number 69
7-0	INT_MUX_68		0h	Interrupt mux for MPU interrupt number 68

### 3.2.144 MPU\_INTMUX\_75\_72 Register (offset = 1640h) [reset = 0h]

MPU\_INTMUX\_75\_72 is shown in [Figure 3-145](#) and described in [Table 3-146](#).

This register controls interrupt mux assignment for interrupts 72 through 75

**Figure 3-145. MPU\_INTMUX\_75\_72 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-146. MPU\_INTMUX\_75\_72 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_75		0h	Interrupt mux for MPU interrupt number 75
23-16	INT_MUX_74		0h	Interrupt mux for MPU interrupt number 74
15-8	INT_MUX_73		0h	Interrupt mux for MPU interrupt number 73
7-0	INT_MUX_72		0h	Interrupt mux for MPU interrupt number 72

### 3.2.145 MPU\_INTMUX\_79\_76 Register (offset = 1644h) [reset = 0h]

MPU\_INTMUX\_79\_76 is shown in [Figure 3-146](#) and described in [Table 3-147](#).

This register controls interrupt mux assignment for interrupts 76 through 79

**Figure 3-146. MPU\_INTMUX\_79\_76 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-147. MPU\_INTMUX\_79\_76 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_79		0h	Interrupt mux for MPU interrupt number 79
23-16	INT_MUX_78		0h	Interrupt mux for MPU interrupt number 78
15-8	INT_MUX_77		0h	Interrupt mux for MPU interrupt number 77
7-0	INT_MUX_76		0h	Interrupt mux for MPU interrupt number 76

### 3.2.146 MPU\_INTMUX\_83\_80 Register (offset = 1648h) [reset = 0h]

MPU\_INTMUX\_83\_80 is shown in [Figure 3-147](#) and described in [Table 3-148](#).

This register controls interrupt mux assignment for interrupts 80 through 83

**Figure 3-147. MPU\_INTMUX\_83\_80 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-148. MPU\_INTMUX\_83\_80 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	INT_MUX_83		0h	Interrupt mux for MPU interrupt number 83
23-16	INT_MUX_82		0h	Interrupt mux for MPU interrupt number 82
15-8	INT_MUX_81		0h	Interrupt mux for MPU interrupt number 81
7-0	INT_MUX_80		0h	Interrupt mux for MPU interrupt number 80




### 3.2.147 MPU\_INTMUX\_87\_84 Register (offset = 164Ch) [reset = 0h]

MPU\_INTMUX\_87\_84 is shown in [Figure 3-148](#) and described in [Table 3-149](#).

This register controls interrupt mux assignment for interrupts 84 through 87

**Figure 3-148. MPU\_INTMUX\_87\_84 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-149. MPU\_INTMUX\_87\_84 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_87		0h	Interrupt mux for MPU interrupt number 87
23-16	INT_MUX_86		0h	Interrupt mux for MPU interrupt number 86
15-8	INT_MUX_85		0h	Interrupt mux for MPU interrupt number 85
7-0	INT_MUX_84		0h	Interrupt mux for MPU interrupt number 84

### 3.2.148 MPU\_INTMUX\_91\_88 Register (offset = 1650h) [reset = 0h]

MPU\_INTMUX\_91\_88 is shown in [Figure 3-149](#) and described in [Table 3-150](#).

This register controls interrupt mux assignment for interrupts 88 through 91

**Figure 3-149. MPU\_INTMUX\_91\_88 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-150. MPU\_INTMUX\_91\_88 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_91		0h	Interrupt mux for MPU interrupt number 91
23-16	INT_MUX_90		0h	Interrupt mux for MPU interrupt number 90
15-8	INT_MUX_89		0h	Interrupt mux for MPU interrupt number 89
7-0	INT_MUX_88		0h	Interrupt mux for MPU interrupt number 88

### 3.2.149 MPU\_INTMUX\_95\_92 Register (offset = 1654h) [reset = 0h]

MPU\_INTMUX\_95\_92 is shown in [Figure 3-150](#) and described in [Table 3-151](#).

This register controls interrupt mux assignment for interrupts 92 through 95

**Figure 3-150. MPU\_INTMUX\_95\_92 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-151. MPU\_INTMUX\_95\_92 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_95		0h	Interrupt mux for MPU interrupt number 95
23-16	INT_MUX_94		0h	Interrupt mux for MPU interrupt number 94
15-8	INT_MUX_93		0h	Interrupt mux for MPU interrupt number 93
7-0	INT_MUX_92		0h	Interrupt mux for MPU interrupt number 92

### 3.2.150 MPU\_INTMUX\_99\_96 Register (offset = 1658h) [reset = 0h]

MPU\_INTMUX\_99\_96 is shown in [Figure 3-151](#) and described in [Table 3-152](#).

This register controls interrupt mux assignment for interrupts 96 through 99

**Figure 3-151. MPU\_INTMUX\_99\_96 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-152. MPU\_INTMUX\_99\_96 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_99		0h	Interrupt mux for MPU interrupt number 99
23-16	INT_MUX_98		0h	Interrupt mux for MPU interrupt number 98
15-8	INT_MUX_97		0h	Interrupt mux for MPU interrupt number 97
7-0	INT_MUX_96		0h	Interrupt mux for MPU interrupt number 96

### 3.2.151 MPU\_INTMUX\_103\_100 Register (offset = 165Ch) [reset = 0h]

MPU\_INTMUX\_103\_100 is shown in [Figure 3-152](#) and described in [Table 3-153](#).

This register controls interrupt mux assignment for interrupts 100 through 103

**Figure 3-152. MPU\_INTMUX\_103\_100 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-153. MPU\_INTMUX\_103\_100 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_103		0h	Interrupt mux for MPU interrupt number 103
23-16	INT_MUX_102		0h	Interrupt mux for MPU interrupt number 102
15-8	INT_MUX_101		0h	Interrupt mux for MPU interrupt number 101
7-0	INT_MUX_100		0h	Interrupt mux for MPU interrupt number 100

### 3.2.152 MPU\_INTMUX\_107\_104 Register (offset = 1660h) [reset = 0h]

MPU\_INTMUX\_107\_104 is shown in [Figure 3-153](#) and described in [Table 3-154](#).

This register controls interrupt mux assignment for interrupts 104 through 107

**Figure 3-153. MPU\_INTMUX\_107\_104 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-154. MPU\_INTMUX\_107\_104 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_107		0h	Interrupt mux for MPU interrupt number 107
23-16	INT_MUX_106		0h	Interrupt mux for MPU interrupt number 106
15-8	INT_MUX_105		0h	Interrupt mux for MPU interrupt number 105
7-0	INT_MUX_104		0h	Interrupt mux for MPU interrupt number 104

### 3.2.153 MPU\_INTMUX\_111\_108 Register (offset = 1664h) [reset = 0h]

MPU\_INTMUX\_111\_108 is shown in [Figure 3-154](#) and described in [Table 3-155](#).

This register controls interrupt mux assignment for interrupts 108 through 111

**Figure 3-154. MPU\_INTMUX\_111\_108 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-155. MPU\_INTMUX\_111\_108 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_111		0h	Interrupt mux for MPU interrupt number 111
23-16	INT_MUX_110		0h	Interrupt mux for MPU interrupt number 110
15-8	INT_MUX_109		0h	Interrupt mux for MPU interrupt number 109
7-0	INT_MUX_108		0h	Interrupt mux for MPU interrupt number 108

### 3.2.154 MPU\_INTMUX\_115\_112 Register (offset = 1668h) [reset = 0h]

MPU\_INTMUX\_115\_112 is shown in [Figure 3-155](#) and described in [Table 3-156](#).

This register controls interrupt mux assignment for interrupts 112 through 115

**Figure 3-155. MPU\_INTMUX\_115\_112 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-156. MPU\_INTMUX\_115\_112 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	INT_MUX_115		0h	Interrupt mux for MPU interrupt number 115
23-16	INT_MUX_114		0h	Interrupt mux for MPU interrupt number 114
15-8	INT_MUX_113		0h	Interrupt mux for MPU interrupt number 113
7-0	INT_MUX_112		0h	Interrupt mux for MPU interrupt number 112




### 3.2.155 MPU\_INTMUX\_119\_116 Register (offset = 166Ch) [reset = 0h]

MPU\_INTMUX\_119\_116 is shown in [Figure 3-156](#) and described in [Table 3-157](#).

This register controls interrupt mux assignment for interrupts 116 through 119

**Figure 3-156. MPU\_INTMUX\_119\_116 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-157. MPU\_INTMUX\_119\_116 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_119		0h	Interrupt mux for MPU interrupt number 119
23-16	INT_MUX_118		0h	Interrupt mux for MPU interrupt number 118
15-8	INT_MUX_117		0h	Interrupt mux for MPU interrupt number 117
7-0	INT_MUX_116		0h	Interrupt mux for MPU interrupt number 116

### 3.2.156 MPU\_INTMUX\_123\_120 Register (offset = 1670h) [reset = 0h]

MPU\_INTMUX\_123\_120 is shown in [Figure 3-157](#) and described in [Table 3-158](#).

This register controls interrupt mux assignment for interrupts 116 through 119

**Figure 3-157. MPU\_INTMUX\_123\_120 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-158. MPU\_INTMUX\_123\_120 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_123		0h	Interrupt mux for MPU interrupt number 123
23-16	INT_MUX_122		0h	Interrupt mux for MPU interrupt number 122
15-8	INT_MUX_121		0h	Interrupt mux for MPU interrupt number 121
7-0	INT_MUX_120		0h	Interrupt mux for MPU interrupt number 120

### 3.2.157 MPU\_INTMUX\_127\_124 Register (offset = 1674h) [reset = 0h]

MPU\_INTMUX\_127\_124 is shown in [Figure 3-158](#) and described in [Table 3-159](#).

This register controls interrupt mux assignment for interrupts 124 through 127

**Figure 3-158. MPU\_INTMUX\_127\_124 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-159. MPU\_INTMUX\_127\_124 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	INT_MUX_127		0h	Interrupt mux for MPU interrupt number 127
23-16	INT_MUX_126		0h	Interrupt mux for MPU interrupt number 126
15-8	INT_MUX_125		0h	Interrupt mux for MPU interrupt number 125
7-0	INT_MUX_124		0h	Interrupt mux for MPU interrupt number 124

**3.2.158 INITIATOR\_PRIO\_0 Register (offset = 16C0h) [reset = 0h]**

INITIATOR\_PRIO\_0 is shown in [Figure 3-159](#) and described in [Table 3-160](#).

This register configures the priority value for L3 initiators to control arbitration within the EMIF command queues. Valid values are 0x0 (highest), ..., thru 7 (lowest) for each bitfield.

**Figure 3-159. INITIATOR\_PRIO\_0 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-160. INITIATOR\_PRIO\_0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd9		0h	Reserved-read returns 0
30-28	Rsvd8		0h	Reserved-read returns 0
27	Rsvd7		0h	
26-24	Reserved		0h	Reserved. Do not overwrite default value.
23	Rsvd6		0h	Reserved-read returns 0
22-20	Reserved		0h	Reserved. Do not overwrite default value.
19	Rsvd5		0h	Reserved-Read returns 0
18-16	SYS_MMU		0h	System MMU initiator priority
15	Rsvd4		0h	Reserved-read returns 0
14-12	Reserved		0h	Reserved. Do not overwrite default value.
11	Rsvd3		0h	Reserved-Read returns 0
10-8	BitBlt_MMU		0h	BitBlt MMU initiator priority
7	Rsvd2		0h	Reserved Read returns 0
6-4	HOST_ARM1		0h	Host Cortex A8 initiator priority (128b port)
3	Rsvd		0h	Reserved Read returns 0
2-0	HOST_ARM0		0h	Host Cortex A8 initiator priority (64b port)

### 3.2.159 INITIATOR\_PRIO\_1 Register (offset = 16C4h) [reset = 0h]

INITIATOR\_PRIO\_1 is shown in [Figure 3-160](#) and described in [Table 3-161](#).

This register configures the priority value for L3 initiators to control arbitration within the EMIF command queues. Valid values are 0x0 (highest), ..., thru 7 (lowest) for each bitfield.

**Figure 3-160. INITIATOR\_PRIO\_1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset


**Table 3-161. INITIATOR\_PRIO\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	Rsvd8	R/W	0h	Reserved Read returns 0
30-28	TCWR3		0h	TPTC 3 Write Port initiator priority
27	Rsvd7	R/W	0h	Reserved Read returns 0
26-24	TCRD3		0h	TPTC 3 Read Port initiator priority
23	Rsvd6	R/W	0h	Reserved Read returns 0
22-20	TCWR2		0h	TPTC 2 Write Port initiator priority
19	Rsvd5	R/W	0h	Reserved Read returns 0
18-16	TCRD2		0h	TPTC 2 Read Port initiator priority
15	Rsvd4	R/W	0h	Reserved Read returns 0
14-12	TCWR1		0h	TPTC 1 Write Port initiator priority
11	Rsvd3	R/W	0h	Reserved Read returns 0
10-8	TCRD1		0h	TPTC 1 Read Port initiator priority
7	Rsvd2	R/W	0h	Reserved Read returns 0
6-4	TCWR0		0h	TPTC 0 Write Port initiator priority
3	Rsvd	R/W	0h	Reserved Read returns 0
2-0	TCRD0		0h	TPTC 0 Read Port initiator priority

**3.2.160 INITIATOR\_PRIO\_2 Register (offset = 16C8h) [reset = 0h]**

INITIATOR\_PRIO\_2 is shown in [Figure 3-161](#) and described in [Table 3-162](#).

This register configures the priority value for L3 initiators to control arbitration within the EMIF command queues. Valid values are 0x0 (highest), ..., thru 7 (lowest) for each bitfield.

**Figure 3-161. INITIATOR\_PRIO\_2 Register**


LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-162. INITIATOR\_PRIO\_2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	Rsvd11		0h	Reserved Read returns 0
30-28	Rsvd10		0h	Reserved Read returns 0
27	Rsvd9		0h	Reserved Read returns 0
26-24	DEBUG		0h	DEBUG Port initiator priority
23	Rsvd8		0h	Reserved Read returns 0
22-20	GMAC_SW		0h	GMAC SW port initiator priority
19	Rsvd7		0h	Reserved Read returns 0
18-16	SECSS		0h	SECSS Port initiator priority
15	Rsvd6		0h	Reserved Read returns 0
14-12	PCIe		0h	PCIe Port initiator priority
11	Rsvd5		0h	Reserved Read returns 0
10-8	ISS		0h	ISS Port initiator priority
7	Rsvd4		0h	Reserved Read returns 0
6-4	Rsvd3		0h	Reserved Read returns 0
3	Rsvd2		0h	Reserved Read returns 0
2-0	Rsvd		0h	Reserved Read returns 0

### 3.2.161 INITIATOR\_PRIO\_3 Register (offset = 16CCh) [reset = 0h]

INITIATOR\_PRIO\_3 is shown in [Figure 3-162](#) and described in [Table 3-163](#).

This register configures the priority value for L3 initiators to control arbitration within the EMIF command queues. Valid values are 0x0 (highest), ..., thru 7 (lowest) for each bit field.

**Figure 3-162. INITIATOR\_PRIO\_3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-163. INITIATOR\_PRIO\_3 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-8	Rsvd3		0h	Reserved Read returns 0
7	Rsvd2		0h	Reserved Read returns 0
6-4	PRUSS1		0h	PRUSS1 initiator priority
3	Rsvd		0h	Reserved Read returns 0
2-0	PRUSS0		0h	PRUSS0 initiator priority

### 3.2.162 INITIATOR\_PRIO\_4 Register (offset = 16D0h) [reset = 0h]

INITIATOR\_PRIO\_4 is shown in [Figure 3-163](#) and described in [Table 3-164](#).

This register configures the priority value for L3 initiators to control arbitration within the EMIF command queues. Valid values are 0x0 (highest), ..., thru 7 (lowest) for each bitfield.

**Figure 3-163. INITIATOR\_PRIO\_4 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-164. INITIATOR\_PRIO\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-16	Rsvd8		0h	Reserved Read returns 0
15	Rsvd7		0h	Reserved Read returns 0
14-12	P1500		0h	P1500 initiator priority
11	Rsvd6		0h	Reserved Read returns 0
10-8	Reserved		0h	Reserved. Do not overwrite default value.
7	Rsvd5		0h	Reserved Read returns 0
6-4	USB1		0h	USB1 initiator priority
3	Rsvd4		0h	Reserved Read returns 0
2-0	USB0		0h	USB0 initiator priority




### 3.2.163 DEV\_FEATURE\_2 Register (offset = 16E0h) [reset = 0h]

DEV\_FEATURE\_2 is shown in [Figure 3-164](#) and described in [Table 3-165](#).

This register reflects the capabilities of the device.

**Figure 3-164. DEV\_FEATURE\_2 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-165. DEV\_FEATURE\_2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-8	Reserved			Reserved
7	pr1_hw_disable_ctrl7			bitfield7
6	pr1_hw_disable_ctrl6			bitfield6
5	pr1_hw_disable_ctrl5			bitfield5
4	pr1_hw_disable_ctrl4			bitfield4
3	pr1_hw_disable_ctrl3			bitfield3
2	pr1_hw_disable_ctrl2			bitfield2
1	pr1_hw_disable_ctrl1			bitfield1
0	pr1_hw_disable_ctrl0			Bitfield0

### 3.2.164 DMAOBS Register (offset = 16F0h) [reset = 0h]

DMAOBS is shown in Figure 3-165 and described in Table 3-166.

This register controls which internal DMA event sources are mapped to the OBS\_DMA output signals for debug purposes. Note that in addition, the PINCNTL registers need to select the OBS\_DMA outputs for them to be mapped on the output pins. RKC: need to provide mapping

**Figure 3-165. DMAOBS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-166. DMAOBS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	DMAOBS2_EN		0h	DMA Observation 2 enable: This bit when set enables the dmaobs1 output signal to be driven on the corresponding output pin 0: dmaobs2 output disabled 1: dmaobs2 output is enabled on the corresponding pin read-write 0 = 0 read-write 1 = 1
30-24	Reserved	R	0h	Reserved
23-16	DMAOBS2_SEL		0h	DMA Observation 2 select: These bits configure the mux which selects which dma event source to drive onto the dmaobs2 output. It is only meaningful when dmaobs2_en bit is set to 1.
15	DMAOBS1_EN		0h	DMA Observation 1 enable: This bit when set enables the dmaobs1 output signal to be driven on the corresponding output pin 0: dmaobs1 output disabled 1: dmaobs1 output is enabled on the corresponding pin read-write 0 = 0 read-write 1 = 1
14-8	Reserved	R	0h	Reserved
7-0	DMAOBS1_SEL		0h	DMA Observation 1 select: These bits configure the mux which selects which dma event source to drive onto the dmaobs1 output. It is only meaningful when dmaobs1_en bit is set to 1.

### 3.2.165 INTOBS Register (offset = 16F4h) [reset = 0h]

INTOBS is shown in [Figure 3-166](#) and described in [Table 3-167](#).

This register controls which internal interrupt sources are mapped to the OBS\_IRQ output signals for debug purposes. Note that in addition, the PINCNTL registers need to select the OBS\_IRQ outputs for them to be mapped on the output pins. RKC: Need to provide mapping/signal names.

**Figure 3-166. INTOBS Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-167. INTOBS Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	INTOBS2_EN		0h	DMA Observation 2 enable: This bit when set enables the dmaobs1 output signal to be driven on the corresponding output pin 0: dmaobs2 output disabled 1: dmaobs2 output is enabled on the corresponding pin read-write 0 = 0 read-write 1 = 1
30-24	Reserved	R	0h	Reserved
23-16	INTOBS2_SEL		0h	INT Observation 2 select: These bits configure the mux which selects which interrupt source to drive onto the INTOBS2 output. It is only meaningful when intobs2_en bit is set to 1.
15	INTOBS1_EN		0h	INT Observation 1 enable: This bit when set enables the intobs1 output signal to be driven on the corresponding output pin 0: INTOBS1 output disabled 1: intobs1 output is enabled on the corresponding pin read-write 0 = 0 read-write 1 = 1
14-8	Reserved	R	0h	Reserved
7-0	INTOBS1_SEL		0h	INT Observation 1 select: These bits configure the mux which selects which interrupt source to drive onto the INTOBS1 output. It is only meaningful when intobs1_en bit is set to 1

### 3.2.166 DTC0\_CTRL Register (offset = 1700h) [reset = 0h]

DTC0\_CTRL is shown in [Figure 3-167](#) and described in [Table 3-168](#).

This register provides general configuration of the DTC0 logic for HDVPSS VOUT0 port.

**Figure 3-167. DTC0\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-168. DTC0\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DTC_RESET		0h	Resets the DTC module A value of 0 indicates module is in reset. Writing a value of 1 takes the module out of reset. Software must to completely configure all control inputs to the corresponding DTCx module before releasing its reset bit to 1. read-write 0 = 0 read-write 1 = 1
30-17	Reserved		0h	Reserved. Software should always write as 0.
16	PCLK_INV		0h	PCLK Invert control: 0 : DVO pixel clock output is passed through from HDVPSS with no polarity change 1 : DVO pixel clock output is inverted read-write 0 = 0 read-write 1 = 1
15	TCON_LOAD3_POL		0h	TFT Control LOAD3 Polarity. Configures the polarity of the LOAD3 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD3 is low. ASSERTED state of LOAD3 is high. 1: DEASSERTED state of LOAD3 is high. ASSERTED state of LOAD3 is low. read-write 0 = 0 read-write 1 = 1
14	TCON_LOAD2_POL		0h	TFT Control LOAD2 Polarity. Configures the polarity of the LOAD2 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD2 is low. ASSERTED state of LOAD2 is high. 1: DEASSERTED state of LOAD2 is high. ASSERTED state of LOAD2 is low. read-write 0 = 0 read-write 1 = 1
13	TCON_LOAD1_POL		0h	TFT Control LOAD1 Polarity. Configures the polarity of the LOAD1 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD1 is low. ASSERTED state of LOAD1 is high. 1: DEASSERTED state of LOAD1 is high. ASSERTED state of LOAD1 is low. read-write 0 = 0 read-write 1 = 1

**Table 3-168. DTC0\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
12	TCON_LOAD0_POL		0h	TFT Control LOAD0 Polarity. Configures the polarity of the LOAD0 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD0 is low. ASSERTED state of LOAD0 is high. 1: DEASSERTED state of LOAD0 is high. ASSERTED state of LOAD0 is low. read-write 0 = 0 read-write 1 = 1
11	Reserved		0h	RESERVED. Software should always write as 0.
10	TCON_VCOM_ALT		0h	TFT Control VCOMP Alternate - 0 : Default 1 : VCOM signal will additionally toggle after every rising edge of VSYNC is detected as well as on every LOAD0 assertion
9	TCON_VCOM_POL		0h	TFT Control VCOM Polarity. Configures the polarity of the VCOM output signal. The configuration can take effect directly when this bit is modified. 0: Initial/inactive state of VCOM and state of VCOM after VS+LOAD assertion is low. 1: Initial/inactive state of VCOM and state of VCOM after VS+LOAD assertion is high. read-write 0 = 0 read-write 1 = 1
8	TCON_VCOM_EN		0h	TFT Control VCOM Enable. Enables the VCOM output signal to toggle. 0: VCOM disabled, the output stays INACTIVE 1: VCOM enabled, the VCOM output toggles upon every LOAD assertion. Initial polarity is based on TCON_VCOM_POL setting. read-write 0 = 0 read-write 1 = 1
7-4	Reserved		0h	Reserved. Software should always write as 0.
3-2	DITHER_MODE		0h	Dither Mode configuration. Selects dithering mode if dithering enabled 00: Dither mode is RGB24 -- > RGB16 01: Dither mode is RGB24 -- > RGB18 10: Reserved 11: Reserved read-write 0 = 0 read-write 1 = 1 read-write 10 = 10 read-write 11 = 11
1	DITHER_ACTVID_POL		0h	Dither ACTVID polarity setting. Selects polarity configuration for ACTVID if dithering enabled (DITHER_ENABLE=1). Should be configured to be consistent with DSS DVO programming for ACTVID polarity. 0 = ACTVID is treated as active HIGH 1 = ACTVID is treated as active LOW read-write 0 = 0 read-write 1 = 1
0	DITHER_ENABLE		0h	Dither Enable bit. Used to enable dithering function of DTC. 0 = DTC dither function disabled 1 = DTC dither function enabled read-write 0 = 0 read-write 1 = 1

### 3.2.167 DTC1\_CTRL Register (offset = 1704h) [reset = 0h]

DTC1\_CTRL is shown in [Figure 3-168](#) and described in [Table 3-169](#).

This register provides general configuration of the DTC1 logic for HDVPSS VOUT1 port

**Figure 3-168. DTC1\_CTRL Register**

31	30	29	28	27	26	25	24
DTC_RESET		Reserved					
23	22	21	20	19	18	17	16
Reserved							PCLK_INV
15	14	13	12	11	10	9	8
TCON_LOAD3_POL	TCON_LOAD2_POL	TCON_LOAD1_POL	TCON_LOAD0_POL	Reserved	TCON_VCOM_ALT	TCON_VCOM_POL	TCON_VCOM_EN
7	6	5	4	3	2	1	0
Reserved				DITHER_MODE		DITHER_ACTVID_PO L	DITHER_ENABLE

LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-169. DTC1\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31	DTC_RESET		0h	Resets the DTC module A value of 0 indicates module is in reset. Writing a value of 1 takes the module out of reset. Software must to completely configure all control inputs to the corresponding DTCx module before releasing its reset bit to 1. read-write 0 = 0 read-write 1 = 1
30-17	Reserved		0h	Reserved. Software should always write as 0.
16	PCLK_INV		0h	PCLK Invert control: 0 : DVO pixel clock output is passed through from HDVPSS with no polarity change 1 : DVO pixel clock output is inverted read-write 0 = 0 read-write 1 = 1
15	TCON_LOAD3_POL		0h	TFT Control LOAD3 Polarity. Configures the polarity of the LOAD3 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD3 is low. ASSERTED state of LOAD3 is high. 1: DEASSERTED state of LOAD3 is high. ASSERTED state of LOAD3 is low. read-write 0 = 0 read-write 1 = 1
14	TCON_LOAD2_POL		0h	TFT Control LOAD2 Polarity. Configures the polarity of the LOAD2 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD2 is low. ASSERTED state of LOAD2 is high. 1: DEASSERTED state of LOAD2 is high. ASSERTED state of LOAD2 is low. read-write 0 = 0 read-write 1 = 1
13	TCON_LOAD1_POL		0h	TFT Control LOAD1 Polarity. Configures the polarity of the LOAD1 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD1 is low. ASSERTED state of LOAD1 is high. 1: DEASSERTED state of LOAD1 is high. ASSERTED state of LOAD1 is low. read-write 0 = 0 read-write 1 = 1

**Table 3-169. DTC1\_CTRL Register Field Descriptions (continued)**


Bit	Field	Type	Reset	Description
12	TCON_LOAD0_POL		0h	TFT Control LOAD0 Polarity. Configures the polarity of the LOAD0 output signal. The configuration can take effect directly when this bit is modified. 0: DEASSERTED state of LOAD0 is low. ASSERTED state of LOAD0 is high. 1: DEASSERTED state of LOAD0 is high. ASSERTED state of LOAD0 is low. read-write 0 = 0 read-write 1 = 1
11	Reserved		0h	RESERVED. Software should always write as 0.
10	TCON_VCOM_ALT		0h	TFT Control VCOMP Alternate - 0 : Default 1 : VCOM signal will additionally toggle after every rising edge of VSYNC is detected as well as on every LOAD0 assertion
9	TCON_VCOM_POL		0h	TFT Control VCOM Polarity. Configures the polarity of the VCOM output signal. The configuration can take effect directly when this bit is modified. 0: Initial/inactive state of VCOM and state of VCOM after VS+LOAD assertion is low. 1: Initial/inactive state of VCOM and state of VCOM after VS+LOAD assertion is high. read-write 0 = 0 read-write 1 = 1
8	TCON_VCOM_EN		0h	TFT Control VCOM Enable. Enables the VCOM output signal to toggle. 0: VCOM disabled, the output stays INACTIVE 1: VCOM enabled, the VCOM output toggles upon every LOAD assertion. Initial polarity is based on TCON_VCOM_POL setting. read-write 0 = 0 read-write 1 = 1
7-4	Reserved		0h	Reserved. Software should always write as 0.
3-2	DITHER_MODE		0h	Dither Mode configuration. Selects dithering mode if dithering enabled 00: Dither mode is RGB24 --> RGB16 01: Dither mode is RGB24 --> RGB18 10: Reserved 11: Reserved read-write 0 = 0 read-write 1 = 1 read-write 10 = 10 read-write 11 = 11
1	DITHER_ACTVID_POL		0h	Dither ACTVID polarity setting. Selects polarity configuration for ACTVID if dithering enabled (DITHER_ENABLE=1). Should be configured to be consistent with DSS DVO programming for ACTVID polarity. 0 = ACTVID is treated as active HIGH 1 = ACTVID is treated as active LOW read-write 0 = 0 read-write 1 = 1
0	DITHER_ENABLE		0h	Dither Enable bit. Used to enable dithering function of DTC. 0 = DTC dither function disabled 1 = DTC dither function enabled read-write 0 = 0 read-write 1 = 1

### 3.2.168 DTC0\_LOAD0 Register (offset = 1708h) [reset = 0h]

DTC0\_LOAD0 is shown in [Figure 3-169](#) and described in [Table 3-170](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-169. DTC0\_LOAD0 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-170. DTC0\_LOAD0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-27	Reserved		0h	Reserved. Software should always write as 0.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)




### 3.2.169 DTC0\_LOAD1 Register (offset = 170Ch) [reset = 0h]

DTC0\_LOAD1 is shown in [Figure 3-170](#) and described in [Table 3-171](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-170. DTC0\_LOAD1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-171. DTC0\_LOAD1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-27	Reserved		0h	Reserved. Software should always write as 0.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.170 DTC0\_LOAD2 Register (offset = 1710h) [reset = 0h]

DTC0\_LOAD2 is shown in [Figure 3-171](#) and described in [Table 3-172](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-171. DTC0\_LOAD2 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-172. DTC0\_LOAD2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-27	Reserved		0h	Reserved. Software should always write as 0.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.171 DTC0\_LOAD3 Register (offset = 1714h) [reset = 0h]

DTC0\_LOAD3 is shown in [Figure 3-172](#) and described in [Table 3-173](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-172. DTC0\_LOAD3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-173. DTC0\_LOAD3 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	LOAD3_VSMOD		0h	Load Vertical Sync Modify: 0 : LOAD3 behaves the same as other LOAD0..2 signals. 1 : LOAD3 only fires a pulse after rising VS is detected and subsequently LOAD3_VSCNT number of rising HS edges have occurred
30-27	LOAD3_VSCNT		0h	Load VS Count: Valid only when LOAD3_VSMOD == 1; Controls the number of HS edges before the Load3 pulse is asserted. The number of HS edges is equal to the LOAD3_VSCNT + 1; and can vary from 1 to 16 HS edges.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.172 DTC1\_LOAD0 Register (offset = 1718h) [reset = 0h]

DTC1\_LOAD0 is shown in [Figure 3-173](#) and described in [Table 3-174](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-173. DTC1\_LOAD0 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-174. DTC1\_LOAD0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-27	Reserved		0h	Reserved. Software should always write as 0.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.173 DTC1\_LOAD1 Register (offset = 171Ch) [reset = 0h]

DTC1\_LOAD1 is shown in [Figure 3-174](#) and described in [Table 3-175](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-174. DTC1\_LOAD1 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-175. DTC1\_LOAD1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-27	Reserved		0h	Reserved. Software should always write as 0.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.174 DTC1\_LOAD2 Register (offset = 1720h) [reset = 0h]

DTC1\_LOAD2 is shown in [Figure 3-175](#) and described in [Table 3-176](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-175. DTC1\_LOAD2 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-176. DTC1\_LOAD2 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-27	Reserved			Reserved. Software should always write as 0.
26-16	TCON_LOAD_WIDTH			TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved			Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON			TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.175 DTC1\_LOAD3 Register (offset = 1724h) [reset = 0h]

DTC1\_LOAD3 is shown in [Figure 3-176](#) and described in [Table 3-177](#).

This register provides controls for the turn-on time and width of the corresponding HDVPSS DTC LOAD output signal.

**Figure 3-176. DTC1\_LOAD3 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-177. DTC1\_LOAD3 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31	LOAD3_VSMOD		0h	Load Vertical Sync Modify: 0 : LOAD3 behaves the same as other LOAD0..2 signals. 1 : LOAD3 only fires a pulse after rising VS is detected and subsequently LOAD3_VSCNT number of rising HS edges have occurred
30-27	LOAD3_VSCNT		0h	Load VS Count: Valid only when LOAD3_VSMOD == 1; Controls the number of HS edges before the Load3 pulse is asserted. The number of HS edges is equal to the LOAD3_VSCNT + 1; and can vary from 1 to 16 HS edges.
26-16	TCON_LOAD_WIDTH		0h	TCON LOAD Width configuration. Determines the width of LOAD ASSERTION in pixel clocks. Polarity of LOAD depends upon TCON_LOAD_POL. LOAD assertion width is equal to TCON_LOAD_WIDTH +1 pixel clocks (maximum 1024 clocks)
15-11	Reserved		0h	Reserved. Software should always write as 0.
10-0	TCON_LOAD_ON		0h	TCON LOAD On configuration. Determines how many pixel clocks after each horizontal sync rising edge does LOAD output signal ASSERT. Polarity of LOAD depends upon TCON_LOAD_POL. 0: LOAD signal stays in DEASSERT state. 1h to 7FFh: LOAD asserts after this many pixel clocks after HS rising edge detect (maximum 2047 clocks)

### 3.2.176 PRUSS\_INTMUX\_35\_32 Register (offset = 1750h) [reset = 0h]

PRUSS\_INTMUX\_35\_32 is shown in [Figure 3-177](#) and described in [Table 3-178](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 32 to 35

**Figure 3-177. PRUSS\_INTMUX\_35\_32 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-178. PRUSS\_INTMUX\_35\_32 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-24	INT_MUX_35		0h	PRUSS Interrupt Mux Register for interrupt no. 35
23-16	INT_MUX_34		0h	PRUSS Interrupt Mux Register for interrupt no. 34
15-8	INT_MUX_33		0h	PRUSS Interrupt Mux Register for interrupt no. 33
7-0	INT_MUX_32		0h	PRUSS Interrupt Mux Register for interrupt no. 32




### 3.2.177 PRUSS\_INTMUX\_39\_36 Register (offset = 1754h) [reset = 0h]

PRUSS\_INTMUX\_39\_36 is shown in [Figure 3-178](#) and described in [Table 3-179](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 36 to 39

**Figure 3-178. PRUSS\_INTMUX\_39\_36 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-179. PRUSS\_INTMUX\_39\_36 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_39		0h	PRUSS Interrupt Mux Register for interrupt no. 39
23-16	INT_MUX_38		0h	PRUSS Interrupt Mux Register for interrupt no. 38
15-8	INT_MUX_37		0h	PRUSS Interrupt Mux Register for interrupt no. 37
7-0	INT_MUX_36		0h	PRUSS Interrupt Mux Register for interrupt no. 36

### 3.2.178 PRUSS\_INTMUX\_43\_40 Register (offset = 1758h) [reset = 0h]

PRUSS\_INTMUX\_43\_40 is shown in [Figure 3-179](#) and described in [Table 3-180](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 40 to 43

**Figure 3-179. PRUSS\_INTMUX\_43\_40 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-180. PRUSS\_INTMUX\_43\_40 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_43		0h	PRUSS Interrupt Mux Register for interrupt no. 43
23-16	INT_MUX_42		0h	PRUSS Interrupt Mux Register for interrupt no. 42
15-8	INT_MUX_41		0h	PRUSS Interrupt Mux Register for interrupt no. 41
7-0	INT_MUX_40		0h	PRUSS Interrupt Mux Register for interrupt no. 40

### 3.2.179 PRUSS\_INTMUX\_47\_44 Register (offset = 175Ch) [reset = 0h]

PRUSS\_INTMUX\_47\_44 is shown in [Figure 3-180](#) and described in [Table 3-181](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 44 to 47

**Figure 3-180. PRUSS\_INTMUX\_47\_44 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-181. PRUSS\_INTMUX\_47\_44 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_47		0h	PRUSS Interrupt Mux Register for interrupt no. 47
23-16	INT_MUX_46		0h	PRUSS Interrupt Mux Register for interrupt no. 46
15-8	INT_MUX_45		0h	PRUSS Interrupt Mux Register for interrupt no. 45
7-0	INT_MUX_44		0h	PRUSS Interrupt Mux Register for interrupt no. 44

### 3.2.180 PRUSS\_INTMUX\_51\_48 Register (offset = 1760h) [reset = 0h]

PRUSS\_INTMUX\_51\_48 is shown in [Figure 3-181](#) and described in [Table 3-182](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 48 to 51

**Figure 3-181. PRUSS\_INTMUX\_51\_48 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-182. PRUSS\_INTMUX\_51\_48 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_51		0h	PRUSS Interrupt Mux Register for interrupt no. 51
23-16	INT_MUX_50		0h	PRUSS Interrupt Mux Register for interrupt no. 50
15-8	INT_MUX_49		0h	PRUSS Interrupt Mux Register for interrupt no. 49
7-0	INT_MUX_48		0h	PRUSS Interrupt Mux Register for interrupt no. 48

### 3.2.181 PRUSS\_INTMUX\_55\_52 Register (offset = 1764h) [reset = 0h]

PRUSS\_INTMUX\_55\_52 is shown in [Figure 3-182](#) and described in [Table 3-183](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 52 to 55

**Figure 3-182. PRUSS\_INTMUX\_55\_52 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-183. PRUSS\_INTMUX\_55\_52 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_55		0h	PRUSS Interrupt Mux Register for interrupt no. 55
23-16	INT_MUX_54		0h	PRUSS Interrupt Mux Register for interrupt no. 54
15-8	INT_MUX_53		0h	PRUSS Interrupt Mux Register for interrupt no. 53
7-0	INT_MUX_52		0h	PRUSS Interrupt Mux Register for interrupt no. 52

### 3.2.182 PRUSS\_INTMUX\_59\_56 Register (offset = 1768h) [reset = 0h]

PRUSS\_INTMUX\_59\_56 is shown in [Figure 3-183](#) and described in [Table 3-184](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 56 to 59

**Figure 3-183. PRUSS\_INTMUX\_59\_56 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-184. PRUSS\_INTMUX\_59\_56 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_59		0h	PRUSS Interrupt Mux Register for interrupt no. 59
23-16	INT_MUX_58		0h	PRUSS Interrupt Mux Register for interrupt no. 58
15-8	INT_MUX_57		0h	PRUSS Interrupt Mux Register for interrupt no. 57
7-0	INT_MUX_56		0h	PRUSS Interrupt Mux Register for interrupt no. 56

### 3.2.183 PRUSS\_INTMUX\_63\_60 Register (offset = 176Ch) [reset = 0h]

PRUSS\_INTMUX\_63\_60 is shown in [Figure 3-184](#) and described in [Table 3-185](#).

This register controls PRUSS Interrupt mux assignment ofr interrupts through 60 to 63

**Figure 3-184. PRUSS\_INTMUX\_63\_60 Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-185. PRUSS\_INTMUX\_63\_60 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-24	INT_MUX_63		0h	PRUSS Interrupt Mux Register for interrupt no. 63
23-16	INT_MUX_62		0h	PRUSS Interrupt Mux Register for interrupt no. 62
15-8	INT_MUX_61		0h	PRUSS Interrupt Mux Register for interrupt no. 61
7-0	INT_MUX_60		0h	PRUSS Interrupt Mux Register for interrupt no. 60

### 3.2.184 CHIP\_HW\_DBG\_SEL Register (offset = 1780h) [reset = 0h]

CHIP\_HW\_DBG\_SEL is shown in [Figure 3-185](#) and described in [Table 3-186](#).

This register controls which internal debug signal group is mapped to the HW\_DBG output signals. Note that the PINCNTL registers need to select the HW\_DBG outputs to view them on the output pins.

**Figure 3-185. CHIP\_HW\_DBG\_SEL Register**



LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit; -n = value after reset

**Table 3-186. CHIP\_HW\_DBG\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Rsvd			Reserved
2-0	CHIP_DBG_SEL			Chip Debug Select



## **ROM Code Memory and Peripheral Booting**

---



---

This chapter describes the booting functionality of the public ROM code, referred hereafter as ROM Code. The booting functionality covers the following features:

- *Memory Booting* – booting the device by starting code stored on permanent memories like flash-memory or memory cards. This process is usually performed after either device cold or warm reset.
- *Peripheral Booting* – booting the device by downloading the executable code over a communication interface like UART or Ethernet. This process is intended for flashing a device.

The device always starts up in secure mode. The ROM Code takes care of early initialization. The ROM code switches the device into public mode; hence, the Public ROM Code provides run-time services for cache maintenance.

This chapter is intended for all who design systems based on this device, develop bootloader images and flashing tools.

Topic	Page
<b>4.1 Introduction .....</b>	<b>796</b>
<b>4.2 Overview .....</b>	<b>797</b>
<b>4.3 Memory Map .....</b>	<b>799</b>
<b>4.4 Startup and Configuration .....</b>	<b>804</b>
<b>4.5 Booting .....</b>	<b>805</b>
<b>4.6 Fast External Booting .....</b>	<b>808</b>
<b>4.7 Memory Booting .....</b>	<b>809</b>
<b>4.8 Peripheral Booting.....</b>	<b>837</b>
<b>4.9 Image Format.....</b>	<b>843</b>
<b>4.10 Services for HLOS Support.....</b>	<b>846</b>
<b>4.11 Tracing.....</b>	<b>846</b>

## 4.1 Introduction

This chapter describes the booting functionality of the Public ROM Code.

### 4.1.1 Acronyms and Naming Conventions

The following tables provides acronyms and abbreviations, as well as the naming conventions used in this document.

**Table 4-1. Acronyms and Abbreviations**

Acronym/Abbreviation	Definition
ASIC	Application Specific Integrated Circuit
B	Byte (8 bits)
CS	Chip Select
CH	Configuration Header
DPLL	Digital PLL
EMIF	External Memory InterFace (SDRAM Controller)
FIQ	Fast Interrupt Request
FS USB	Full Speed USB
GPMC	General Purpose Memory Controller
HLOS	High Level Operating System
HS USB	High Speed USB
HW	Hardware
HWA	Hardware Accelerator
I2C	Inter-Integrated Circuit
IRQ	Interrupt
ISR	Interrupt Service Routine
JTAG	Joint Test Action Group. This term is used to refer to the Debugging and Testing interface.
Kbps	Kilobits per second
KB	Kilobyte, 1024 B
MB	Megabyte, 1024 KB
MMC	Multimedia Card.
MPU	Micro Processor Unit
OCM	On-Chip Memory
OneNAND™	A type of Flash memory
PA	Protected Application (also see <a href="#">Table 4-2</a> )
PLL	Phase Locked Loop
PK	Public Key
PPA	Primary Protected Application (also see <a href="#">Table 4-2</a> )
POR	Power On Reset
PMU	Power Management Unit
PRCM	Power, Reset and Clock Management module
RAM	Random Access Memory. Refers to the OMAP internal static RAM
ROM	Read Only Memory
RSA	Rivest, Shamir, Adleman encryption algorithm
SAR	Save & Restore
SDRAM	Synchronous Dynamic Random Access Memory
SWI	Software Interrupt
TOC	Table Of Contents – a structure within an executable image
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

**Table 4-1. Acronyms and Abbreviations (continued)**

Acronym/Abbreviation	Definition
XIP	Execute In Place
WDT	Watchdog timer

**Table 4-2. Naming Conventions**

Name	Definition
Bootstrap	Initial SW that is launched by the ROM Code during the Memory Booting phase
Downloaded SW	Initial SW that is downloaded into internal RAM by the ROM Code during peripheral booting phase.
E-Fuse	A one-time programmable memory location usually set at the factory
Flash Loader	Downloaded software launched by the ROM Code in Pre-Flashing and which programs an image into external memories.
Initial SW	Software which is executed by any of the ROM Code mechanisms (Memory Booting or Peripheral Booting). Initial software is a generic term for Bootstrap and Downloaded software.
Memory Booting	ROM Code mechanism that consists of executing an Initial SW from external memory.
Monitor Mode Manager	ROM Code software component in charge of handling all entry/exit to/from MPU Secure State.
Peripheral Booting	ROM Code mechanism that consists of polling selected interfaces, downloading and executing an Initial SW (in this case called Downloaded SW) in internal RAM.
Pre-Flashing	Specific case of peripheral booting, where the ROM Code mechanism is used to program external Flash memories.

## 4.2 Overview

### 4.2.1 Architecture


The architecture of the ROM code is shown in [Figure 4-1](#). It is split into three main layers with a top-down approach: high-level, drivers, and hardware abstraction layer (HAL). One layer communicates with a lower level layer through a unified interface.

The high level layer is in charge of the main tasks of the ROM Code: watchdog and clocks configuration and main booting routine.

The drivers layer implements the logical and communication protocols for any booting device in accordance with the interface specification.

Finally the HAL implements the lowest level code for interacting with the hardware infrastructure IPs. End booting devices are attached to device IO pads.

Figure 4-1. ROM Code Architecture




### 4.2.2 Functionality

Figure 4-2 illustrates the high level flow for the Public ROM Code booting procedure. On the device, the Public ROM Code starts upon completion of the secure startup (performed by the Secure ROM Code). The ROM Code then performs platform configuration and initialization as part of the public start-up procedure.

The booting device list is created based on the MBOOT. A booting device can be a memory booting device (soldered flash memory or temporarily booting device like memory card) or a peripheral interface connected to a host.

The main loop of the booting procedure goes through the booting device list and tries to search for an image from the currently selected booting device. This loop is exited if a valid booting image is found and successfully executed or upon watchdog expiration.

**Figure 4-2. ROM Code Boot Procedure**




## 4.3 Memory Map

### 4.3.1 ROM Memory Map

The on-chip ROM memory map is shown in [Figure 4-3](#). The ROM Code mapping consists in the following:

- Exception vectors
- CRC
- Dead loops collection
- Code and const data sections
- API Table
- ROM Version

**Figure 4-3. ROM Memory Map**


#### 4.3.1.1 ROM Exception Vectors

Table 4-3 lists the ROM exception vectors. The reset exception is redirected to the ROM Code startup. Other exceptions are redirected to their RAM handlers by loading appropriate addresses into the PC register.

**Table 4-3. ROM Exception Vectors**

Address	Exception	Content
20000h	Reset	Branch to the ROM Code startup
20004h	Undefined	PC = 4030 D004h
20008h	SWI	PC = 4030 D008h
2000Ch	Pre-fetch abort	PC = 4030 D00Ch
20010h	Data abort	PC = 4030 D010h
20014h	Unused	PC = 4030 D014h
20018h	IRQ	PC = 4030 D018h
2001Ch	FIQ	PC = 4030 D01Ch

#### 4.3.1.2 ROM Code CRC

The ROM Code CRC is calculated as 32 bit CRC code (CRC-32-IEEE 802.3) for the address range 20000h–2BFFFh. The four bytes CRC code is stored at location 20020h.

#### 4.3.1.3 Dead Loops

Built-in dead loops are used for different purposes as shown in Table 4-4. All dead loops are branch instructions coded in ARM mode. The fixed location of these dead loops facilitates debugging and testing. The first seven dead loops are default exception handlers linked with RAM exception vectors. The dead loops might be called directly from the user code. However there exists a special function which can be called from ROM code in order to execute a dead loop. The function is an assembly code in ARM mode which takes the dead loop address from the R0 register. The main purpose of the function is to issue a global SW reset before going to a dead loop. The function is located at address 200C0h. In addition the function clears global cold reset status upon issuing the global SW reset.

**Table 4-4. Dead Loops**

Address	Purpose
20080h	Undefined exception default handler
20084h	SWI exception default handler
20088h	Pre-fetch abort exception default handler
2008Ch	Data abort exception default handler

**Table 4-4. Dead Loops (continued)**

<b>Address</b>	<b>Purpose</b>
20090h	Unused exception default handler
20094h	IRQ exception default handler
20098h	FIQ exception default handler
2009Ch	Validation tests PASS
200A0h	Validation tests FAIL
200A4h	Reserved
200A8h	Image not executed or returned.
200ACh	Reserved
200B0h	Reserved
200B4h	Reserved
200B8h	Reserved
200BCh	Reserved

#### 4.3.1.4 Code


This space is used to hold code and constant data.

#### 4.3.1.5 Public ROM Code Version

The ROM code version consists of two decimal numbers: major and minor. It can be used to identify the ROM Code release version burnt in a given IC (for example, useful to identify an IC version). The ROM code version is a 32 bits hexadecimal value located at address 2BFFCh.

### 4.3.2 RAM Memory Map

The ROM code makes use of the on chip RAM module connected to the L3 interconnect (further referred as L3 RAM in this document). Its usage is shown in Figure 4-4. The RAM memory map ranges from address 402F 0400h to 4033 FFFFh.



#### 4.3.2.1 Downloaded Image

This area is used by the ROM code to store the downloaded boot image. It can be up to 173 KB.

#### 4.3.2.2 Public Stack

Space reserved for stack.

#### 4.3.2.3 RAM Exception Vectors

The RAM exception vectors enable a simple means for redirecting exceptions to custom handlers. Table 4-5 shows content of the RAM space reserved for RAM vectors. The first seven addresses are ARM instructions which load the value located in the subsequent seven addresses into the PC register. These instructions are executed when an exception occurs since they are called from the ROM exception vectors. Undefined, SWI, Unused and FIQ exceptions are redirected to a hardcoded dead loop. Pre-fetch abort, data abort, and IRQ exception are redirected to pre-defined ROM handlers. User code can redirect any exception to a custom handler either by writing its address to the appropriate location from 4031 D024h to 4031 D03Ch or by overriding the branch (load into PC) instruction between addresses from 4031 D004h to 4031 D01Ch.

**Table 4-5. RAM Exception Vectors**

Address	Exception	Content
4031 D000h	Reserved	Reserved
4031 D004h	Undefined	PC = [4031 D024h]
4031 D008h	SWI	PC = [4031 D028h]
4031 D00Ch	Pre-fetch abort	PC = [4031 D02Ch]
4031 D010h	Data abort	PC = [4031 D030h]
4031 D014h	Unused	PC = [4031 D034h]



**Table 4-5. RAM Exception Vectors (continued)**

Address	Exception	Content
4031 D018h	IRQ	PC = [4031 D038h]
4031 D01Ch	FIQ	PC = [4031 D03Ch]
4031 D020h	Reserved	20090h
4031 D024h	Undefined	20080h
4031 D028h	SWI	20084h
4031 D02Ch	Pre-fetch abort	Address of default pre-fetch abort handler (*)
4031 D030h	Data abort	Address of default data abort handler (*)
4031 D034h	Unused	20090h
4031 D038h	IRQ	Address of default IRQ handler
4031 D03Ch	FIQ	20098h

(\*) the default handlers for pre-fetch and data abort are performing reads from CP15 debug registers to retrieve the reason of the abort:

- In case of pre-fetch abort: the IFAR register is read from CP15 and stored into R0. The IFSR register is read and stored into the R1 register. Then the ROM Code jumps to the pre-fetch abort dead loop (20088h).
- In case of data abort: the DFAR register is read from CP15 and stored into R0. The DFSR register is read and stored into the R1 register. Then the ROM Code jumps to the data abort dead loop (2008Ch).

#### 4.3.2.4 Tracing Data

This section contains trace vectors reflecting the execution path of the public boot. [Section 4.11](#) describes the usage of the different trace vectors and lists all the possible trace codes.

**Table 4-6. Tracing Data**

Address	Size [bytes]	Description
4031 D040h	4	Current tracing vector, word 1
4031 D044h	4	Current tracing vector, word 2
4031 D048h	4	Current tracing vector, word 3
4031 D04Ch	4	Current copy of the PRM_RSTST register (reset reasons)
4031 D050h	4	Cold reset run tracing vector, word 1
4031 D054h	4	Cold reset run tracing vector, word 2
4031 D058h	4	Cold reset run tracing vector, word 3
4031 D05Ch	4	Reserved
4031 D060h	4	Reserved
4031 D064h	4	Reserved

#### 4.3.2.5 Static Variables

This area contains the ROM code static variables used during boot time (and possibly during run-time, if calling the Public ROM API functions).

## 4.4 Startup and Configuration


### 4.4.1 ROM Code Start-up

The main MPU subsystem always starts its execution in secure mode after reset due to the TrustZone architecture (the Secure ROM code implements the reset handler). The Public ROM code is physically located at the address 20000h that is immediately next to the Secure ROM code.

As shown at top of [Figure 4-5](#), the CPU jumps to the Public ROM Code reset vector once it has completed the secure boot initialization.

Once in public mode the CPU performs the public-side initialization and stack setup (compiler auto generated C- initialization or “scatter loading”) as shown in left hand side of [Figure 4-5](#). Then it configures the watchdog timer 2 (set to three minutes), and performs system clocks configuration. Finally it jumps to the booting routine.

**Figure 4-5. ROM Code Start-up Sequence**



#### 4.4.2 CPU State at Public Startup

The CPU L1 instruction cache and branch prediction mechanisms are not activated as part of the public boot process. The public vector base address is configured to the reset vector of Public ROM Code (20000h). MMU is left switched off during the public boot (hence L1 data cache off).

No specific configuration is performed for the slave CPU which keeps its default configuration after reset (L1 instruction and data caches off, branch prediction off, MMU off, no re-map of public vectors base address).

#### 4.4.3 Clocking Configuration

The supported system clock frequencies are OSC0 = 20 MHz.

The ROM Code configures the clocks and DPLLs that are necessary for ROM Code execution:

- L3 DPLL locked to provide 220MHz clocks for peripheral blocks
- DDR DPLL locked to provide 400MHz
- ARM DPLL is locked to provide 600MHz for the A8
- USB DPLL is locked to provide 960MHz and 192MHz for peripheral blocks

[Table 4-7](#) summarizes the ROM Code default settings for clocks. This default configuration enables all the ROM Code functionalities with minimized needs on power during boot.

The DPLLs and PRCM clock dividers are configured with the ROM Code default values after cold or warm reset in order to give the same working conditions to the Public ROM Code sequence


**Table 4-7. ROM Code Default Clock Settings**

Clock	Frequency (MHz)	Source
PLL_ARM	600	OSC0
PLL_L3	220	OSC0
PLL_USB	960	OSC0
PLL_DDR	400	OSC0
SYSCLK4	220	PLL_L3/1
SYSCLK8	192	(PLL_USB/5)/1
SYSCLK10	48	(PLL_USB/5)/4
SYSCLK18B	32KHz	RTCDIVIDER

## 4.5 Booting

### 4.5.1 Overview

[Figure 4-6](#) shows the booting procedure. First, a booting device list is created. The list consists of all devices which will be searched for a booting image. The list is filled in based on the SYSBOOT.

**Figure 4-6. ROM Code Booting Procedure**


Once the booting device list is set up, the booting routine examines the devices enumerated in the list sequentially and either executes the memory booting or peripheral booting procedure depending on the booting device type. The memory booting procedure is executed when the booting device type is one of NOR, NAND, MMC, or SPI-EEPROM. The peripheral booting is executed when the booting device type is Ethernet, PCIe or UART.

The memory booting procedure reads data from a memory type device. If a valid booting image is found and successfully read from the external memory device, the initial SW is simply started.

The peripheral booting procedure downloads data from a host (commonly a PC) to the device by means of Ethernet, PCIe or UART links. The ROM Code uses a host-slave logical protocol for synchronization. Upon successful PCIe enumeration (or UART or Ethernet connection) the host sends the image binary contents. The peripheral booting procedure is described in detail in [Section 4.8](#).

If the memory or peripheral booting fails for all devices enumerated in the device list, then the ROM Code gets back to the first device in the list. The device list is then processed again in a loop. This loop shall be further interrupted by the MPU or secure watchdog.

## 4.5.2 Device List

The ROM Code creates the device list based on information gathered from the SYSBOOT configuration pins sensed in the control module. The pins are used to index the device table from which the list of devices is extracted.

### 4.5.2.1 BTMode[4-0] Configuration Pins

The following table describes the BTMode[4-0] configuration pins.

### BTMode[4-0] Configuration Pins

Boot Modes				BTMODE[4:0]
1st	2nd	3rd	4th	
Reserved	Reserved	Reserved	Reserved	00000
UART	XIP w/ WAIT (MUX0)	MMC	SPI	00001
UART	SPI	NAND	NANDI2C	00010
UART	SPI	XIP (MUX0)	MMC	00011
EMAC	SPI	NAND	NANDI2C	00100
Reserved	Reserved	Reserved	Reserved	00101
Reserved	Reserved	Reserved	Reserved	00110
EMAC	MMC	SPI	XIP (MUX 1)	00111
PCIE_32	Reserved	Reserved	Reserved	01000
PCIE_64	Reserved	Reserved	Reserved	01001
Reserved	Reserved	Reserved	Reserved	01010
Reserved	Reserved	Reserved	Reserved	01011
Reserved	Reserved	Reserved	Reserved	01100
Reserved	Reserved	Reserved	Reserved	01101
Reserved	Reserved	Reserved	Reserved	01110
Fast External Boot	UART	EMAC	PCIE_64	01111
XIP (MUX1)	UART	EMAC	MMC	10000
XIP w/WAIT (MUX1)	UART	EMAC	MMC	10001
NAND	NANDI2C	SPI	UART	10010
NAND	NANDI2C	MMC	UART	10011
NAND	NAND12C	SPI	EMAC	10100
NANDI2C	MMC	EMAC	UART	10101
SPI	MMC	UART	EMAC	10110
MMC	SPI	UART	EMAC	10111
SPI	MMC	PCIE_32	Reserved	11000
SPI	MMC	PCIE_64	Reserved	11001
XIP (MUX0)	UART	SPI	MMC	11010
XIP w/ WAIT (MUX0)	UART	SPI	MMC	11011
Reserved	Reserved	Reserved	Reserved	11100
Reserved	Reserved	Reserved	Reserved	11101
Reserved	Reserved	Reserved	Reserved	11110
Fast external Boot	EMAC	UART	PCIE_32	11111

The ROM Code uses the row pointed by the MBOOT configuration value .The device list is filled in with the 1st to 4th devices. [BTMode\[4-0\] Configuration Pins](#) is the decoding table for MBOOT configuration pins. The following shortcuts are used in the table:

MMC	MMC or SD card (MMC port 1)
NAND / NANDI2C	NAND flash memory / read flash geometry from I2C EEPROM
XIP / XIP w/ WAIT	NOR or other XIP device with or without wait monitoring
UART	UART interface (UART port 0)
EMAC	Ethernet GMII0m RGMII and RMII interface (EMAC port 0)
SPI	SPI EEPROM (SPI 0, CS0)
PCIE_32 / PCIE_64	PCI Express interface with 32 bit / 64 bit addressing

## 4.6 Fast External Booting

### 4.6.1 Overview


The fast external boot feature:

- Consists of a blind jump in ARM mode to a code located in an external XIP device connected to CS0
- The jump is performed with minimum on-chip ROM Code execution, without configuring any PLL
- Allows the customer to create its own booting code
- Is set up by means of the configuration pins, see [BTMode\[4-0\] Configuration Pins](#)

### 4.6.2 External Booting

Figure 4-7 shows the fast external boot procedure. The code does not make use of RAM and is designed for fast execution.

**Figure 4-7. Fast External Boot**




## 4.7 Memory Booting

### 4.7.1 Overview

The memory booting procedure takes care of starting an external code located in memory device types. These devices are also called permanent booting devices since they are used in that manner.

**Figure 4-8. Memory Booting**



The permanent booting devices supported are:

- MMC/SD cards
- NOR flash
- NAND flash
- SPI EEPROMs

There are two groups of permanent booting devices distinguished by the need of code shadowing. The code shadowing means copying a code from a non-directly addressable device into a location (typically a RAM area) from where the code can be executed. Devices which are directly addressable are called eXecute In Place (XIP) devices.

The memory booting flowchart is shown in [Figure 4-8](#). The second step is about performing the shadowing of the image that is copying the image from external mass storage (non-XIP) into internal RAM. Failure in image copy results in memory booting returning to the main booting procedure which will select the next device for booting. The next sections detail procedures for device initialization & detection in addition to the description of the sector read routine for each supported device type. A sector is a logical unit of 512 bytes.

A valid image is considered to be present when the first 4 bytes word of the sector is not equal to 0000 0000h or FFFF FFFFh.

During the first read sector call, sectors are copied to a temporary RAM buffer. Once the image is found and a destination address is known, the content of the temporary buffer is moved to the target RAM location so it is needed to re-read the first image sector. The header is discarded; therefore, only executable code is located in RAM with the first executable instruction located at the destination address.

For more information about image formats and contents refer to [Section 4.9](#).

MMC/SD cards and NAND devices can hold up to four copies of the booting image. Therefore the ROM Code searches for one valid image out of the four if present by walking over the first four blocks of the mass storage space. Other XIP devices (NOR) use only one copy of the booting image.

## 4.7.2 XIP Memory

The ROM Code can boot directly from XIP devices. A typical XIP device is a NOR flash memory. Support for XIP devices is performed under the following assumptions:

- Uses GPMC as the communication interface
- Can connect up to 1 Gbit (128 Mbytes) memories
- Uses both x8 and x16 data bus width
- Follows asynchronous protocol
- Supports address / data multiplexed mode and non-multiplexed mode
- GPMC clock is 55 MHz
- Device is connected to CS0 mapped to address 800 0000h
- Wait pin signal WAIT0 is monitored depending on the MBOOT configuration pins (XIP/XIPWAIT).

Depending on the MBOOT option the GPMC is configured to use the WAIT signal connected on the WAIT0 pin or not. Wait pin polarity is set to stall accessing memory when the WAIT0 pin is low. The wait monitoring is intended to be used with memories which require long time for initialization after reset or need to pause while reading data. The boot procedure from XIP device can be described as such:

1. Configure GPMC for XIP device access
2. Set the image location to 800 0000h
3. Verify if bootable image is present at the image location.
4. If the image has been found, start it.
5. If the image has not been found, return from XIP booting to the main booting loop.

### 4.7.2.1 XIP Initialization and Detection

#### ***GPMC Initialization***

[Figure 4-9](#) and [Table 4-8](#) describes the GPMC timing settings set for XIP boot and other address-data accessible devices (for example, OneNAND).



Figure 4-9. GPMC XIP Timings




Table 4-8. XIP Timings Parameters

Parameter	Description	Value [clock cycles]
twr	write cycle period	17
trd	read cycle period	17
tCEon	CE low time	1
tCEoff	CE high time	16
tADVon	ADV low time	1
tADVoff	ADV high time	2
tOEon	OE low time	3
tWEon	WE low time	3
trddata	data latch time	15
tOEoff	OE high time	16
tWEoff	WE high time	15

The one clock cycle is 18.182 ns which corresponds to 55MHz frequency.

**Device Detection**

There is no specific identification routine executed prior to booting from an XIP device.

**4.7.2.2 Pins Used for NOR Boot**

The list of pins that are configured by the ROM in the case of NOR boot mode are listed in [Table 4-9](#). Note that all the pins might not be driven at boot time. The decision as to which pins need to be driven is based on the type of NOR flash selected.

Table 4-9. Pins Used for NOR Boot

Signal name	Pin used in XIP_MUX0 mode	Pin used in XIP_MUX1 mode
cs0	gpmc_cs0	gpmc_cs0
advn_ale	gpmc_advn_ale	gpmc_advn_ale
oen_ren	gpmc_oen_ren	gpmc_oen_ren
be0n_cle	gpmc_be0n_cle	gpmc_be0n_cle
wen	gpmc_wen	gpmc_wen
wait	gpmc_wait	gpmc_wait

**Table 4-9. Pins Used for NOR Boot (continued)**

Signal name	Pin used in XIP_MUX0 mode	Pin used in XIP_MUX1 mode
clk	gpmc_clk	gpmc_clk
ad0 - ad15	gpmc_ad0 - gpmc_ad15	gpmc_ad0 - gpmc_ad15
a0	gmii0_rxd[3]	vout1_b_cb_c[2]
a1	gmii0_rxd[4]	mmc2_dat[3]
a2	gmii0_rxd[5]	mmc2_dat[2]
a3	gmii0_rxd[6]	mmc2_dat[1]
a4	gmii0_rxd[7]	mmc2_dat[0]
a5	gmii0_rxdv	vout1_g_y_yc[1]
a6	gmii0_gtxclk	vout1_g_y_yc[0]
a7	gmii0_txd[0]	vout1_r_cr[1]
a8	gmii0_txd[1]	vout1_r_cr[0]
a9	gmii0_txd[2]	vout1_b_cb_c[1]
a10	gmii0_txd[3]	vout1_b_cb_c[0]
a11	gmii0_txd[4]	vout1_fid
a12	gmii0_txd[5]	vout0_fid

**Note:** The ROM code does not multiplex high order address lines gpmc\_a[27:13] to their address functions, although the external memory device generally needs to see logic "0" on its higher order address bits to correctly address memory. Many of the high order address pads default to internal pull-down active; however, some pins will default to internal pull-up active and therefore will need to be driven or pulled low by external hardware for the duration of XIP boot operation. See the device data manual for specific details.

In PG2.0, if MBOOT[10] = 1b, the following changes come into effect. These override the pin configuration mentioned above.

- GPMC\_CLK is not configured
- GPMC\_BE0N\_CLE is not configured
- GPMC\_ADV\_NALE is configured only for multiplexed NOR boot
- GPMC\_A0 configured pinmux in case of 8-bit wide data NOR boot ONLY.
- GPMC\_WAIT0 is configured for NOR (muxed and Non-muxed) with default settings in case we use as WAIT, else do a PULL DOWN
- For the following Pins a PULL DOWN is done for both Muxed NOR and Non-Muxed NOR devices
  - GPMC\_A[20]
  - GPMC\_A[22]
  - SD2\_DAT[7]
  - SD2\_DAT[6]
  - SD2\_DAT[5]
  - GPMC\_WAIT[0] (UNLESS configured as WAIT per BOOTMODE)
- For the following Pins a PULL DOWN is done for Non-Muxed NOR devices only
  - VOUT[1]\_G\_Y\_YC[2]
  - VOUT[1]\_R\_CR[3]

#### 4.7.2.3 Sysboot Pins

Some of the SYSBOOT pins have special meanings when NOR boot is selected.

**Table 4-10. Special SYSBOOT Pins for NOR Boot**


SYSBOOT[n]	Description
[12] (CS0BW)	Must be 0 if 8-bit device is used Must be 1 if 16-bit device is used
[15] (CS0WAIT)	Must be 0 if XIP WIAT if not used Must be 1 if XIP WAIT is used
[14:13] (CS0MUX[1:0])	00b – Non-muxed device 01b – A/D muxed device 10b – AAD muxed device 11b – reserved.

**4.7.2.4 Image Shadowing for non-XIP memories**

**Shadowing on the device**

Shadowing uses the following approach.

**Figure 4-10. Image Shadowing on the Device**



### 4.7.3 NAND

The NAND flash memory is not XIP and requires shadowing before the code can be executed.

#### 4.7.3.1 NAND Features

The NAND features include:

- GPMC as the communication interface
- Device from 512Mbit (64 MByte)
- x8 and x16 bus width
- Support for large page size (2048 bytes + 64 spare bytes) or very large page size 4096 bytes + 128 / 218 spare bytes)
- CE don't care devices only
- Single Level Cell (SLC) and Multiple Level Cell (MLC) devices
- Device Identification based on ONFI or ROM table
- ECC correction : 8 bits/sector for most devices (16b/sector for devices with large spare area)
- GPMC timings adjusted for NAND access
- 55MHz GPMC clock
- Device connected to CS0
- Wait pin signal WAITPIN0 connected to NAND BUSY output
- Four physical blocks are searched for an image. The block size depends on device.


#### 4.7.3.2 Initialization and Detection

The initialization routine for NAND devices consists in three parts: GPMC initialization, device detection with parameters determination and finally bad block detection.

- **ONFI support.** The NAND identification starts with ONFI detection.
- **GPMC initialization.** The GPMC interface is configured such that it can be used for accessing NAND devices. The address bus is released since a NAND device does not use it. The data bus width is initially set to 8 bits; and changed to 16 bits if needed after device parameters determination. The following scheme is applied since NAND devices require different timings when compared to regular NOR devices:

Figure 4-11 and Table 4-11 describes the timings configured for NAND device access. The one clock cycle is 18.181 ns which correspond to 55 MHz frequency.

**Figure 4-11. GPMC NAND Timings**



**Table 4-11. NAND Timings Parameters**

Parameter	Description	Value [clock cycles]
twr	write cycle period	30
trd	read cycle period	30
tCEon	CE low (not marked on the figure)	0
tOEon	CE low to OE low time	7
tWEon	CE low to WE low time	5
trddata	CE low to data latch time	21
tOEoff	CE low to OE high time	24
tWEoff	CE low to WE high time	22

- **Device detection and parameters.** The ROM code first performs an initial wait for device auto initialization (with 250ms timeout) with polling of the ready information. Then, it needs to identify the NAND type connected to the GPMC interface. The GPMC is initialized using 8 bits, asynchronous mode. The NAND device is reset (command FFh) and its status is polled until ready for operation (with 100ms timeout). The ONFI Read ID (command 90h / address 20h) is sent to the NAND device. If it replies with the ONFI signature (4 bytes) then a Read parameters page (command ECh) is sent.
- If the parameters page does not have the ONFI signature, then the ONFI identification fails and the device falls back to using the look up table. If the parameter page contains the ONFI signature, the information shown in [Table 4-12](#) is then extracted: page size, spare area size, number of pages per block, and the addressing mode. The remaining data bytes from the parameters page stream are simply ignored.

**Table 4-12. ONFI Parameters Page Description**

Offset	Description	Size (bytes)
6	Features supported	2
80	Number of data bytes per page	4
84	Number of spare bytes per page	2
92	Number of pages per block	4
101	Number of address cycles	1

If the ONFI Read ID command fails (it will be the case with any device not supporting ONFI) then the device is reset again with polling for device to be ready (with 100ms timeout). Then, the standard Read ID (command 90h / address 00h) is sent. If the Device ID (2nd byte of the ID byte stream) is recognized as being a supported device, then the device parameters are extracted from an internal ROM Code table. The list of supported devices is shown in [Table 4-13](#).

**Table 4-13. Supported NAND Devices**

Capacity	Device ID	Bus Width	Page size
512 Mb	F0	x8	2048
512 Mb	C0	x16	2048
512 Mb	A0	x8	2048
512 Mb	B0	x16	2048
512 Mb	F2	x8	2048
512 Mb	C2	x16	2048
512 Mb	A2	x8	2048
512 Mb	B2	x16	2048
1 Gb	F1	x8	2048
1 Gb	C1	x16	2048
1 Gb	A1	x8	2048

**Table 4-13. Supported NAND Devices (continued)**

Capacity	Device ID	Bus Width	Page size
1 Gb	B1	x16	2048
2 Gb	DA	x8	2048
2 Gb	CA	x16	2048
2 Gb	AA	x8	2048
2 Gb	BA	x16	2048
2 Gb	83	x8	2048
2 Gb	93	x16	2048
4 Gb	DC	x8	2048
4 Gb	CC	x16	2048
4 Gb	AC	x8	2048/4096
4 Gb	BC	x16	2048/4096
4 Gb	84	x8	2048
4 Gb	94	x16	2048
8 Gb	D3	x8	2048/4096
8 Gb	C3	x16	2048/4096
8 Gb	A3	x8	2048/4096
8 Gb	B3	x16	2048/4096
8 Gb	85	x8	2048
8 Gb	95	x16	2048
16 Gb	D5	x8	2048/4096
16 Gb	C5	x16	2048/4096
16 Gb	A5	x8	2048/4096
16 Gb	B5	x16	2048/4096
16 Gb	86	x8	2048
16 Gb	96	x16	2048
32 Gb	D7	x8	2048/4096
32 Gb	C7	x16	2048/4096
32 Gb	A7	x8	2048/4096
32 Gb	B7	x16	2048/4096
32 Gb	87	x8	2048
32 Gb	97	x16	2048
64 Gb	DE	x8	2048/4096
64 Gb	CE	x16	2048/4096
64 Gb	AE	x8	2048/4096
64 Gb	BE	x16	2048/4096

When the parameters are retrieved from the ROM table: page size and block size is updated based on 4th byte of NAND ID data. Due to inconsistency amongst different manufacturers, only devices which has been recognized to be at least 2Gb (included) have these parameters updated. Therefore, the ROM Code supports 4kB page devices but only if their size, according to the table, is at least 2Gb. Devices which are smaller than 2Gb have the block size parameter set to 128kB (when page size is 2KB). [Table 4-14](#) shows the 4th ID Data byte encoding used in ROM Code.

**Table 4-14. 4th NAND ID Data Byte**

Item	Description	I/O #							
		7	6	5	4	3	2	1	0
Page Size	1kB							0	0
	2kB							0	1
	4kB							1	0
	8kB							1	1
Cell type	2 levels					0	0		
	4 levels					0	1		
	8 levels					1	0		
	16 levels					1	1		
Block Size	64kB			0	0				
	128kB			0	1				
	256kB			1	0				
	512kB			1	1				

- Reading NAND geometry from I2C EEPROM.** ROM supports a special boot mode called NANDI2C to support NAND devices whose geometry cannot be detected by the ROM automatically using methods described in the previous section (Figure 4-12). If this boot mode is selected, the ROM code tries to read NAND geometry from an I2C EEPROM. If the read is successful, ROM code then proceeds to the next steps of NAND boot, beginning with reading bad blocks of information.

The list of pins that are configured by the ROM in case of NANDI2C boot mode (this is in addition to the NAND boot pins) is described in Table 4-17).

**Table 4-15. Pins used for NANDI2C boot for I2C EEPROM access**

Signal name	Pin used
I2C SCL	i2c0_scl
I2C SDA	i2c0_sda

ROM accesses the I2C EEPROM at I2C slave address 50h and reads 7 bytes starting from address offset 80h. The format of this (NAND geometry information) is as follows:

**Table 4-16. NAND Geometry Information on I2C EEPROM**


Byte address	Information	
	Upper nibble	Lower nibble
80h	Magic Number – 10h	
81h	Magic Number – B3h	
82h	Magic Number – 57h	
83h	Magic Number – A6h	
84h	NAND column address (word/byte offset within a page) size in bytes, Example: 2	NAND row address (page offset) size in bytes. Example: 3
85h	Page size (2N) exponent "N". Example (for page size of 2048): 11	Pages per block (2N) exponent "N" Example (for number of blocks 64): 6
86h	NAND bus width 0 → 8-bit, 1 → 16-bit	ECC Type 0 → No ECC, 1 → BCH8, 2 → BCH16

- **ECC correction.** The default ECC correction applied is BCH 8b/sector using the GPMC and ELM hardware.  
For device ID codes D3h, C3h, D5h, C5h, D7h, C7h, DEh, CEh when manufacturer code (first ID byte) is 98h the cell type information is checked in the 4th byte of ID data. If it is equal to 10b then the ECC correction applied is BCH 16b/sector.


The detection procedure is described in [Figure 4-12](#). Once the device has been successfully detected, the ROM code changes GPMC to 16-bit bus width if necessary.



Figure 4-12. NAND Device Detection



- Bad block verification.** Invalid blocks are blocks which contain invalid bits whose reliability cannot be guaranteed by the manufacturer. Those bits are identified in the factory or during the programming and reported in the initial invalid block information located in the spare area on the 1st and 2nd page of each block. Since the ROM Code is looking for an image in the first four blocks, it must detect block validity status of these blocks. Blocks which are detected as invalid are not accessed later on. Blocks validity status is coded in the spare areas of the first two pages of a block (first byte equal to FFh in 1st and 2nd pages for an 8 bits device / first word equal to FFFFh in 1st and 2nd page for a 16-bit device). [Figure 4-13](#) depicts the invalid block detection routine. The routine consists in reading spare areas and checking validity data pattern.

**Figure 4-13. NAND Invalid Blocks Detection**



### 4.7.3.3 NAND Read Sector Procedure

The ROM Code reads data from NAND devices in 512 bytes sectors. The read function fails in two cases:

- The accessed sector is within a block marked as invalid
- The accessed sector contains an error which cannot be corrected with ECC

Figure 4-14 shows the read sector routine for NAND devices. The ROM Code uses normal read (command 00h 30h) for reading NAND page data.

Figure 4-14. NAND Read Sector Procedure



Page data can contain errors due to memory alteration. The ROM Code uses an ECC correction algorithm to detect and possibly correct those errors. The ECC algorithm used is BCH with capability for correcting 8b or 16b errors per sector. The BCH data is automatically calculated by the GPMC on reading each 512 bytes sector. The computed ECC is compared against ECC stored in the spare area for the corresponding page. Depending on the page size, the amount of ECC data bytes stored in the corresponding spare area is different. Figure 4-15 and Figure 4-16 show the mapping of ECC data inside the spare area for respectively 2KB-page and 4KB- page devices. If both ECC data are equal then the Read Sector(s) function returns the read 512 bytes sector without error. Otherwise, the ROM Code tries to correct error(s) in the corresponding sector (this procedure is assisted by the ELM hardware) and returns the data if successful. If errors are uncorrectable, the function returns with FAIL.

**Figure 4-15. ECC Data Mapping for 2KB Page and 8b BCH Encoding**





Figure 4-16. ECC Data Mapping for 4KB Page and 16b BCH Encoding



4.7.3.4 Pins Used for NAND Boot

The list of pins that are configured by the ROM in case of NAND boot mode are in Table 4-17. Note that all the pins might not be driven at boot time.

Table 4-17. Pins Used for NAND Boot

Signal name	Pin used
cs0	gpmc_cs0
advn_ale	gpmc_advn_ale

**Table 4-17. Pins Used for NAND Boot (continued)**

Signal name	Pin used
oen_ren	gpmc_oen_ren
be0n_cle	gpmc_be0n_cle
wen	gpmc_wen
wait	gpmc_wait
clk	gpmc_clk <sup>(1)</sup>
ad0 - ad15	gpmc_ad0 - gpmc_ad15

<sup>(1)</sup> gpmc\_clk is not configured in MBOOT[10] = 1b

#### 4.7.3.5 Sysboot Pins for NAND Boot

Some of the SYSBOOT pins have special meanings when NAND boot is selected.

**Table 4-18. Special SYSBOOT pins for NAND boot**

SYSBOOT[n]	Description
[12] (CS0BW)	Must be 0 if 8-bit NAND is used
	Must be 1 if 16-bit NAND is used
[15] (CS0WAIT)	Must be 0
[14:13] (CS0MUX[1:0])	Must be 0

### 4.7.4 MMC/SD Cards

#### 4.7.4.1 Overview

The ROM code supports booting from MMC/SD cards in the following conditions:

- MMC/SD Cards compliant to low and high capacities
- MMC/SD cards connected to MMC interface #1
- 3V VCC power supply, support for 3V or 1.8V I/O voltages
- Initial 1-bit MMC Mode, optional 4-bits or 8-bits mode
- Clock Frequency: identification mode: 400 KHz; data transfer mode up to 10 MHz
- Only one card connected to the bus
- Raw mode, image data read directly from sectors in the user area
- File system mode (FAT12/16/32 supported with or without Master Boot Record), image data is read from a booting file

#### 4.7.4.2 System Interconnection

An MMC/SD card can be connected to the MMC1 interface typically through a card cage.


Notes:

- It may be possible to design the system so that an eMMC/eSD memory type is connected to the MMC1 interface. However, the dual voltage IOs feature of MMC1 dedicates it preferably to cards.
- The ROM Code does not handle the card detection feature on card cage.

#### 4.7.4.3 Booting Procedure

The high level flowchart of the eMMC/eSD and MMC/SD booting procedure is depicted in [Figure 4-17](#). The booting file is searched only in case of booting from a card. eMMC/eSD embedded memories only support raw mode.

Figure 4-17. MMC/SD Booting




4.7.4.4 Initialization and Detection

The ROM Code initializes the memory device or card connected on MMC interface using the standard High-Voltage range (3.0V). If neither memory device nor card is detected then the ROM code carries on to the next booting device. The standard identification process and relative card address (RCA) assignment are used. However, the ROM Code assumes that only one memory or card is present on the bus. This first sequence is done using the CMD signal that is common to SD and MMC devices.

MMC and SD standards detail this phase as initialization phase. Both standards differ in the first commands involved: CMD1 and ACMD41. The ROM code uses this difference in command set to discriminate between MMC and SD devices: CMD1 is supported only by the MMC standard whereas ACMD41 is only supported by SD standard. The ROM code first sends a CMD1 to the device and gets a response only if an MMC device is connected. If no response is received then ACMD41 (ACMD41 is made out of CMD55 and ACMD41) is sent and a response is expected from an SD device. If no response is received then it is assumed that no device is connected and the ROM Code exits the MMC/SD Booting procedure with FAIL. This is detection procedure is shown in Figure 4-18.

As previously mentioned, the contents of an MMC/D card may be formatted as raw binary or within a FAT filesystem. eMMC/SD devices only support raw mode. The ROM Code reads out raw sectors from image or the booting file within the file system and boots from it.

**Figure 4-18. MMC/SD Detection Procedure**


As previously mentioned, the contents of an MMC/D card may be formatted as raw binary or within a FAT file system. eMMC/SD devices only support raw mode. The ROM Code reads out raw sectors from image or the booting file within the file system and boots from it.

#### 4.7.4.5 MMC/SD Read Sector Procedure in Raw Mode

In raw mode the booting image can be located at one of the four consecutive locations in the main area: offset 0/20000h (128KB)/40000h (256KB)/60000h (384KB). For this reason a booting image shall not exceed 128KB in size. However it is possible to flash a device with an image greater than 128KB starting at one of the aforementioned locations. Therefore the ROM code does not check the image size. The only drawback is that the image will cross the subsequent image boundary.

The raw mode is detected by reading sectors #0, #256, #512, #768. The content of these sectors is then verified for presence of a TOC structure as described in [TOC Structure](#). A configuration header (CH) must be located in the first sector followed by a header. The CH might be void (only containing a CHSETTINGS item for which the Valid field is zero).

#### 4.7.4.6 MMC/SD Read Sector Procedure in FAT Mode

MMC/SD cards may hold a FAT file system which ROM Code is able to read and process. The image used by the booting procedure is taken from a specific booting file named "MLO." This file has to be located in the root directory on an active primary partition of type FAT12/16 or FAT32.

An MMC/SD card can be configured either as floppy-like or hard-drive-like.

- When acting as floppy-like, the content of the card is a single file system without any master boot record (MBR) holding a partition table



- When acting as hard-drive-like, an MBR is present in the first sector of the card. This MBR holds a table of partitions, one of which must be FAT12/16/32, primary and active.

The card should always hold an MBR except for MMC cards using floppy-like file system (refer to the CSD internal Register fields FILE\_FORMAT\_GRP and FILE\_FORMAT). However, depending on the operating system, the MMC/SD card will be formatted either with partition(s) (using an MBR) or without. The ROM code supports both types; this is described in the following section.

The ROM code retrieves a map of the booting file from the FAT table. The booting file map is a collection of all FAT table entries related to the booting file (a FAT entry points to a cluster holding part of the file). The booting procedure uses this map to access any 512 byte sector within the booting file without involving ROM code FAT module.

The sector read procedure utilizes standard MMC/SD raw data read function. The sector address is generated based on the booting memory file map collected during the initialization. Hence the ROM Code can address sectors freely within the booting file space.

#### 4.7.4.7 FAT File System

This paragraph describes functionalities which are used by the ROM Code. It is not intended to fully describe the Master Boot Record and the FAT file system, but does include:

- How to recognize if a sector is the 1st sector of an MBR
- How to recognize if a sector is the 1st sector of a FAT12/16/32
- How to find the 1st cluster of the booting file
- How to buffer the booting file FAT entries

Some memory devices which support file systems can be formatted with or without MBR, therefore the first task of the ROM Code is to detect whether or not the device is holding an MBR in the first sector. If this is the case, an active FAT12/16/32 partition is searched in all four MBR partition entries, based on the Type field. If the MBR entries are not valid or if no useable partition is found then the ROM Code returns to the Booting procedure with FAIL. The Extended partitions are not checked, the booting file must reside in a primary partition.


If a partition is found then its first sector is read and used further on. If no MBR is present (in case of a floppy-like system), the first sector of the device is read and used further on. The read sector is checked to be a valid FAT12/16 or FAT32 partition. If this fails, in case another partition type is used (i.e., Linux FS or any other) or if the partition is not valid, the ROM Code returns with FAIL.

Otherwise, the Root Directory entries are searched for a file named depending on the booting device. The Long File Names (LFN) format is not used and only File Names in 8.3 Format are searched for. If no valid file is found, the ROM Code returns with FAIL.

Once the file has been found, the ROM Code reads the File Allocation Table (FAT) and buffers the singly-linked chain of clusters in a FAT Buffer which will be used by the Booting Procedure to access the file directly sector by sector. For FAT12/16 and for FAT32 (valid if a specific flag has been set in the FAT32 Boot Sector), there exist multiples copies of the FAT (ROM Code supports only two copies). When buffering FAT entries, the two FATs are compared. If they are not the same, only entries from the last FAT are used. The FAT Buffer holds sector numbers and not cluster numbers. The ROM Code converts each cluster entry to one or several sector entries if applicable.

The whole process is described in [Figure 4-19](#). Every part related to MBR or FAT12/16/32 is described in the next paragraph.

Figure 4-19. MMC/SD Booting, Get Booting File



#### 4.7.4.7.1 Master Boot Record: MBR

The Master boot record is the 1st sector of a memory device. It is made out of some executable code and four partition entries. The aim of such a structure is to be able to divide the hard disk in partitions mostly used to boot different systems (Microsoft Windows™, Linux, ...). Its structure is described in [Table 4-19](#) and [Table 4-20](#). The valid partition types searched by the ROM Code are described in [Table 4-21](#).

**Table 4-19. Master Boot Record Structure**

Offset	Length [bytes]	Entry Description	Value
0000h	446	Optional Code	
01BEh	16	Partition Table Entry	(see <a href="#">Table 4-20</a> )
01CEh	16	Partition Table Entry	(see <a href="#">Table 4-20</a> )
01DEh	16	Partition Table Entry	(see <a href="#">Table 4-20</a> )
01EEh	16	Partition Table Entry	(see <a href="#">Table 4-20</a> )
01FEh	2	Signature	AA55h

**Table 4-20. Partition Entry**

Offset	Length [bytes]	Entry Description	Value
0000h	1	Partition State	00h: Inactive 80h: Active
0001h	1	Partition Start Head	$H_s$
0002h	2	Partition Start Cylinder and Sector	$C_s[7:0]-C_s[9:8]-S_s[5:0]$
0004h	1	Partition Type	Refer to <a href="#">Table 4-21</a> for partial partition types
0005h	16	Partition End Head	$H_e$
0006h	2	Partition End Cylinder and Sector	$C_e[7:0] - C_e[9:8] - S_e[5:0]$
0008h	4	First sector position relative to the beginning of media	$LBA_s = C_s.H.S + H_s.S + S_s - 1$
000Ch	4	Number of sectors in partition	$LBA_e = C_e.H.S + H_e.S + S_e - 1$ $Nb_s = LBA_e - LBA_s + 1$

**Table 4-21. Partition Types**


Partition Type	Description
01h	FAT12
04h, 06h, 0Eh	FAT16
0Bh, 0Ch, 0Fh	FAT32

The way the ROM Code detects whether a sector is the 1st sector of an MBR or not is described in [Figure 4-20](#).

The ROM Code first checks if the signature is present. Each partition entry is checked:


- If its type is set to 00h then all fields in the entry must be 00h
- The partition is checked to be within physical boundaries, i.e. the partition is located inside and its size fits the total physical sectors.

**Figure 4-20. MBR Detection Procedure**



Once identified, the ROM Code gets the partition using the procedure described in Figure 4-21. The partition type is checked to be FAT12/16 or FAT32. Its state must be 00h or 80h (if there is more than one active partition the test fails). The ROM Code returns with FAIL if no active primary FAT12/16/32 could be found.

Figure 4-21. MBR, Get Partition



4.7.4.7.2 FAT12/16/32 Boot Sector

The FAT file system is made out of several parts:

- Boot Sector which holds the BIOS Parameter Block (BPB)
- File Allocation Table (FAT) which describes the use of each cluster of the partition
- Data Area which holds the Files, Directories and Root Directory (for FAT12/16, the Root Directory has a specific fixed location)

The boot sector is described in Table 4-22. In the following description, all the fields whose names start with BPB\_ are part of the BPB. All the fields whose names start with BS\_ are part of the Boot Sector and not really part of the BPB (not mandatory); they are not used at all by the ROM Code.

Table 4-22. FAT Boot Sector

	Offset	Length [bytes]	Name	Description
	0000h	3	BS_jmpBoot	Jump Instruction to Boot Code (not used)
	0003h	8	BS_OEMName	Name of the System which created the partition

**Table 4-22. FAT Boot Sector (continued)**

	Offset	Length [bytes]	Name	Description
	000Bh	2	BPB_BytsPerSec	Counts of Bytes per sector (usually 512)
	000Dh	1	BPB_SecPerClus	Number of sectors per allocation unit
	000Eh	2	BPB_RsvdSecCnt	Number of reserved sectors for the Boot Sector For FAT12/16 is 1, for FAT32, usually 32
	0010h	1	BPB_NumFATs	Number of copies of FAT, usually 2
	0011h	2	BPB_RootEntCnt	For FAT12/16, number of 32 bytes entries in the Root Directory (multiple of BPB_BytsPerSec/32) For FAT32 this value is 0
	0013h	2	BPB_TotSec16	Total Count of sectors on the volume. If the size is bigger than 10000h or for FAT32, this field is 0 and BPB_TotSec32 holds the value
	0015h	1	BPB_Media	Media Type, usually F8h: fixed, non-removable
	0016h	2	BPB_FATSz16	For FAT12/16, size in sectors of one FAT For FAT32, holds 0
	0018h	2	BPB_SecPerTrk	Number of sectors per track, 63 for MMC/SD
	001Ah	2	BPB_NumHeads	Number of heads, 255 for MMC/SD
	001Ch	4	BPB_HiddSec	Number of sectors preceding the partition
	0020h	4	BPB_TotSec32	Total Count of sectors on the volume. If the size is smaller than 10000h (for FAT12/16), this field is 0 and BPB_TotSec16 is valid
<b>FAT12/16</b>	0024h	1	BS_DrvNum	Drive Number
	0025h	1	BS_Reserved1	00h
	0026h	1	BS_BootSig	Extended Boot Signature 29h. Indicates that the following 3 fields are present
	0027h	4	BS_VolID	Volume Serial Number
	002Bh	11	BS_VolLab	Volume Label
	0036h	8	BS_FilSysType	File system Type: "FAT12", "FAT16", "FAT32". Note: This field is not mandatory (i.e., BS_) therefore it cannot be used to identify the partition type.
<b>FAT32</b>	0024h	4	BPB_FATSz32	Size in sectors of one FAT. Field BPB_FATSz16 must be 0
	0028h	2	BPB_ExtFlags	FAT Flags: [7]: 0 = FAT is mirrored; 1 = Only one FAT is used [3:0]: Number of used FAT if no mirroring used
	002Ah	2	BPB_FSVer	File system Version Number
	002Ch	4	BPB_RootClus	First Cluster number of the Root Directory
	0030h	2	BPB_FSInfo	Sector number of FSINFO Structure in the reserved-area, usually 1
	0032h	2	BPB_BkBootSec	If non-zero, indicates the sector number in the reserved-area of a copy of the Boot Sector
	0034h	12	BPB_Reserved	Reserved, set to 00h
	0040h	1	BS_DrvNum	Drive Number
	0041h	1	BS_Reserved1	00h
	0042h	1	BS_BootSig	Extended Boot Signature 29h. Indicates that the following 3 fields are present
	0043h	4	BS_VolID	Volume Serial Number
	0047h	11	BS_VolLab	Volume Label
	0052h	8	BS_FilSysType	File system Type: "FAT12", "FAT16", "FAT32". Note: This field is not mandatory (i.e., BS_) therefore it cannot be used to identify the partition type.
		01FEh	2	BPB_Signature

To check whether or not a sector holds a valid FAT12/16/32 partition, only fields starting with BPB can be checked as they are mandatory. The fields starting from offset 0024h to 01FDh cannot be used for the check as they will differ if using FAT12/16 or FAT32. The procedure is described in Figure 22. First the ROM Code checks if the BPB\_Signature is equal to AA55h. Then it checks some fields which must have some specific values (BPB\_BytsPerSec, BPB\_SecPerClus, BPB\_RsvdSecCnt, BPB\_NumFATs, BPB\_RootEntCnt). If the geometry of the device is known then it is compared against BPB\_SecPerTrk and BPB\_NumHeads fields. If an MBR was found before, the partition size is also checked.

$$BPB\_TotSec16 = MBR\_Partition\_Size$$

or

$$BPB\_TotSec32 = MBR\_Partition\_Size$$

The field BPB\_TotSec16 is used if the total number of sectors is below 65518 (in this case BPB\_TotSec32=0), otherwise, BPB\_TotSec32 is used (BPB\_TotSec16=0). The partition sector offset is also checked: BPB\_HiddSec = MBR\_Partition\_Offset (if this value is not 0 as some operating systems do not update this field correctly). The last step is to decide which type of FAT file system it is. The ROM Code computes the number of clusters in the Data Area part of the partition:

$$Nb_{clusters} < 4085 \Rightarrow \text{FAT12}$$

$$4085 \leq Nb_{clusters} < 65525 \Rightarrow \text{FAT16}$$


$$65525 \leq Nb_{clusters} \Rightarrow \text{FAT32}$$

Where Nbclusters is given by the size of the Data Area:

$$RootDirSectors = \frac{BPB\_RootEntCnt * 32}{BPB\_BytesPerSec}$$

$$DataSec = BPB\_TotSec - (BPB\_RsvdSecCnt + (BPB\_NumFATs * BPB\_FATsSz) + RootDirSectors)$$

$$Nb_{clusters} = \frac{DataSec}{BPB\_SecPerClus}$$

**FAT Detection Procedure**

**4.7.4.8 FAT12/16/32 Root Directory**

The next task for the ROM Code is to find the booting file named “MLO” inside the Root Directory of the FAT12/16/32 file system. The file is not searched in any other location. For a FAT12/16 file system, the Root Directory has a fixed location which is cluster 0. For a FAT32 file system, its cluster location is given by BPB\_RootClus. The general formulae to find the sector number (relative to device sector 0, not partition sector 0) of a cluster is given by:

$$Cluster_{sector} = BPB\_HiddSec + BPB\_RsvdSecCnt + BPB\_NumFATs \cdot BPB\_FATSz + Cluster \cdot BPB\_SecPerClus$$

Note: BPB\_FatSz is BPB\_FatSz16 for FAT12/16 or BPB\_FatSz32 for FAT32

Note: The BPB\_HiddSec field can contain 0 even though the FAT file system is located somewhere other than on sector 0 (floppy-like). The ROM Code actually uses the partition offset taken from the MBR instead of this field which can be wrong. If no MBR was found (floppy-like) the value 0 is used.

Each entry in the Root Directory is 32 bytes long and hold information about the file, i.e., filename, date of creation, rights, cluster location etc. This is described in [Table 4-23](#).



**Table 4-23. FAT Directory Entry**

Offset	Length [bytes]	Name	Description	
0000h	11	DIR_Name	Short Name (8+3)	
000Bh	1	DIR_Attr	File Attributes:	
			ATTR_READ_ONLY	01h
			ATTR_HIDDEN	02h
			ATTR_SYSTEM	04h
			ATTR_VOLUME_ID	08h
			ATTR_DIRECTORY	10h
			ATTR_ARCHIVE	20h
			ATTR_LONG_NAME	ATTR_READ_ONLY   ATTR_HIDDEN   ATTR_SYSTEM   ATTR_VOLUME_ID
000Ch	1	DIR_NTRes	Reserved, set to 00h	
000Dh	1	DIR_CrtTimeTenth	Millisecond stamp at file creation	
000Eh	2	DIR_CrtTime	Time file was created	
0010h	2	DIR_CrtDate	Date file was created	
0012h	2	DIR_LstAccDate	Last Access date	
0014h	2	DIR_FstClusHi	High word of this entry's first cluster number	
0016h	2	DIR_WrtTime	Time of last write	
0018h	2	DIR_WrtDate	Date of last write	
001Ah	2	DIR_FstClusLo	Low word of this entry's first cluster number	
001Ch	4	DIR_FileSize	File size in bytes	

The ROM Code checks each entry in the Root Directory until either the booting file is found or the entry is empty (first byte is 00h) or when the end of the Root Directory has been reached. Entries with ATTR\_LONG\_NAME attribute (LFN) and with first byte at E5h (erased file) are ignored. When found, the first cluster offset of the file is read from the DIR\_FstClusHi/DIR\_FstClusLo fields.

There is a slight difference between FAT12/16 and FAT32 when handling the Root Directory. On FAT12/16, this directory has a fixed location (see above) and length fixed by BPB\_RootEntCnt which is the total number of 32 bytes entries. Handling this directory is therefore straight forward. On FAT32, the Root Directory is like a standard file, the File Allocation Table (FAT) has to be used in order to retrieve each sector of the Directory. The way the FAT is handled is described in the next paragraph.

#### 4.7.4.9 FAT12/16/32 File Allocation Table

The ROM Code needs to read the FAT in order to retrieve sectors either for the booting file or for the Root Directory (in case the file system is FAT32).

There can be multiple copies of the FAT inside the file system (ROM Code supports only 2) located after the Boot Sector:

$$FATn_{sector} = BPB\_HiddSec + BPB\_RsvdSecCnt + BPB\_FatSz \cdot n$$

Its size is given by BPB\_FATsSz16 or BPB\_FATsSz32. The ROM Code checks each copy of the FAT if identical. In case the values are different, the ROM Code uses the value from the last FAT copy. With FAT32 file system, the copy system can be disabled according to a flag located in BPB\_ExtFlags[7]. If this flag is set then FAT BPB\_ExtFlags[3:0] is used. In this case no verification is made by the ROM Code with other copies of FAT.

The FAT is a simple array of values each referring to a cluster located in the Data Area. One entry of the array is 12, 16 or 32 bits depending on the file system in use. The value inside an entry defines whether the cluster is being used or not and if another cluster has to be taken into account. This creates a singly-linked chain of clusters defining the file. The meaning of an entry is described in [Table 4-24](#).

Note: : For compatibility reasons, clusters 0 and 1 are not used for files and those entries must contain FF8h and FFFh (for FAT12); FFF8h and FFFFh (for FAT16); FFFFFFFF8h and FFFFFFFFh (for FAT32).

**Table 4-24. FAT Entry Description**

FAT12	FAT16	FAT32	Description
000h	0000h	?0000000h	Free Cluster
001h	0001h	?0000001h	Reserved Cluster
002h-FEFh	0002h-FFEh	00000002h - ?FFFFFFEFh	Used Cluster; value points to next cluster
FF0h-FF6h	FFF0h-FFF6h	?FFFFFF0h - ?FFFFFF6h	Reserved values
FF7h	FFF7h	?FFFFFF7h	Bad Cluster
FF8h-FFFh	FFF8h-FFFh	?FFFFFF8h - ?FFFFFFFh	Last Cluster in File

Note: FAT32 uses only bits [27:0], the upper 4 bits are usually 0 and should be left untouched. When accessing the Root Directory for FAT32, the ROM Code just starts from the Root Directory Cluster entry and follows the linked chain to retrieve the clusters.

When the booting file has been found, the ROM Code buffers each FAT entry corresponding to the file in a sector way. This means each cluster is translated to one or several sectors depending on how many sectors are in a cluster (BPB\_SecPerClus). This buffer is used later on by the booting procedure to access the file.

#### 4.7.4.10 Pins Used for MMC Boot

The list of pins that are configured by the ROM in case of MMC boot mode are as follows. Please note that all the pins might not be driven at boot time.

**Table 4-25. Pins Used for MMC Boot**

Signal name	Pin used
clk	mmc1_clk
cmd	mmc1_cmd_mux0
dat0	mmc1_dat0
dat1	mmc1_dat1
dat2	mmc1_dat2
dat3	mmc1_dat3

### 4.7.5 SPI

SPI EEPROMs or SPI flashes have an EEPROM or NOR flash backend and they connect to the device using the serial SPI protocol. These typically devices operate in three stages – the command stage, the address stage and the data transfer stage. The command is usually an 8 bit value followed by the address (depending on the size of the device) followed by the data to be read or written. Because of the need for fewer pins, these devices are comparatively inexpensive, easy for board layout, and are the devices of choice when cost, complexity and form factor are critical considerations.

#### 4.7.5.1 SPI Features

The following features are included in SPI:

- Supports 12 MHz clock (50% duty cycle)
- Supports only SPI Mode 3 (clock polarity = 1, clock phase = 1)
- Supports only 24 bit addressable EEPROMs
- Supports only 4-pin SPI mode (CS, CLK, Serial Input, Serial Output)
- The boot devices must be connected to channel 0 and must support the read command (03h)
- The boot image is copied into internal memory and then executed

### 4.7.5.2 Initialization and Detection

The ROM Code initializes the SPI controller, pin muxing and clocks for communicating with the SPI device. The controller is initialized in Mode 3 and the clock is setup to operate at 12 MHz. There is no specific device identification routine that is executed by the ROM code to identify whether a boot device is present or not. If no SPI device is present, the sector read will return only 0xFFFFFFFF and the SPI boot will be treated as failed.

### 4.7.5.3 SPI Read Sector Procedure

The ROM Code reads SPI data from the boot device in 512 byte sectors. For each call to the SPI Read Sector routine, the SPI Read Command (0x03) is sent along with the 24 bit start address of the data to be read.

From the next iteration onwards, a dummy value is transmitted on the master out line and the data is received on the master in line. This needs to be done because SPI protocol always operated in full duplex mode. The dummy data transmitted by the ROM is the Read Command appended to the start address. The data from the boot device is received MSB first.

As the A8 is a little-endian processor, and SPI operates in a big-endian format, this means that while writing to the flash, care needs to be taken to write the image in a big-endian format. This way we can avoid doing the endian conversion at boot time, thus improving boot performance

### 4.7.5.4 Pins Used for SPI Boot

The list of device pins that are configured by the ROM in the case of SPI boot mode are shown in the table below. Please note that all the pins might not be driven at boot time.

The default state of the other SPI chip select pins could be low at POR, so care must be taken if any other devices are connected to CS[1], CS[2] or CS[3]. External logic must be used to ensure that the chip select to these devices are not enabled by default. .

**Table 4-26. Pins Used for SPI Boot**

Signal name	Pin used
cs	spi0_cs0
miso	spi0_d0
mosi	spi0_d1
clk	spi0_sclk

## 4.7.6 Blocks and Sectors Search Summary

[Table 4-27](#) summarizes numbers of blocks and sectors which are searched during the memory booting from devices requiring image shadowing. NAND is organized with blocks, which are erasable units.

**Table 4-27. Blocks and Sectors Searched on non-XIP Memories**

Memory	Maximum number of blocks checked	Number of sectors searched
NAND	first 4	Number of sectors in one block <sup>(1)</sup>
SPI, eMMC/eSD and MMC/SD cards (raw mode)	first 4	1

<sup>(1)</sup> Depends on NAND geometry.

Regarding MMC/SD card booting in FAT mode, the file system area is searched for one file.

## 4.8 Peripheral Booting

### 4.8.1 Overview

The ROM Code can boot from three different peripheral interfaces:

EMAC	1000/100/10 Mbps Ethernet, using standard TCP/IP network boot protocols BOOTP and TFTP
PCIe	One lane @250 MB/s
UART	115.2Kbps, 8 bits, even parity, 1 stop bit, no flow control


The purpose of booting from a peripheral interface is to download a boot image from an external host (typically a PC). This booting method is mostly used for programming flash memories connected to the device (for example, in the case of initial flashing, firmware update or servicing).

#### 4.8.2 Boot Image Location and Size

The boot image is downloaded directly into internal RAM at the location 4030 0000h. The maximum size of downloaded image is 110KB.

#### 4.8.3 Peripheral Boot Procedure Overview

Figure 4-22. Peripheral Booting Procedure



#### 4.8.4 EMAC Boot Procedure

##### 4.8.4.1 Device Initialization

- EMAC boot uses the CPGMAC0 subsystem of the device. It can be connected to external Ethernet PHY using the GMII0, RMII or RGMII interfaces and MDIO pins
- Device uses EFUSE register MAC\_ID0 for Ethernet MAC address of the device.
- Device detects if the PHY is alive on the MDIO interface and
  - Reads the STATUS register to check if Ethernet link is active
  - Reads the CONTROL register to detect the auto-negotiated mode of operation
    - Is the mode full-duplex or half duplex
    - Speed of operation, 1000/100/10 Mbps

#### 4.8.4.2 BOOTP (RFC 951)

The device then proceeds to obtain the IP and Boot information using BOOTP protocol. The device prepares and broadcasts the BOOTP message that has the following information:

- Device MAC address in “chaddr” field – to uniquely identify the device to the server.
- “Vender-class-identifier” option number 60 (RFC 1497, RFC 1533). Servers could use this information to identify the device type. The value present is "DM816x ROM v1.0"
- “Client-identifier” option number 61 (RFC 1497, RFC 1533). This has the ASIC-ID structure which contains additional info for the device.

The device then expects a BOOTP response that provides the following information for the booting to proceed:

- Device IP address from “yiaddr” field
- Subnetmask from extended option 1 (RFC 1497, RFC 1533)
- Gateway IP from extended option number 3 (RFC 1497, RFC 1533) or from “giaddr” field of BOOTP response.
- Boot image filename from “file” field
- TFTP server IP address from the “siaddr” field
- Timeouts and retries
- Exponentially increasing timeouts starting from 4s
- Five retries

#### 4.8.4.3 FTP (RFC 1350)

After a successful BOOTP completion, the device initiates the TFTP download of the boot image into SRAM. The device has the capability to reach TFTP server within the local subnet or outside, though the gateway.

Timeouts and retries

- Timeout of 1s to receive a response for the READ request
- 5 retries for the READ request
- Retries are managed by server once data transfer starts (server re-sends a data packet if the ACK was not received within a timeout value)
- Device has a 60s timeout to complete the data transfer, to handle the scenario if the server dies in the middle of a data transfer

#### 4.8.4.4 Pins Used for EMAC Boot

The list of pins that are configured by the ROM in case of EMAC boot mode are as follows. Note that all the pins might not be driven at boot time.

**Table 4-28. Pins Used for EMAC Boot**

Signal name	Pin used
col	gmii0_col
crs	gmii0_crs
gtx_clk	gmii0_gtxclk
rx_clk	gmii0_rxclk
rxd0-rxd7	gmii0_rxd0-rxd7
rxdv	gmii0_rxdv
rxer	gmii0_rxer
tx_clk	gmii0_txclk
txd_0-txd7	gmii0_txd0-txd7
txen	gmii0_txen
mclk	gmii0_mclk

**Table 4-28. Pins Used for EMAC Boot (continued)**

Signal name	Pin used
mdio	gmii0_mdio

**Table 4-29. Pins Used for Boot in RGMII Mode**

Signal name	Pin used
rxclk	gmii0_txclk
rxctl	gmii0_col
txclk	gmii0_rxclk
txctl	gmii0_rxer
rx0	gmii0_rxd1
rx1	gmii0_rxd2
rx2	gmii0_crs
rx3	gmii0_rxd4
tx0	gmii0_rxd0
tx1	gmii0_rxd7
tx2	gmii0_rxd6
tx3	gmii0_rxd5
mclk	gmii0_mclk
mdio	gmii0_mdio

**Table 4-30. Pins Used for Boot in RMII Mode**

Signal name	Pin used
refclk	rmii_refclk
crs	gmii0_rxclk
rxer	gmii0_rxer
txen	gmii0_rxd2
rx0	gmii0_col
rx1	gmii0_crs
tx0	gmii0_rxd0
tx1	gmii0_rxd1
mclk	gmii0_mclk
mdio	gmii0_mdio

**Table 4-31. Sysboot Pins**


SYSBOOT[9:8]	PHY Mode
00b	MII/GMII
01b	RMII
10b	RGMII
11b	reserved

### 4.8.5 PCIe Boot Procedure

#### 4.8.5.1 Device Initialization

- ROM code configures the PCIe vendor ID as 104Ch
- ROM code configures the PCIe device ID as B801h.
- The BAR window sizes for inbound translation are configurable as per the tables below
- Only legacy interrupt A is enabled. MSI is disabled
- The device is configured in the D0 power state
- The link and device capability is configured for maximum flexibility
- The PCIe settings used by the ROM can be overridden after boot by the Root Complex

**Figure 4-23. PCIe Peripheral Booting Procedure**



**Table 4-32. PCIe 32 BAR Window Size Configuration**

PCIe32							
BAR0	BAR1	BAR2		BAR3		BAR4	
		CS0BW	Size	CS0MUX[1:0]	Size	CS0WAIT	Size
4KB	8MB	0	0	0	0	0	0
		1	16MB	01	32MB	1	256MB
				10	64MB		
				11	128MB		

**Table 4-33. PCIe 64 BAR Window Size Configuration**

PCIe64				
BAR0/1	BAR 2/3		BAR 4/5	
	CS0WAIT :CS0BW	Size	CS0MUX[1:0]	Size
4KB	0	0	00	0
	01	256MB	01	1GB
	10	523MB	10	2GB
	11	1GB	11	4GB

**Table 4-34. PCIe BAR Window Base Address and Offset Configuration**

BAR	Base Address	Offset	Comments
0	0000 0000h	0000 0000h	
1 (64bit BAR0)	4000 0000h	4030 0000h	OCMC RAM
2	6000 0000h	5000 0000h	GPMC
3 (64 Bit BAR2)	8000 0000h	8000 0000h	DDR 0
4	A000 0000h	C000 0000h	DDR 1

Note that the base address and offset configurations can be changed from the host after the enumeration is complete.

## 4.8.6 UART Boot Procedure

### 4.8.6.1 Device Initialization

- UART boot uses UART0
- UART0 is configured to run at 115200 baud, 8-bits, even parity, 1 stop bit and no flow control.

### 4.8.6.2 Boot Image Download

- UART boot uses x-modem client protocol to receive the boot image.
- Utilities like hyperterm, teraterm, minicom can be used on the PC side to download the boot image to the board
- With x-modem packet size of 1K throughout is roughly about 4KBytes/Sec.
- The ROM code will ping the host 10 times in 3s to start x-modem transfer. If host does not respond, UART boot will timeout.
- Once the transfer has started, if the host does not send any packet for 3s, UART boot will time out.
- If the delay between two consecutive bytes of the same packet is more than 2ms, the host is requested to re-transmit the entire packet again.
- Error checking using the CRC-16 support in x-modem. If an error is detected, the host is requested to re-transmit the packet again.



### 4.8.6.3 Pins Used for UART Boot Mode

The list of pins that are configured by the ROM incase of UART boot mode are in [Table 4-35](#). Note that all the pins might not be driven at boot time.

**Table 4-35. Pins Used for UART Boot**

Signal name	Pin used
rx	uart0_rxd
tx	uart0_txd

### ASIC ID Structure

The ASIC ID size is 58 Bytes for UART and 81 Bytes for others.

## 4.9 Image Format

### 4.9.1 Overview


All preceding sections describe how the ROM Code searches and detects a boot image from a memory or a peripheral device type. This section describes the format of the boot image itself.

A boot image is basically made out of two major parts:

- The software to execute
- A header containing the destination address and size of the image for non-XIP memory devices

The mandatory section of a boot image contains the software which will be loaded into the memory and executed. An overview of the image formats is shown in [Figure 4-24](#).

**Figure 4-24. Image Formats**



**(a) Non - XIP Memory Booting**

It is used for memories which require shadowing (for example, an MMC). The image must begin with a header which contains information on image size and destination address

**(b) Peripheral Booting and XIP Memory Booting**

When the memory device is of XIP type (for example, NOR) the header is not needed and the image can contain code for direct execution. The same image format is used for peripheral booting (where the code is transferred to internal RAM).

### 4.9.1.1 Image Formats

When the booting memory device is non-XIP (for example, an MMC), the image must contain a small header with the size of the software to load, and the destination address which tells where to store it.

The header is not needed when booting from an XIP memory device (for example, NOR) or in case of peripheral booting. In this case, the peripheral or memory booting image starts directly with executable code.

**Table 4-36. Image Formats**

Field	non-XIP device (offset)	XIP device (offset)	Size (bytes)	Description
Size	0000h	-	4	Size of the image
Destination	0004h	-	4	Address where to store the image / code entry point
Image	0008h	0000h	x	Executable code

**Note:** the “Destination” address field stands for both:


- Target address for the image copy from the non-XIP storage to the target XIP location (for example, internal RAM or SDRAM)
- Entry point for image code

In other words, the user must take care to locate the code entry point to the target address for image copy.

### Table of Contents

The TOC is 512 bytes long and consists of a maximum of 16 TOC items (32 bytes long each), located one after the other. If the number of TOC items is less than 16, the TOC item after the last used TOC item must be filled by FFh. Each TOC item contains information required by the ROM Code such as item location, size and name, as illustrated in [TOC Structure](#) and [TOC Item Fields](#)

#### TOC Structure



#### TOC Item Fields

Offset	Field	Size [bytes]	Description
0h	Start	4	Offset from the start address of TOC to the actual address of sub image.
4h	Size	4	Size of sub image.
8h	Flags	4	Reserved
Ch	Align	4	Reserved
10h	Load Address	4	For an Initial SW TOC item during Memory Booting this field is the target address for item copy.

### TOC Item Fields (continued)

Offset	Field	Size [bytes]	Description
14h	Filename	12	It is ignored in other cases. 12 character long name of sub image, including the zero ('\0') terminator.

The ROM Code recognizes sections pointed to by the TOC based on the filename as described in [Filenames in TOC](#).

- The 'X-LOADER', '2ND', 'MLO', or 'ULO' section contains the Initial Software
- Optionally, the TOC may contain CH sections. CHSETTINGS is a mandatory section of CH and is used to recognize CH presence.

### Filenames in TOC

Filename	Description
X-LOADER	Bootstrap
2ND	Secondary loader (peripheral booting)
MLO	MMC/SD Loader (Memory booting)
ULO	Alternative filename used for Secondary Loader via USB (Peripheral booting)
CHSETTINGS	Configuration Header general setting item. this item is mandatory for CH
CHRAM	Configuration Header EMIF item
CHFLASH	Configuration Header GPMC item
CHMMCS	Configuration Header MMD/SD item

## Execution

### Overview

One of the early steps of the public ROM code execution is to search for a boot image from the requested medium (configured by the MBOOT pins) and copy it to RAM if needed. If the boot interface is non-XIP then the image is simply copied to the provided destination address (internal or external RAM) and then executed. If the boot interface is of XIP type then the image copy is not needed and execution is directly given to the XIP memory.

### 4.9.2 Execution

The image is executed at the time the ROM Code performs the branch to the first executable instruction inside the Initial SW. For a non-XIP device, the execution address is the first word after the header. The branch is performed in ARM supervisor mode. The R0 register points to the booting parameters structure (see [Booting Parameters Structure](#)) which contains details about the booting execution.

### Booting Parameters Structure

Offset	Field	Size [bytes]	Description
0h	Reserved	4	Reserved
4h	Memory booting device descriptor address	4	Pointer to the memory device descriptor that has been used during the memory booting process
5h	Current Booting Device	1	Code of device used for booting 0h – void, no device 1h – XIP MUX1 memory 2h – XIPWAIT MUX1 memory (wait monitoring on) 3h – XIP MUX2 memory 4h – XIPWAIT MUX 2 (wait monitoring on) 5h – NAND

**Booting Parameters Structure (continued)**

Offset	Field	Size [bytes]	Description
			6h – NAND with I2C 8h – MMC/SD port 0 9h – MMC/SD port 1 15h – SPI 41h – UART0 44h – USB 46h – CPGMAC0
6h	Reset Reason	1	Current reset reason bit mask (bit=1-event present) [0] – power-on reset [1] – global software reset [3] – security violation reset [4] – MPU watchdog reset [5] – secure watchdog reset [6] – external warm reset Other bits – reserved
7h	Reserved	1	Reserved

#### 4.10 Services for HLOS Support

The Cortex™-A8 cores in the device restrict accesses to few ARM coprocessor registers to the secure mode only. The device forbids entering the secure mode and hence does not provide any secure services. However, HLOS need to access secure registers for L2 cache maintenance and wake up of slave CPU(s).

For these purposes the ROM Code provides different primitives that can be called. These services are implemented in monitor mode (service shall be called using the SMC instruction) and do not use any resources like RAM/stack or hardware outside the MPU.

The list of services is:

- L2 cache maintenance
  - L2 Cache Set Debug Register
  - L2 Cache Clean & Invalidate Range of PA
  - L2 Cache Set Control Register

#### 4.11 Tracing

Tracing in the Public ROM Code consist in three 32 bit vectors for which each bit corresponds to a particular “way point” in the ROM Code execution sequence (refer to [Section 4.3.2.4](#)). Tracing vectors are initialized at the very beginning of the startup phase and updated all along the boot process.

There are two sets of tracing vectors. The first set is the current trace information (after cold or warm reset). The second set holds a copy of trace vectors collected at the first ROM Code run after cold reset. As a consequence after a warm reset, it is possible to have visibility on the boot scenario that occurred during cold reset.

**Table 4-37. Tracing Vectors**

Trace vector	Bit #	Group	Meaning
1	0	General	Passed the public reset vector
1	1	General	Entered main function
1	2	General	Running after the cold reset
1	3	Boot	Main booting routine entered

**Table 4-37. Tracing Vectors (continued)**

Trace vector	Bit #	Group	Meaning
1	4	Memory Boot	Memory booting started
1	5	Peripheral Boot	Peripheral booting started
1	6	Boot	Booting loop reached last device
1	7	Boot	Header found
1	8	Boot	Reserved
1	9	Boot	Reserved
1	10	Peripheral Boot	Reserved
1	11	Peripheral Boot	Reserved
1	12	Peripheral Boot	Device initialized
1	13	Peripheral Boot	Asic Id sent
1	14	Peripheral Boot	Image received
1	15	Peripheral Boot	Peripheral booting failed
1	16	Peripheral Boot	Booting Message not received (timeout)
1	17	Peripheral Boot	Image size not received (timeout)
1	18	Peripheral Boot	Image not received (timeout)
1	19	Reserved	Reserved
1	20	Configuration Header	CHSETTINGS found
1	21	Configuration Header	CHSETTINGS executed
1	22	Configuration Header	CHRAM executed
1	23	Configuration Header	CHFLASH executed
1	24	Configuration Header	CHMMCS D clocks executed
1	25	Configuration Header	CHMMCS D bus width executed
1	26	Reserved	Reserved
1	27	Reserved	Reserved
1	28	Reserved	Reserved
1	29	Reserved	Reserved
1	30	Reserved	Reserved
1	31	Reserved	Reserved
2	0	Companion chip	Reserved
2	1	Companion chip	Reserved
2	2	Companion chip	Reserved
2	3	Companion chip	Reserved
2	4	USB	USB connect
2	5	USB	USB configured state
2	6	USB	USB VBUS valid
2	7	USB	USB session valid
2	8	Reserved	Reserved
2	9	Reserved	Reserved
2	10	Reserved	Reserved
2	11	Reserved	Reserved
2	12	Memory Boot	Memory booting trial 0
2	13	Memory Boot	Memory booting trial 1
2	14	Memory Boot	Memory booting trial 2
2	15	Memory Boot	Memory booting trial 3
2	16	Memory Boot	Execute GP image
2	17	Reserved	Reserved
2	18	Reserved	Reserved

**Table 4-37. Tracing Vectors (continued)**

Trace vector	Bit #	Group	Meaning
2	19	Reserved	Reserved
2	20	Reserved	Reserved
2	21	Reserved	Reserved
2	22	Reserved	Reserved
2	23	Reserved	Reserved
2	24	Reserved	Reserved
2	25	Reserved	Reserved
2	26	Reserved	Reserved
2	27	Reserved	Reserved
2	28	Reserved	Reserved
2	29	Reserved	Reserved
2	30	Reserved	Reserved
2	31	Reserved	Reserved
3	0	Memory Boot	Memory booting device NULL
3	1	Memory Boot	Memory booting device XIP
3	2	Memory Boot	Memory booting device XIPWAIT
3	3	Memory Boot	Memory booting device NAND
3	4	Memory Boot	Memory booting device OneNAND
3	5	Memory Boot	Memory booting device MMCSD0
3	6	Reserved	Reserved
3	7	Memory Boot	Memory booting device MMCSD1
3	8	Reserved	Reserved
3	9	Reserved	Reserved
3	11	Reserved	Memory booting device SPI
3	12	Reserved	Reserved
3	13	Reserved	Reserved
3	14	Reserved	Reserved
3	15	Reserved	Reserved
3	16	Reserved	Peripheral booting device UART0
3	17	Reserved	Peripheral booting device UART1
3	18	Peripheral Boot	Peripheral booting device UART2
3	19	Reserved	Reserved
3	20	Peripheral Boot	Peripheral booting device USB
3	21	Peripheral Boot	Peripheral booting device USB ULPI
3	22	Peripheral Boot	Peripheral booting device GPGMAC0
3	23	Reserved	Peripheral booting device PCIe
3	24	Reserved	Peripheral booting device NULL
3	25	Reserved	Reserved
3	26	Reserved	Reserved
3	27	Reserved	Reserved
3	28	Reserved	Reserved
3	29	Reserved	Reserved
3	30	Reserved	Reserved
3	31	Reserved	Reserved

## DCAN Controller Area Network

---



---

This document describes the DCAN controller area network (DCAN).

Topic	Page
5.1 Overview .....	850
5.2 CAN Operation .....	852
5.3 Dual Clock Source .....	858
5.4 Interrupt Functionality .....	859
5.5 Local Power-Down Mode .....	861
5.6 Parity Check Mechanism .....	863
5.7 Debug/Suspend Mode .....	864
5.8 Configuration of Message Objects .....	864
5.9 Message Handling .....	867
5.10 CAN Bit Timing .....	872
5.11 Message Interface Register Sets .....	880
5.12 Message RAM .....	882
5.13 GIO Support .....	887
5.14 Registers .....	887

## 5.1 Overview

This chapter contains a general description of the DCAN Controller Area Network module, a high-integrity serial communications protocol for distributed real-time applications.

The DCAN module supports bit rates up to 1 Mbit/s and is compliant to the CAN 2.0B protocol specification. This device has two DCAN modules, referred to as DCAN0 and DCAN1 in this document.

### 5.1.1 Features

The DCAN module implements the following features:

- Support for CAN protocol version 2.0 part A, B
- Bit rates up to 1 MBit/s
- Dual clock source
- 64 message objects (see [Section 5.1.2.3](#))
- Individual identifier mask for each message object
- Programmable FIFO mode for message objects
- Programmable loop-back modes for self-test operation
- Suspend mode for debug support
- Software module reset
- Automatic bus on after Bus-Off state by a programmable 32-bit timer
- Message RAM parity check mechanism
- Direct access to message RAM during test mode
- CAN Rx/Tx pins configurable as general purpose input/output (I/O) pins
- Support for two interrupt lines: Level 0 and Level 1
- Local power down and wakeup support
- Automatic RAM initialization
- Support for DMA access

### 5.1.2 Functional Description

The DCAN module consists of the components CAN Core, Message RAM, Message RAM Interface, Message Handler, Registers and Message Object access and Module Interface (see [Figure 5-1](#)). The DCAN module performs CAN protocol communication according to ISO 11898-1. The bit rate can be programmed to values up to 1 MBit/s. Additional transceiver hardware is required for the connection to the physical layer (CAN bus).

For communication on a CAN network, individual message objects can be configured. The message objects and identifier masks are stored in the message RAM.


All functions concerning the handling of messages are implemented in the message handler. Those functions are acceptance filtering, the transfer of messages between the CAN core and the message RAM, and the handling of transmission requests, as well as the generation of interrupts or DMA requests.

The register set of the DCAN module can be accessed directly by the CPU via the module interface. These registers are used to control and configure the CAN core and the message handler, and to access the message RAM.

[Figure 5-1](#) shows the DCAN block diagram and its features are described below.



Figure 5-1. DCAN Block Diagram



### 5.1.2.1 CAN Core

The CAN core consists of the CAN protocol controller and the Rx/Tx shift register. It handles all ISO 11898-1 protocol functions.

### 5.1.2.2 Message Handler

The message handler is a state machine that controls the data transfer between the single-ported message RAM and the CAN core's Rx/Tx shift register. It also handles acceptance filtering and the interrupt/DMA request generation as programmed in the control registers.

### 5.1.2.3 Message RAM

DCAN0 and DCAN1 enables the storage of 64 CAN messages.

### 5.1.2.4 Message RAM Interface

Three interface register sets control the CPU read and write accesses to the message RAM. There are two interface registers sets for read and write access, IF1 and IF2, and one interface register set for read access only, IF3. Additional information can be found in [Section 5.9.12](#).

The interface registers have the same word-length as the message RAM.

### 5.1.2.5 Registers and Message Object Access

Data consistency is ensured by indirect accesses to the message objects. During normal operation, all CPU and DMA accesses to the message RAM are done through interface registers. In a dedicated test mode, the message RAM is memory mapped and can be directly accessed by either CPU or DMA.

### 5.1.2.6 Module Interface

The DCAN module registers are accessed by the CPU or user software through a 32-bit peripheral bus interface.

### 5.1.2.7 Dual Clock Source

Two clock domains are provided to the DCAN module: the peripheral synchronous clock domain (L3\_SLOW\_GCLK) and the peripheral asynchronous clock source domain (DEV\_OSC) for CAN\_CLK.

## 5.2 CAN Operation

After hardware reset, the `Init` bit in the CAN control register (DCAN CTL) is set and all CAN protocol functions are disabled. The CAN module must be initialized before operating it. [Figure 5-2](#) illustrates the basic initialization flow for the CAN module.


### 5.2.1 CAN Module Initialization

A general CAN module initialization would mean the following two critical steps:

- Configuration of the CAN bit timing
- Configuration of message objects

To initialize the CAN controller, the CPU has to set up the CAN bit timing and those message objects that have to be used for CAN communication. Message objects that are not needed, can be deactivated.

**Figure 5-2. CAN Module General Initialization Flow**



#### 5.2.1.1 Configuration of CAN Bit Timing

The CAN module must be in initialization mode to configure the CAN bit timing.

For CAN bit timing software configuration flow, see [Figure 5-3](#).


**Step 1:** Enter *initialization mode* by setting the `Init` (Initialization) bit in the CAN control register.

While the Init bit is set, the message transfer from and to the CAN bus is stopped, and the status of the CAN\_TX output is recessive (high).

The CAN error counters are not updated. Setting the Init bit does not change any other configuration register.

Also, note that the CAN module is in initialization mode on hardware reset and during Bus-Off.

**Figure 5-3. CAN Bit-Timing Configuration**



**Step 2:** Set the Configure Change Enable ( **CCE** ) bit in the CAN control register.

The access to the Bit Timing register (BTR) for the configuration of the bit timing is enabled when both **Init** and **CCE** bits in the CAN Control register are set.

**Step 3:** Wait for the Init bit to get set. This would make sure that the module has entered *Initialization mode*.

**Step 4:** Write the bit timing values into the bit timing register. See [Section 5.10.2](#) for the BTR value calculation for a given bit timing.

**Step 5:** Clear the CCE and Init bit.

**Step 6:** Wait for the Init bit to clear. This would ensure that the module has come out of *initialization mode*.

Following these steps, the module comes to operation by synchronizing itself to the CAN bus, provided the BTR is configured as per the CAN bus baud rate, although the message objects have to be configured before carrying out any communication.

---

**NOTE:** The module will not come out of the *initialization mode* if any incorrect BTR values are written in step 4.

---

---

**NOTE:** The required message objects should be configured as transmit or receive objects before the start of data transfer as explained in [Section 5.2.1](#).

---

### 5.2.1.2 Configuration of Message Objects

The message objects can be configured only through the interface registers; the CPU does not have direct access to the message object (message RAM) . Familiarize yourself with the interface register set (IFx) usage (see [Section 5.11](#)) and the message object structure (see [Section 5.12](#)) before configuring the message objects.

For more information regarding the procedure to configure the message objects, see [Section 5.8](#). All the message objects should be configured to particular identifiers or set to not valid before the message transfer is started. It is possible to change the configuration of message objects during normal operation (that is between data transfers).

---

**NOTE:** The message objects initialization is independent of the bit-timing configuration.

---

### 5.2.1.3 DCAN RAM Hardware Initialization

The memory hardware initialization for the DCAN module is enabled in the device control register, DCAN\_RAMINIT, which initializes the RAM with zeros and sets parity bits accordingly. Wait for the RAMINIT\_DONE bit to be set to ensure successful RAM initialization.

For more details on RAM hardware initialization, see the system module reference guide.

## 5.2.2 CAN Message Transfer (Normal Operation)

Once the DCAN is initialized and [Init](#) bit is reset to zero, the CAN core synchronizes itself to the CAN bus and is ready for message transfer as per the configured message objects.

The CPU may enable the interrupt lines (setting IE0 and IE1 to '1') at the same time when it clears [Init](#) and CCE. The status interrupts EIE and SIE may be enabled simultaneously.

The CAN communication can be carried out in any of the following two modes: interrupt and polling.

The interrupt register points to those message objects with [IntPnd](#) = '1'. It is updated even if the interrupt lines to the CPU are disabled (IE0/IE1 are zero).

The CPU may poll all MessageObject's [NewDat](#) and [TxRqst](#) bits in parallel from the [NewData X](#) registers and the [Transmission Request X](#) Registers (DCAN TXRQ X). Polling can be made easier if all transmit objects are grouped at the low numbers and all receive objects are grouped at the high numbers.

Received messages are stored into their appropriate message objects if they pass acceptance filtering.

The whole message (including all arbitration bits, DLC and up to eight data bytes) is stored into the message object. As a consequence (e.g., when the identifier mask is used), the arbitration bits which are masked to "don't care" may change in the message object when a received message is stored.

The CPU may read or write each message at any time via the interface registers, as the message handler guarantees data consistency in case of concurrent accesses.

If a permanent message object (arbitration and control bits set up during configuration and leaving unchanged for multiple CAN transfers) exists for the message, it is possible to only update the data bytes.

If several transmit messages should be assigned to one message object, the whole message object has to be configured before the transmission of this message is requested.

The transmission of multiple message objects may be requested at the same time. They are subsequently transmitted, according to their internal priority.

Messages may be updated or set to not valid at any time, even if a requested transmission is still pending. However, the data bytes will be discarded if a message is updated before a pending transmission has started.

Depending on the configuration of the message object, a transmission may be automatically requested by the reception of a remote frame with a matching identifier.

### 5.2.2.1 Automatic Retransmission

According to the CAN Specification (ISO11898), the DCAN provides a mechanism to automatically retransmit frames which have lost arbitration or have been disturbed by errors during transmission. The frame transmission service will not be confirmed to the user before the transmission is successfully completed.

By default, this automatic retransmission is enabled. It can be disabled by setting bit disable automatic retransmission ( [DAR](#) ) in the CAN Control register. Further details to this mode are provided in [Section 5.9.3](#).

### 5.2.2.2 Auto-Bus-On

By default, after the DCAN has entered Bus-Off state, the CPU can start a Bus-Off-Recovery sequence by resetting the Init bit. If this is not done, the module will stay in Bus-Off state.

The DCAN provides an automatic Auto-Bus-On feature which is enabled by bit [ABO](#) in the CAN control register. If set, the DCAN will automatically start the Bus-Off-Recovery sequence. The sequence can be delayed by a user-defined number of L3\_SLOW\_GCLK cycles which can be defined in the Auto-Bus-On Time register (DCAN ABOTR).

---

**NOTE:** If the DCAN goes to Bus-Off state due to a massive occurrence of CAN bus errors, it stops all bus activities and automatically sets the Init bit. Once the Init bit has been reset by the CPU or due to the Auto-Bus-On feature, the device will wait for 129 occurrences of bus Idle (equal to 129 \* 11 consecutive recessive bits) before resuming normal operation. At the end of the Bus-Off recovery sequence, the error counters will be reset.

---

## 5.2.3 Test Modes

The DCAN module provides several test modes which are mainly intended for production tests or self test.

For all test modes, the [Test](#) bit in the CAN control register needs to be set to 1. This enables write access to the test register (DCAN TEST).

---


**NOTE:** When using any of the Loop Back modes, it must be ensured by software that all message transfers are finished before setting the [Init](#) bit to 1.

---

### 5.2.3.1 Silent Mode

The silent mode may be used to analyze the traffic on the CAN bus without affecting it by sending dominant bits (for example, acknowledge bit, overload flag, active error flag). The DCAN is still able to receive valid data frames and valid remote frames, but it will not send any dominant bits. However, these are internally routed to the CAN core.

[Figure 5-4](#) shows the connection of signals CAN\_TX and CAN\_RX to the CAN core in silent mode. Silent mode can be activated by setting the [Silent](#) bit in the Test register to one. In ISO 11898-1, the silent mode is called the bus monitoring mode.

**Figure 5-4. CAN Core in Silent Mode**


### 5.2.3.2 Loopback Mode

The loopback mode is mainly intended for hardware self-test functions. In this mode, the CAN core uses internal feedback from Tx output to Rx input. Transmitted messages are treated as received messages, and can be stored into message objects if they pass acceptance filtering. The actual value of the CAN\_RX input pin is disregarded by the CAN core. Transmitted messages can still be monitored at the CAN\_TX pin.

In order to be independent from external stimulation, the CAN core ignores acknowledge sampled in the acknowledge slot of a data/remote frame.


Figure 5-5 shows the connection of signals CAN\_TX and CAN\_RX to the CAN core in loopback mode.

Loopback mode can be activated by setting bit **LBack** in the test register to one.

---

**NOTE:** In loopback mode, the signal path from CAN core to Tx pin, the Tx pin itself, and the signal path from Tx pin back to CAN core are disregarded. For including these into the testing, see [Section 5.2.3.3](#).

---

**Figure 5-5. CAN Core in Loopback Mode**


### 5.2.3.3 External Loopback Mode

The external loopback mode is similar to the loopback mode; however, it includes the signal path from CAN core to Tx pin, the Tx pin itself, and the signal path from Tx pin back to CAN core. When external loopback mode is selected, the input of the CAN core is connected to the input buffer of the Tx pin.

With this configuration, the Tx pin IO circuit can be tested.

External loopback mode can be activated by setting bit **ExL** in test register to one.


Figure 5-6 shows the connection of signals CAN\_TX and CAN\_RX to the CAN core in external loopback mode.

---

**NOTE:** When loopback mode is active (LBack bit set), the ExL bit will be ignored.

---


**Figure 5-6. CAN Core in External Loopback Mode**



### 5.2.3.4 Loopback Mode Combined With Silent Mode

It is also possible to combine loopback mode and silent mode by setting bits **LBack** and **Silent** at the same time. This mode can be used for a “Hot Selftest,” i.e., the DCAN hardware can be tested without affecting the CAN network. In this mode, the CAN\_RX pin is disconnected from the CAN core and no dominant bits will be sent on the CAN\_TX pin.

Figure 5-7 shows the connection of the signals CAN\_TX and CAN\_RX to the CAN core in case of the combination of loopback mode with silent mode.

**Figure 5-7. CAN Core in Loop Back Combined With Silent Mode**


### 5.2.3.5 Software Control of CAN\_TX pin

Four output functions are available for the CAN transmit pin CAN\_TX. In addition to its default function (serial data output), the CAN\_TX pin can drive constant dominant or recessive values, or it can drive the CAN sample point signal to monitor the CAN core's bit timing.

Combined with the readable value of the CAN\_RX pin, this function can be used to check the physical layer of the CAN bus.

The output mode of pin CAN\_TX is selected by programming the test register bits Tx[1:0] as described in section [Section 5.14.1.6](#).

---

**NOTE:** The software control for the CAN\_TX pin interferes with CAN protocol functions. For CAN message transfer or any of the test modes (loopback mode, external loopback mode or silent mode), the CAN\_TX pin should operate in its default functionality.

---

## 5.3 Dual Clock Source

Two clock domains are provided to the DCAN module: the peripheral synchronous clock domain (L3\_SLOW\_GCLK) as the general module clock source, and the peripheral asynchronous clock source domain (DEV\_OSC) provided to the CAN core (as clock source CAN\_CLK) for generating the CAN bit timing.

Both clock domains can be derived from the same clock source (so that L3\_SLOW\_GCLK = DEV\_OSC).

For more information on how to configure the relevant clock source registers in the system module, see the system module reference guide and the device-specific data sheet.

Between the two clock domains, a synchronization mechanism is implemented in the DCAN module in order to ensure correct data transfer.

---

**NOTE:** If the dual clock functionality is used, then L3\_SLOW\_GCLK must always be higher or equal to CAN\_CLK (DEV\_OSC) (derived from the asynchronous clock source), in order to achieve a stable functionality of the DCAN. Here also the frequency shift of the modulated L3\_SLOW\_GCLK has to be considered:

$$f_{0, L3\_SLOW\_GCLK}(OCP) \pm \Delta f_{FM, L3\_SLOW\_GCLK}(OCP) \geq f_{CANCLK}$$


---



---

**NOTE:** The CAN core has to be programmed to at least 8 clock cycles per bit time. To achieve a transfer rate of 1 MBaud when using the asynchronous clock domain as the clock source for CAN\_CLK (DEV\_OSC), an oscillator frequency of 8MHz or higher has to be used.

---

## 5.4 Interrupt Functionality

Interrupts can be generated on two interrupt lines: DCANINT0 and DCANINT1. These lines can be enabled by setting the **IE0** and **IE1** bits, respectively, in the CAN control register. The interrupts are level triggered at the chip level.

The DCAN provides three groups of interrupt sources: message object interrupts, status change interrupts, and error interrupts (see [Figure 5-8](#) and [Figure 5-9](#)).

The source of an interrupt can be determined by the interrupt identifiers Int0ID/Int1ID in the interrupt register (see [Section 5.14.1.5](#)). When no interrupt is pending, the register will hold the value zero.

Each interrupt line remains active until the dedicated field in the interrupt register **DCAN INT** (Int0ID / Int1ID) again reach zero (this means the cause of the interrupt is reset), or until IE0 / IE1 are reset.

The value 0x8000 in the Int0ID field indicates that an interrupt is pending because the CAN core has updated (not necessarily changed) the Error and Status register (DCAN ES and PARITYERR\_EOI). This interrupt has the highest priority. The CPU can update (reset) the status bits WakeUpPnd, RxOk, TxOk and LEC by reading the error and status register **DCAN ES**, but a write access of the CPU will never generate or reset an interrupt.

Values between 1 and the number of the last message object indicates that the source of the interrupt is one of the message objects, Int0ID resp. Int1ID will point to the pending message interrupt with the highest priority. The Message Object 1 has the highest priority; the last message object has the lowest priority.

An interrupt service routine that reads the message that is the source of the interrupt may read the message and reset the message object's IntPnd at the same time (ClrIntPnd bit in the IF1/IF2 command register). When IntPnd is cleared, the interrupt register will point to the next message object with a pending interrupt.

### 5.4.1 Message Object Interrupts

Message object interrupts are generated by events from the message objects. They are controlled by the flags IntPND, TxIE and RxIE that are described in [Section 5.12.1](#).

Message object interrupts can be routed to either DCANINT0 or DCANINT1 line, controlled by the interrupt multiplexer register (DCAN INTMUX12 to DCAN INTMUX78), see [Section 5.14.1.17](#).

### 5.4.2 Status Change Interrupts

The events WakeUpPnd, RxOk, TxOk and LEC in error and status register ( **DCAN ES**) belong to the status change interrupts. The status change interrupt group can be enabled by **SIE**bit in the CAN control register.

If **SIE** is set, a status change interrupt will be generated at each CAN frame, independent of bus errors or valid CAN communication, and also independent of the message RAM configuration.

Status change interrupts can only be routed to interrupt line DCAN0INT, which has to be enabled by setting **IE0** in the CAN control register.

---

**NOTE:** Reading the error and status register will clear the WakeUpPnd flag. If in global power-down mode, the WakeUpPnd flag is cleared by such a read access before the DCAN module has been waken up by the system, the DCAN may re-assert the WakeUpPnd flag, and a second interrupt may occur.

---

### 5.4.3 Error Interrupts

The events PER, BOff and EWarn, monitored in the Error and Status register, **DCAN ES**, belong to the error interrupts. The error interrupt group can be enabled by setting bit **EIE** in the CAN Control register.

Error interrupts can only be routed to interrupt line **DCAN0INT**, which has to be enabled by setting **IE0** in the CAN Control register.

Figure 5-8. CAN Interrupt Topology 1





Figure 5-9. CAN Interrupt Topology 2



## 5.5 Local Power-Down Mode

The DCAN supports a local power-down mode, which can be controlled within the DCAN control registers.

### 5.5.1 Entering Local Power-Down Mode

The local power-down mode is requested by setting the **PDR** bit in CAN Control register.

The DCAN then finishes all transmit requests of the message objects. When all requests are done, DCAN waits until a bus idle state is recognized. Then it will automatically set the **lnit** bit in CAN control register to prevent any further CAN transfers, and it will also set the **PDA** bit in CAN error and status register. With setting the PDA bits, the DCAN module indicates that the local power-down mode has been entered.

During local power-down mode, the internal clocks of the DCAN module are turned off, but there is a wakeup logic (see [Section 5.5.2](#)) that can be active, if enabled. Also, the actual contents of the control registers can be read back.

---

**NOTE:** In local low-power mode, the application should not clear the **lnit** bit while **PDR** is set. If there are any messages in the message RAM which are configured as transmit messages and the application resets the **lnit** bit, these messages may get sent.

---

### 5.5.2 Wakeup From Local Power Down

There are two ways to wake up the DCAN from local power-down mode:

- The application could wake up the DCAN module manually by clearing the **PDR** bit and then clearing the **lnit** bit in CAN Control register.
- Alternatively, a CAN bus activity detection circuit can be activated by setting the wakeup on bus activity bit (**WUBA**) in the CAN control register. If this circuit is active, on occurrence of a dominant CAN bus level, the DCAN will automatically start the wakeup sequence. It will clear the **PDR** bit in the CAN Control register and also clear the **PDA** bit in the error and status register. The **WakeUpPnd** bit in CAN error and status register will be set. If status interrupts are enabled, also an interrupt will be generated. Finally the **lnit** bit in CAN control register will be cleared.


After the **lnit** bit has been cleared, the module waits until it detects 11 consecutive recessive bits on the **CAN\_RX** pin and then goes bus-active again.

---

**NOTE:** The CAN transceiver circuit has to stay active in order to detect any CAN bus activity while the DCAN is in local power down mode. The first CAN message, which initiates the bus activity, cannot be received. This means that the first message received in power-down and automatic wake-up mode, is lost.

---

[Figure 5-10](#) shows a flow diagram about entering and leaving local power-down mode.

**Figure 5-10. Local Power-Down Mode Flow Diagram**


## 5.6 Parity Check Mechanism

The DCAN provides a parity check mechanism to ensure data integrity of message RAM data. For each word (32 bits) in message RAM, one parity bit will be calculated. The formation of the different words is according to the message RAM representation in RDA mode, see [Section 5.12.4](#).

Parity information is stored in the message RAM on write accesses and will be checked against the stored parity bit from message RAM on read accesses.

The Parity check functionality can be enabled or disabled by **PMD** bit field in the CAN control register.

In case of disabled parity check, the parity bits in message RAM will be left unchanged on write access to data area and no check will be done on read access.

If parity checking is enabled, parity bits will be automatically generated and checked by the DCAN. The parity bits could be read in debug/suspend mode (see [Section 5.12.3](#)) or in RDA mode (see [Section 5.12.4](#)). However, direct write access to the parity bits is only possible in this two modes with parity check disabled.

A parity bit will be set, if the modulo-2-sum of the data bits is 1. This definition is equivalent to: The parity bit will be set, if the number of 1 bits in the data is odd.

---

**NOTE:** The parity scheme is tied to even parity at the device level.

---

### 5.6.1 Behavior on Parity Error

On any read access to message RAM (e.g., during start of a CAN frame transmission), the parity of the message object will be checked. If a parity error is detected, the **PER** bit in the error and status register will be set. If error interrupts are enabled, an interrupt would also be generated. In order to avoid the transmission of invalid data over the CAN bus, the **MsgVal** bit of the message object will be reset.

The message object data can be read by the host CPU, independently of parity errors. Thus, the application has to ensure that the read data is valid, e.g., by immediately checking the parity error code register (DCAN PERR) on parity error interrupt.

---

**NOTE:** During RAM initialization, no parity check will be done, but if the **PMD** bit is set, the parity bits will be generated.

---

### 5.6.2 Parity Testing

Testing the parity mechanism can be done by enabling the bit **RamDirectAccess** (**RDA**) and manually writing the parity bits directly to the dedicated RAM locations. With this, data and parity bits could be checked when reading directly from RAM.

---

**NOTE:** If parity check was disabled, the application has to ensure correct parity bit handling in order to prevent parity errors later on when parity check is enabled.

---

## 5.7 Debug/Suspend Mode

The module supports the usage of an external debug unit by providing functions like pausing DCAN activities and making message RAM content accessible via OCP interface.

Before entering debug/suspend mode, the circuit will either wait until a started transmission or reception will be finished and bus idle state is recognized, or immediately interrupt a current transmission or reception. This is depending on bit **IDS** in the CAN control register.

Afterwards, the DCAN enters debug/suspend mode, indicated by **InitDbg** flag in the CAN control register.

During debug/suspend mode, all DCAN registers can be accessed. Reading reserved bits will return '0'. Writing to reserved bits will have no effect.

Also, the message RAM will be memory mapped. This allows the external debug unit to read the message RAM. For the memory organization, see [Section 5.12.3](#).

---

**NOTE:** During debug/suspend mode, the message RAM cannot be accessed via the IFx register sets.

---



---

**NOTE:** Writing to control registers in debug/suspend mode may influence the CAN state machine and further message handling.

---

For debug support, the auto clear functionality of the following DCAN registers is disabled:

- Error and status register (clear of status flags by read)
- IF1/IF2 command registers (clear of DMAActive flag by read/write)

## 5.8 Configuration of Message Objects

The whole message RAM should be configured before the end of the initialization, however it is also possible to change the configuration of message objects during CAN communication.

The CAN software driver library should offer subroutines that:

- Transfer a complete message structure into a message object. (Configuration)
- Transfer the data bytes of a message into a message object and set TxRqst and NewDat. (Start a new transmission)
- Get the data bytes of a message from a message object and clear NewDat (and IntPnd). (Read received data)
- Get the complete message from a message object and clear NewDat (and IntPnd). (Read a received message, including identifier, from a message object with UMask = '1')

Parameters of the subroutines are the Message Number and a pointer to a complete message structure or to the data bytes of a message structure.

Two examples of assigning the IFx interface register sets to these subroutines are shown here:

In the first method, the tasks of the application program that may access the module are divided into two groups. Each group is restricted to the use of one of the interface register sets. The tasks of one group may interrupt tasks of the other group, but not of the same group.

In the second method, which may be a special case of the first method, there are only two tasks in the application program that access the module. A Read\_Message task that uses IF2 or IF3 to get received messages from the message RAM and a Write\_Message task that uses IF1 to write messages to be transmitted (or to be configured) into the message RAM. Both tasks may interrupt each other.

### 5.8.1 Configuration of a Transmit Object for Data Frames

Table 5-1 shows how a transmit object can be initialized.

**Table 5-1. Initialization of a Transmit Object**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	0	appl.	0	appl.	0

The arbitration bits (ID[28:0] and Xtd bit) are given by the application. They define the identifier and type of the outgoing message. If an 11-bit identifier (standard frame) is used (Xtd = '0'), it is programmed to ID[28:18]. In this case, ID[17:0] can be ignored.

The data registers (DLC[3:0] and Data0-7) are given by the application. TxRqst and RmtEn should not be set before the data is valid.

If the TxIE bit is set, the IntPnd bit will be set after a successful transmission of the message object.

If the RmtEn bit is set, a matching received remote frame will cause the TxRqst bit to be set; the remote frame will autonomously be answered by a data frame.

The mask bits (Msk[28:0], UMask, MXtd, and MDir bits) may be used (UMask='1') to allow groups of remote frames with similar identifiers to set the TxRqst bit. The Dir bit should not be masked. For details, see Section 5.9.8. Identifier masking must be disabled (UMask = '0') if no remote frames are allowed to set the TxRqst bit (RmtEn = '0').

### 5.8.2 Configuration of a Transmit Object for Remote Frames

It is not necessary to configure transmit objects for the transmission of remote frames. Setting TxRqst for a receive object causes the transmission of a remote frame with the same identifier as the data frame for which this receive object is configured.

### 5.8.3 Configuration of a Single Receive Object for Data Frames

Table 5-2 shows how a receive object for data frames can be initialized.

**Table 5-2. Initialization of a single Receive Object for Data Frames**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	0	0	0	appl.	0	0	0	0

The arbitration bits (ID[28:0] and Xtd bit) are given by the application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (standard frame) is used (Xtd = '0'), it is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a data frame with an 11-bit Identifier is received, ID[17:0] is set to '0'.

The data length code (DLC[3:0]) is given by the application. When the message handler stores a data frame in the message object, it will store the received data length code and eight data bytes. If the data length code is less than 8, the remaining bytes of the message object may be overwritten by non specified values.

The mask bits (Msk[28:0], UMask, MXtd, and MDir bits) may be used (UMask = '1') to allow groups of data frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications. If some bits of the mask bits are set to "don't care," the corresponding bits of the arbitration register will be overwritten by the bits of the stored data frame.

If the RxIE bit is set, the IntPnd bit will be set when a received data frame is accepted and stored in the message object.

If the TxRqst bit is set, the transmission of a remote frame with the same identifier as actually stored in the arbitration bits will be triggered. The content of the arbitration bits may change if the mask bits are used (UMask = '1') for acceptance filtering.

### 5.8.4 Configuration of a Single Receive Object for Remote Frames

Table 5-3 shows how a receive object for remote frames can be initialized.

**Table 5-3. Initialization of a Single Receive Object for Remote Frames**

MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
1	appl.	appl.	appl.	1	1	0	0	appl.	0	0	0	0

A receive object for remote frames may be used to monitor remote frames on the CAN bus. The remote frame stored in the receive object will not trigger the transmission of a data frame. Receive objects for remote frames may be expanded to a FIFO buffer (see Section 5.8.5).

UMask must be set to '1.' The mask bits (Msk[28:0], UMask, MXtd, and MDir bits) may be set to "must-match" or to "don't care," to allow groups of remote frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications. For details, see Section 5.9.8.

The arbitration bits (ID[28:0] and Xtd bit) may be given by the application. They define the identifier and type of accepted received remote frames. If some bits of the mask bits are set to "don't care," the corresponding bits of the arbitration bits will be overwritten by the bits of the stored remote frame. If an 11-bit Identifier (standard frame) is used (Xtd = '0'), it is programmed to ID[28:18]. In this case, ID[17:0] can be ignored. When a remote frame with an 11-bit Identifier is received, ID[17:0] will be set to '0.'

The data length code (DLC[3:0]) may be given by the application. When the message handler stores a remote frame in the message object, it will store the received data length code. The data bytes of the message object will remain unchanged.

If the RxIE bit is set, the IntPnd bit will be set when a received remote frame is accepted and stored in the message object.

### 5.8.5 Configuration of a FIFO Buffer

With the exception of the EoB bit, the configuration of receive objects belonging to a FIFO buffer is the same as the configuration of a single receive object.

To concatenate multiple message objects to a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest number will be the first message object of the FIFO buffer. The EoB bit of all message objects of a FIFO buffer except the last one have to be programmed to zero. The EoB bits of the last message object of a FIFO Buffer is set to one, configuring it as the end of the block.



## 5.9 Message Handling

When initialization is finished, the DCAN module synchronizes itself to the traffic on the CAN bus. It does acceptance filtering on received messages and stores those frames that are accepted into the designated message objects. The application has to update the data of the messages to be transmitted and to enable and request their transmission. The transmission is requested automatically when a matching remote frame is received.

The application may read messages which are received and accepted. Messages that are not read before the next messages is accepted for the same message object will be overwritten.

Messages may be read interrupt-driven or after polling of NewDat.

### 5.9.1 Message Handler Overview

The message handler state machine controls the data transfer between the Rx/Tx shift register of the CAN core and the message RAM. It performs the following tasks:

- Data transfer from message RAM to CAN core (messages to be transmitted)
- Data transfer from CAN core to the message RAM (received messages)
- Data transfer from CAN core to the acceptance filtering unit
- Scanning of message RAM for a matching message object (acceptance filtering)
- Scanning the same message object after being changed by IF1/IF2 registers when priority is the same or higher as the message the object found by last scanning
- Handling of TxRqst flags
- Handling of interrupt flags

The message handler registers contains status flags of all message objects grouped into the following topics:

- Transmission Request Flags
- New Data Flags
- Interrupt Pending Flags
- Message Valid Registers

Instead of collecting above listed status information of each message object via IFx registers separately, these message handler registers provides a fast and easy way to get an overview, for example, about all pending transmission requests.

All message handler registers are read-only.

### 5.9.2 Receive/Transmit Priority

The receive/transmit priority for the message objects is attached to the message number, not to the CAN identifier. Message object 1 has the highest priority, while the last implemented message object has the lowest priority. If more than one transmission request is pending, they are serviced due to the priority of the corresponding message object so messages with the highest priority, for example, can be placed in the message objects with the lowest numbers.

The acceptance filtering for received data frames or remote frames is also done in ascending order of message objects, so a frame that has been accepted by a message object cannot be accepted by another message object with a higher message number. The last message object may be configured to accept any data frame or remote frame that was not accepted by any other message object, for nodes that need to log the complete message traffic on the CAN bus.

### 5.9.3 Transmission of Messages in Event Driven CAN Communication

If the shift register of the CAN core is ready for loading and if there is no data transfer between the IFx registers and message RAM, the MsgVal bits in the Message Valid register (DCAN MSGVAL12 to DCAN MSGVAL78) and the TxRqst bits in the transmission request register are evaluated. The valid message object with the highest priority pending transmission request is loaded into the shift register by the message handler and the transmission is started. The message object's NewDat bit is reset.

After a successful transmission and if no new data was written to the message object (NewDat = '0') since the start of the transmission, the TxRqst bit will be reset. If TxIE is set, IntPnd will be set after a successful transmission. If the DCAN has lost the arbitration or if an error occurred during the transmission, the message will be retransmitted as soon as the CAN bus is free again. If meanwhile the transmission of a message with higher priority has been requested, the messages will be transmitted in the order of their priority.

If automatic retransmission mode is disabled by setting the **DAR** bit in the CAN control register, the behavior of bits TxRqst and NewDat in the Message Control register of the interface register set is as follows:

- When a transmission starts, the TxRqst bit of the respective interface register set is reset, while bit NewDat remains set.
- When the transmission has been successfully completed, the NewDat bit is reset.

When a transmission failed (lost arbitration or error) bit NewDat remains set. To restart the transmission, the application has to set TxRqst again.

Received remote frames do not require a receive object. They will automatically trigger the transmission of a data frame, if in the matching transmit object the RmtEn bit is set.

#### 5.9.4 Updating a Transmit Object

The CPU may update the data bytes of a transmit object any time via the IF1/IF2 interface registers, neither d nor TxRqst have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes in the corresponding IF1/IF2 Data A register (DCAN IF1DATA/DCAN IF2DATA) or IF1/IF2 Data B register (DCAN IF1DATB/DCAN IF2DATB) have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the IF1/IF2 data register or the message object is transferred to the IF1/IF2 data register before the CPU writes the new data bytes.

When only the data bytes are updated, first 0x87 can be written to bits [23:16] of the IF1/IF2 Command register (DCAN IF1CMD/DCAN IF2CMD) and then the number of the message object is written to bits [7:0] of the command register, concurrently updating the data bytes and setting TxRqst with NewDat.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst in event driven CAN communication. For details, see [Section 5.9.3](#).

When NewDat is set together with TxRqst, NewDat will be reset as soon as the new transmission has started.

#### 5.9.5 Changing a Transmit Object

If the number of implemented message objects is not sufficient to be used as permanent message objects only, the transmit objects may be managed dynamically. The CPU can write the whole message (arbitration, control, and data) into the interface register. The bits [23:16] of the command register can be set to 0xB7 for the transfer of the whole message object content into the message object. Before changing the configuration of a message object, MsgVal has to be reset.

If a previously requested transmission of this message object is not completed but already in progress, it will be continued; however, it will not be repeated if it is disturbed.

To only update the data bytes of a message to be transmitted, bits [23:16] of the command register should be set to 0x87.

---

**NOTE:** After the update of the transmit object, the interface register set will contain a copy of the actual contents of the object, including the part that had not been updated.

---

### 5.9.6 Acceptance Filtering of Received Messages

When the arbitration and control bits (Identifier + IDE + RTR + DLC) of an incoming message are completely shifted into the shift register of the CAN core, the message handler starts the scan of the message RAM for a matching valid message object:

- The acceptance filtering unit is loaded with the arbitration bits from the CAN core shift register.
- Then the arbitration and mask bits (including MsgVal, UMask, NewDat, and EoB) of message object 1 are loaded into the acceptance filtering unit and are compared with the arbitration bits from the shift register. This is repeated for all following message objects until a matching message object is found, or until the end of the message RAM is reached.
- If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of the frame (data frame or remote frame) received.

### 5.9.7 Reception of Data Frames

The message handler stores the message from the CAN core shift register into the respective message object in the message RAM. Not only the data bytes, but all arbitration bits and the data length code are stored into the corresponding message object. This ensures that the data bytes stay associated to the identifier even if arbitration mask registers are used.

The NewDat bit is set to indicate that new data (not yet seen by the CPU) has been received. The CPU should reset the NewDat bit when it reads the message object. If at the time of the reception the NewDat bit was already set, MsgLst is set to indicate that the previous data (supposedly not seen by the CPU) is lost. If the RxIE bit is set, the IntPnd bit is set, causing the interrupt register to point to this message object.

The TxRqst bit of this message object is reset to prevent the transmission of a remote frame, while the requested data frame has just been received.

### 5.9.8 Reception of Remote Frames

When a remote frame is received, three different configurations of the matching message object have to be considered:

- Dir = '1' (direction = transmit), RmtEn = '1', UMask = '1' or '0'  
The TxRqst bit of this message object is set at the reception of a matching remote frame. The rest of the message object remains unchanged.
- Dir = '1' (direction = transmit), RmtEn = '0', UMask = '0'  
The remote frame is ignored, this message object remains unchanged.
- Dir = '1' (direction = transmit), RmtEn = '0', UMask = '1'  
The remote frame is treated similar to a received data frame. At the reception of a matching Remote Frame, the TxRqst bit of this message object is reset. The arbitration and control bits (Identifier + IDE + RTR + DLC) from the shift register are stored in the message object in the message RAM and the NewDat bit of this message object is set. The data bytes of the message object remain unchanged.

### 5.9.9 Reading Received Messages

The CPU may read a received message any time via the IFx interface register. The data consistency is guaranteed by the message handler state machine. Typically the CPU will write first 0x7F to bits [23:16] and then the number of the message object to bits [7:0] of the command register. That combination will transfer the entire received message from the message RAM into the interface register set. Additionally, the bits NewDat and IntPnd are cleared in the message RAM (not in the interface register set). The values of these bits in the message control register always reflect the status before resetting the bits. If the message object uses masks for acceptance filtering, the arbitration bits show which of the different matching messages has been received.

The actual value of NewDat shows whether a new message has been received since last time when this message object was read. The actual value of MsgLst shows whether more than one message has been received since the last time when this message object was read. MsgLst will not be automatically reset.

### 5.9.10 Requesting New Data for a Receive Object

By means of a remote frame, the CPU may request another CAN node to provide new data for a receive object. Setting the TxRqst bit of a receive object will cause the transmission of a remote frame with the identifier of the receive object. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TxRqst bit is automatically reset. Setting the TxRqst bit without changing the contents of a message object requires the value 0x84 in bits [23:16] of the command register.

### 5.9.11 Storing Received Messages in FIFO Buffers

Several message objects may be grouped to form one or more FIFO buffers. Each FIFO buffer configured to store received messages with a particular (group of) identifier(s). arbitration and mask registers of the FIFO buffer's message objects are identical. The end of buffer (EoB) bits of all but the last of the FIFO buffer's message objects are '0'; in the last one the EoB bit is '1.'

Received messages with identifiers matching to a FIFO buffer are stored into a message object of this FIFO buffer, starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NewDat bit of this message object is set. By setting NewDat while EoB is '0', the message object is locked for further write accesses by the message handler until the CPU has cleared the NewDat bit.

Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. If none of the preceding message objects is released by writing NewDat to '0,' all further messages for this FIFO buffer will be written into the last message object of the FIFO buffer (EoB = '1') and therefore overwrite previous messages in this message object.

### 5.9.12 Reading From a FIFO Buffer

Several messages may be accumulated in a set of message objects which are concatenated to form a FIFO buffer before the application program is required (in order to avoid the loss of data) to empty the buffer.

A FIFO buffer of length N will store N – 1 plus A FIFO buffer of length N will store – 1 plus the last received message since last time it was cleared.

A FIFO buffer is cleared by reading and resetting the NewDat bits of all its message objects, starting at the FIFO Object with the lowest message number. This should be done in a subroutine following the example shown in [Figure 5-11](#).


---

**NOTE:** All message objects of a FIFO buffer needs to be read and cleared before the next batch of messages can be stored. Otherwise, true FIFO functionality can not be guaranteed, since the message objects of a partly read buffer will be re-filled according to the normal (descending) priority.

---

Reading from a FIFO buffer message object and resetting its NewDat bit is handled the same way as reading from a single message object.

Figure 5-11. CPU Handling of a FIFO Buffer (Interrupt Driven)



## 5.10 CAN Bit Timing

The DCAN supports bit rates between less than 1 kBit/s and 1000 kBit/s.

Each member of the CAN network has its own clock generator, typically derived from a crystal oscillator. The bit timing parameters can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods ( $f_{osc}$ ) may be different.

The frequencies of these oscillators are not absolutely stable. Small variations are caused by changes in temperature or voltage and by deteriorating components. As long as the variations remain inside a specific oscillator tolerance range ( $df$ ), the CAN nodes are able to compensate for the different bit rates by resynchronizing to the bit stream.

In many cases, the CAN bit synchronization will amend a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive.

The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.


Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly.

### 5.10.1 Bit Time and Bit Rate

According to the CAN specification, the bit time is divided into four segments (see [Figure 5-12](#)):

- Synchronization segment (Sync\_Seg)
- Propagation time segment (Prop\_Seg)
- Phase buffer segment 1 (Phase\_Seg1)
- Phase buffer segment 2 (Phase\_Seg2)

**Figure 5-12. Bit Timing**



Each segment consists of a specific number of time quanta. The length of one time quantum ( $t_q$ ), which is the basic time unit of the bit time, is given by the CAN\_CLK and the baud rate prescalers (BRPE and BRP). With these two baud rate prescalers combined, divider values from 1 to 1024 can be programmed:

$$t_q = \text{Baud Rate Prescaler} / \text{CAN\_CLK}$$

Apart from the fixed length of the synchronization segment, these numbers are programmable. [Table 5-4](#) describes the minimum programmable ranges required by the CAN protocol.

A given bit rate may be met by different bit time configurations.

**Table 5-4. Parameters of the CAN Bit Time**

Parameter	Range	Remark
Sync_Seg	1 $t_q$ (fixed)	Synchronization of bus input to CAN_CLK
Prop_Seg	[1 ... 8] $t_q$	Compensates for the physical delay times
Phase_Seg1	[1 ... 8] $t_q$	May be lengthened temporarily by synchronization
Phase_Seg2	[1 ... 8] $t_q$	May be shortened temporarily by synchronization
Synchronization Jump Width (SJW)	[1 ... 4] $t_q$	May not be longer than either Phase Buffer Segment

**NOTE:** For proper functionality of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

### 5.10.1.1 Synchronization Segment


The synchronization segment (Sync\_Seg) is the part of the bit time where edges of the CAN bus level are expected to occur. If an edge occurs outside of Sync\_Seg, its distance to the Sync\_Seg is called the phase error of this edge.

### 5.10.1.2 Propagation Time Segment

This part of the bit time is used to compensate physical delay times within the CAN network. These delay times consist of the signal propagation time on the bus and the internal delay time of the CAN nodes.

Any CAN node synchronized to the bit stream on the CAN bus can be out of phase with the transmitter of the bit stream, caused by the signal propagation time between the two nodes. The CAN protocol's non-destructive bitwise arbitration and the dominant acknowledge bit provided by receivers of CAN messages require that a CAN node transmitting a bit stream must also be able to receive dominant bits transmitted by other CAN nodes that are synchronized to that bit stream. The example in Figure 5-13 shows the phase shift and propagation times between two CAN nodes.

**Figure 5-13. The Propagation Time Segment**



$$\text{Delay A\_to\_B} \geq \text{node output delay(A)} + \text{bus line delay(A/E/B)} + \text{node input delay(B)}$$

$$\text{Prop\_Seg} \geq \text{Delay A\_to\_B} + \text{Delay B\_to\_A}$$

$$\text{Prop\_Seg} \geq 2 \cdot [\max(\text{node output delay}, \text{bus line delay} + \text{node input delay})]$$



In this example, both nodes A and B are transmitters performing an arbitration for the CAN bus. The node A has sent its start of frame bit less than one bit time earlier than node B, therefore node B has synchronized itself to the received edge from recessive to dominant. Since node B has received this edge delay(A\_to\_B) after it has been transmitted, node B's bit timing segments are shifted with regard to node A. Node B sends an identifier with higher priority and so it will win the arbitration at a specific identifier bit when it transmits a dominant bit while node A transmits a recessive bit. The dominant bit transmitted by node B will arrive at node A after the delay (B\_to\_A).

Due to oscillator tolerances, the actual position of node A's sample point can be anywhere inside the nominal range of node A's Phase Buffer Segments, so the bit transmitted by node B must arrive at node A before the start of Phase\_Seg1. This condition defines the length of Prop\_Seg.

If the edge from recessive to dominant transmitted by node B would arrive at node A after the start of Phase\_Seg1, it could happen that node A samples a recessive bit instead of a dominant bit, resulting in a bit error and the destruction of the current frame by an error flag.

This error only occurs when two nodes arbitrate for the CAN bus which have oscillators of opposite ends of the tolerance range and are separated by a long bus line; this is an example of a minor error in the bit timing configuration (Prop\_Seg too short) that causes sporadic bus errors.

Some CAN implementations provide an optional 3 Sample Mode. The DCAN does not. In this mode, the CAN bus input signal passes a digital low-pass filter, using three samples and a majority logic to determine the valid bit value. This results in an additional input delay of  $1 t_q$ , requiring a longer Prop\_Seg.

### 5.10.1.3 Phase Buffer Segments and Synchronization

The phase buffer segments (Phase\_Seg1 and Phase\_Seg2) and the synchronization jump width (SJW) are used to compensate for the oscillator tolerance.

The phase buffer segments surround the sample point and may be lengthened or shortened by synchronization.

The synchronization jump width (SJW) defines how far the resynchronizing mechanism may move the sample point inside the limits defined by the phase buffer segments to compensate for edge phase errors.

Synchronizations occur on edges from recessive to dominant. Their purpose is to control the distance between edges and sample points.

Edges are detected by sampling the actual bus level in each time quantum and comparing it with the bus level at the previous sample point. A synchronization may be done only if a recessive bit was sampled at the previous sample point and if the actual time quantum's bus level is dominant.

An edge is synchronous if it occurs inside of Sync\_Seg; otherwise, its distance to the Sync\_Seg is the edge phase error, measured in time quanta. If the edge occurs before Sync\_Seg, the phase error is negative, else it is positive.

Two types of synchronization exist: hard synchronization and resynchronizing. A hard synchronization is done once at the start of a frame; inside a frame, only resynchronization is possible.

- **Hard Synchronization**

After a hard synchronization, the bit time is restarted with the end of Sync\_Seg, regardless of the edge phase error. Thus hard synchronization forces the edge which has caused the hard synchronization, to lie within the synchronization segment of the restarted bit time.

- **Bit Resynchronizations**

Resynchronization leads to a shortening or lengthening of the Bit time such that the position of the sample point is shifted with regard to the edge.

When the phase error of the edge which causes resynchronization is positive, Phase\_Seg1 is lengthened. If the magnitude of the phase error is less than SJW, Phase\_Seg1 is lengthened by the magnitude of the phase error, else it is lengthened by SJW.

When the phase error of the edge which causes Resynchronization is negative, Phase\_Seg2 is shortened. If the magnitude of the phase error is less than SJW, Phase\_Seg2 is shortened by the magnitude of the phase error, else it is shortened by SJW.



If the magnitude of the phase error of the edge is less than or equal to the programmed value of SJW, the results of hard synchronization and resynchronization are the same. If the magnitude of the phase error is larger than SJW, the resynchronization cannot compensate the phase error completely, and an error of (phase error - SJW) remains.


Only one synchronization may be done between two sample points. The synchronizations maintain a minimum distance between edges and sample points, giving the bus level time to stabilize and filtering out spikes that are shorter than (Prop\_Seg + Phase\_Seg1).

Apart from noise spikes, most synchronizations are caused by arbitration. All nodes synchronize “hard” on the edge transmitted by the “leading” transceiver that started transmitting first, but due to propagation delay times, they cannot become ideally synchronized. The leading transmitter does not necessarily win the arbitration; therefore, the receivers have to synchronize themselves to different transmitters that subsequently take the lead and that are differently synchronized to the previously leading transmitter. The same happens at the acknowledge field, where the transmitter and some of the receivers will have to synchronize to that receiver that takes the lead in the transmission of the dominant acknowledge bit.

Synchronizations after the end of the arbitration will be caused by oscillator tolerance, when the differences in the oscillator’s clock periods of transmitter and receivers sum up during the time between synchronizations (at most ten bits). These summarized differences may not be longer than the SJW, limiting the oscillator’s tolerance range.

Figure 5-14 shows how the phase buffer segments are used to compensate for phase errors. There are three drawings of each two consecutive bit timings. The upper drawing shows the synchronization on a “late” edge, the lower drawing shows the synchronization on an “early” edge, and the middle drawing is the reference without synchronization.

Figure 5-14. Synchronization on Late and Early Edges



In the first example, an edge from recessive to dominant occurs at the end of Prop\_Seg. The edge is "late" since it occurs after the Sync\_Seg. Reacting to the late edge, Phase\_Seg1 is lengthened so that the distance from the edge to the sample point is the same as it would have been from the Sync\_Seg to the sample point if no edge had occurred. The phase error of this late edge is less than SJW, so it is fully compensated and the edge from dominant to recessive at the end of the bit, which is one nominal bit time long, occurs in the Sync\_Seg.

In the second example, an edge from recessive to dominant occurs during Phase\_Seg2. The edge is "early" since it occurs before a Sync\_Seg. Reacting to the early edge, Phase\_Seg2 is shortened and Sync\_Seg is omitted, so that the distance from the edge to the sample point is the same as it would have been from a Sync\_Seg to the sample point if no edge had occurred. As in the previous example, the magnitude of this early edge’s phase error is less than SJW, so it is fully compensated.

The phase buffer segments are lengthened or shortened temporarily only; at the next bit time, the segments return to their nominal programmed values.


In these examples, the bit timing is seen from the point of view of the CAN implementation's state machine, where the bit time starts and ends at the sample points. The state machine omits Sync\_Seg when synchronizing on an early edge because it cannot subsequently redefine that time quantum of Phase\_Seg2 where the edge occurs to be the Sync\_Seg.

Figure 5-15 shows how short dominant noise spikes are filtered by synchronizations. In both examples, the spike starts at the end of Prop\_Seg and has the length of (Prop\_Seg + Phase\_Seg1).

In the first example, the synchronization jump width is greater than or equal to the phase error of the spike's edge from recessive to dominant. Therefore the sample point is shifted after the end of the spike; a recessive bus level is sampled.

In the second example, SJW is shorter than the phase error, so the sample point cannot be shifted far enough; the dominant spike is sampled as actual bus level.

**Figure 5-15. Filtering of Short Dominant Spikes**



#### 5.10.1.4 Oscillator Tolerance Range

With the introduction of CAN protocol version 1.2, the option to synchronize on edges from dominant to recessive became obsolete. Only edges from recessive to dominant are considered for synchronization. The protocol update to version 2.0 (A and B) had no influence on the oscillator tolerance.

The tolerance range  $df$  for an oscillator's frequency  $f_{osc}$  around the nominal frequency  $f_{nom}$  with:

$$(1 - df) \cdot f_{nom} \leq f_{osc} \leq (1 + df) \cdot f_{nom}$$

depends on the proportions of Phase\_Seg1, Phase\_Seg2, SJW, and the bit time. The maximum tolerance  $df$  is defined by two conditions (both shall be met):

$$\text{I: } df \leq \frac{\min(TSeg1, TSeg2)}{2x(13x(bit\_time - TSeg2))}$$

$$\text{II: } df \leq \frac{SJW}{20xbit\_time}$$


It has to be considered that SJW may not be larger than the smaller of the phase buffer segments and that the propagation time segment limits that part of the bit time that may be used for the phase buffer segments.

The combination Prop\_Seg = 1 and Phase\_Seg1 = Phase\_Seg2 = SJW = 4 allows the largest possible oscillator tolerance of 1.58%. This combination with a propagation time segment of only 10% of the bit time is not suitable for short bit times; it can be used for bit rates of up to 125 kBit/s (bit time = 8 μs) with a bus length of 40 m.

### 5.10.2 DCAN Bit Timing Registers

In the DCAN, the bit timing configuration is programmed in two register bytes, additionally a third byte for a baud rate prescaler extension of four bits (BRPE) is provided. The sum of Prop\_Seg and Phase\_Seg1 (as TSEG1) is combined with Phase\_Seg2 (as TSEG2) in one byte, SJW and BRP (plus BRPE in third byte) are combined in the other byte (see Figure 5-16).

Figure 5-16. Structure of the CAN Core's CAN Protocol Controller



In this bit timing register, the components TSEG1, TSEG2, SJW and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1...n], values in the range of [0...n-1] are programmed. That way, for example, SJW (functional range of [1...4]) is represented by only two bits.

Therefore, the length of the bit time is (programmed values)  $[TSEG1 + TSEG2 + 3] t_q$  or (functional values)  $[Sync\_Seg + Prop\_Seg + Phase\_Seg1 + Phase\_Seg2] t_q$ .

The data in the bit timing register (BTR) is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by BRPE/BRP) defines the length of the time quantum (the basic time unit of the bit time); the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the bit timing state machine, which is evaluated once each time quantum. The rest of the CAN protocol controller, the bit stream processor (BSP) state machine, is evaluated once each bit time, at the sample point.

The shift register serializes the messages to be sent and parallelizes received messages. Its loading and shifting is controlled by the BSP. The BSP translates messages into frames and vice versa. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the sample point and processes the sampled bus input bit. The time after the sample point that is needed to calculate the next bit to be sent (for example, data bit, CRC bit, stuff bit, error flag, or idle) is called the information processing time (IPT), which is 0 t<sub>q</sub> for the DCAN.

Generally, the IPT is CAN controller-specific, but may not be longer than  $2 t_q$ . The IPC length is the lower limit of the programmed length of Phase\_Seg2. In case of a synchronization, Phase\_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

### 5.10.2.1 Calculation of the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time ( $1 / \text{Bit rate}$ ) must be an integer multiple of the CAN clock period.

---

**NOTE:** 8 MHz is the minimum CAN clock frequency required to operate the DCAN at a bit rate of 1 MBit/s.

---

The bit time may consist of 8 to 25 time quanta. The length of the time quantum  $t_q$  is defined by the baud rate prescaler with  $t_q = (\text{Baud Rate Prescaler}) / \text{CAN\_CLK}$ . Several combinations may lead to the desired bit time, allowing iterations of the following steps.

First part of the bit time to be defined is the Prop\_Seg. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop\_Seg is converted into time quanta (rounded up to the nearest integer multiple of  $t_q$ ).

The Sync\_Seg is  $1 t_q$  long (fixed), leaving  $(\text{bit time} - \text{Prop\_Seg} - 1) t_q$  for the two Phase Buffer Segments. If the number of remaining  $t_q$  is even, the Phase Buffer Segments have the same length, Phase\_Seg2 = Phase\_Seg1, else Phase\_Seg2 = Phase\_Seg1 + 1.

The minimum nominal length of Phase\_Seg2 has to be regarded as well. Phase\_Seg2 may not be shorter than any CAN controller's Information Processing Time in the network, which is device dependent and can be in the range of  $[0...2] t_q$ .

The length of the synchronization jump width is set to its maximum value, which is the minimum of four (4) and Phase\_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formulas given in [Section 5.10.2.3](#).

If more than one configurations are possible to reach a certain Bit rate, it is recommended to choose the configuration which allows the highest oscillator tolerance range.

CAN nodes with different clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol compliant configuration of the CAN bit timing.

The resulting configuration is written into the bit timing register:

$T\text{seg}2 = \text{Phase\_Seg}2 - 1$

$T\text{seg}1 = \text{Phase\_Seg}1 + \text{Prop\_Seg} - 1$

$\text{SJW} = \text{SynchronizationJumpWidth} - 1$

$\text{BRP} = \text{Prescaler} - 1$

### 5.10.2.2 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN\_CLK is 10 MHz, BRP is 0, the bit rate is 1 MBit/s.

$t_q$	100 ns	=	$t_{CAN\_CLK}$
delay of bus driver	90 ns	=	
delay of receiver circuit	40 ns	=	
delay of bus line (40 m)	220 ns	=	
$t_{Prop}$	700 ns	=	$INT(2 \cdot \text{delays} + 1) = 7 \cdot t_q$
$t_{SJW}$	100 ns	=	$1 \cdot t_q$
$t_{TSeg1}$	800 ns	=	$t_{Prop} + t_{SJW}$
$t_{TSeg2}$	100 ns	=	Information Processing Time + $1 \cdot t_q$
$t_{Sync-Seg}$	100 ns	=	$1 \cdot t_q$
bit time	1000 ns	=	$t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$
tolerance for CAN_CLK	0.43 %	=	$\frac{(\min(TSeg1, TSeg2))}{2x(13x(\text{bit\_time} - TSeg2))}$
		=	$\frac{0.1 \mu s}{2x(13x(1 \mu s - 0.1 \mu s))}$

In this example, the concatenated bit time parameters are  $(1-1)_3 \& (8-1)_4 \& (1-1)_2 \& (1-1)_6$ , so the bit timing register is programmed to = 0x00000700.

### 5.10.2.3 Example for Bit Timing at Low Baud Rate

In this example, the frequency of CAN\_CLK is 2 MHz, BRP is 1, the bit rate is 100 KBit/s.

$t_q$	1 $\mu s$	=	$t_{CAN\_CLK}$
Delay of bus driver	200 ns	=	
Delay of receiver circuit	80 ns	=	
Delay of bus line (40 m)	220 ns	=	
$t_{Prop}$	1 $\mu s$	=	$1 \cdot t_q$
$t_{SJW}$	4 $\mu s$	=	$4 \cdot t_q$
$t_{TSeg1}$	5 $\mu s$	=	$t_{Prop} + t_{SJW}$
$t_{TSeg2}$	3 $\mu s$	=	Information Processing Time + $3 \cdot t_q$
$t_{Sync-Seg}$	1 $\mu s$	=	$1 \cdot t_q$
Bit time	9 $\mu s$	=	$t_{Sync-Seg} + t_{TSeg1} + t_{TSeg2}$
Tolerance for CAN_CLK		=	$\frac{(\min(TSeg1, TSeg2))}{2x(13x(\text{bit\_time} - TSeg2))}$
		=	$\frac{0.1 \mu s}{2x(13x(1 \mu s - 0.1 \mu s))}$

In this example, the concatenated bit time parameters are  $(3-1)_3 \& (5-1)_4 \& (4-1)_2 \& (2-1)_6$ , so the bit timing register is programmed to = 0x000024C1.

## 5.11 Message Interface Register Sets

The interface register sets control the CPU read and write accesses to the message RAM. There are two interface registers sets for read/write access, IF1 and IF2 and one interface register set for read access only, IF3.

Due to the structure of the message RAM, it is not possible to change single bits or bytes of a message object. Instead, always a complete message object in the message RAM is accessed. Therefore the data transfer from the IF1/IF2 registers to the message RAM requires the message handler to perform a read-modify-write cycle: First those parts of the message object that are not to be changed are read from the message RAM into the interface register set, and after the update the whole content of the interface register set is written into the message object.

After the partial write of a message object, those parts of the interface register set that are not selected in the command register, will be set to the actual contents of the selected message object.

After the partial read of a message object, those parts of the interface register set that are not selected in the command register, will be left unchanged.


By buffering the data to be transferred, the interface register sets avoid conflicts between concurrent CPU accesses to the message RAM and CAN message reception and transmission. A complete message object (see [Section 5.12.1](#)) or parts of the message object may be transferred between the message RAM and the IF1/IF2 register set (see [Section 5.14.1.19](#)) in one single transfer. This transfer, performed in parallel on all selected parts of the message object, guarantees the data consistency of the CAN message.

### 5.11.1 Message Interface Register Sets 1 and 2

The IF1 and IF2 register sets control the data transfer to and from the message object. The command register addresses the desired message object in the message RAM and specifies whether a complete message object or only parts should be transferred. The data transfer is initiated by writing the message number to the bits [7:0] of the command register.

When the CPU initiates a data transfer between the IF1/IF2 registers and message RAM, the message handler sets the busy bit in the respective command register to '1'. After the transfer has completed, the busy bit is set back to '0' (see [Figure 5-17](#)).

Figure 5-17. Data Transfer Between IF1/IF2 Registers and Message RAM



### 5.11.2 IF3 Register Set

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from message RAM by CPU. The intention of this feature of IF3 is to provide an interface for the DMA to read packets efficiently. The automatic update functionality can be programmed for each message object (Section 5.14.1.28).

All valid message objects in message RAM which are configured for automatic update, will be checked for active NewDat flags. If such a message object is found, it will be transferred to the IF3 register (if no previous DMA transfers are ongoing), controlled by IF3 Observation register. If more than one NewDat flag is active, the message object with the lowest number has the highest priority for automatic IF3 update.

The NewDat bit in the message object will be reset by a transfer to IF3.

If DCAN internal IF3 update is complete, a DMA request is generated. The DMA request stays active until first read access to one of the IF3 registers. The DMA functionality has to be enabled by setting bit DE3 in CAN control register. Please refer to the device datasheet to find out if this DMA source is available.

---

**NOTE:** The IF3 register set can not be used for transferring data into message objects.

---

## 5.12 Message RAM

### CAUTION

Writes to the DCAN RAM must not be done while it is in low-power mode. If such writes occur, the behavior is undefined and RAM content is corrupted. It has to be ensured in software that the low-power mode is removed from the DCAN RAM before writing to it.

The DCAN message RAM contains message objects and parity bits for the message objects. There are up to 64 message objects in the message RAM.

During normal operation, accesses to the message RAM are performed via the interface register sets, and the CPU cannot directly access the message RAM.

The interface register sets IF1 and IF2 provide indirect read/write access from the CPU to the message RAM. The IF1 and IF2 register sets can buffer control and user data to be transferred to and from the message objects.

The third interface register set IF3 can be configured to automatically receive control and user data from the message RAM when a message object has been updated after reception of a CAN message. The CPU does not need to initiate the transfer from message RAM to IF3 register set.

The message handler avoids potential conflicts between concurrent accesses to message RAM and CAN frame reception/transmission.

There are two modes where the message RAM can be directly accessed by the CPU:

- Debug/Suspend mode (see [Section 5.12.3](#))
- RAM Direct Access (RDA) mode (see [Section 5.12.4](#))

For the message RAM base address, see the device-specific data sheet.



### 5.12.1 Structure of Message Objects

Table 5-5 shows the structure of a message object. Table 5-6 provides a description of the fields.

The grayed fields are those parts of the message object which are represented in dedicated registers. For example, the transmit request flags of all message objects are represented in centralized transmit request registers.

**Table 5-5. Structure of a Message Object**

Message Object												
UMask	Msk[28:0]	MXtd	MDir	EoB	unused	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
MsgVal	ID[28:0]	Xtd	Dir	DLC[3:0]	Data 0	Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7

**Table 5-6. Field Descriptions**

Name	Value	Description
MsgVal		Message valid. The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets the Init bit in the CAN control register.
	0	The message object is ignored by the message handler.
	1	The message object is to be used by the message handler. Note: This bit may be kept at level '1' even when the identifier bits ID[28:0], the control bits Xtd, Dir, or the data length code are changed. It should be reset if the Messages Object is no longer required.
UMask		Use acceptance mask
	0	Mask bits (Msk[28:0], MXtd and MDir) are ignored and not used for acceptance filtering.
	1	Mask bits are used for acceptance filtering. Note: If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.
ID[28:0]		Message identifier
	ID[28:0]	29-bit ("extended") identifier bits
	ID[28:18]	11-bit ("standard") identifier bits
Msk[28:0]		Identifier mask
	0	The corresponding bit in the message identifier is not used for acceptance filtering (don't care).
	1	The corresponding bit in the message identifier is used for acceptance filtering.
Xtd		Extended identifier
	0	The 11-bit ("standard") identifier will be used for this message object.
	1	The 29-bit ("extended") identifier will be used for this message object.
MXtd		Mask extended identifier
	0	The extended identifier bit (IDE) has no effect on the acceptance filtering.
	1	The extended identifier bit (IDE) is used for acceptance filtering. Note: When 11-bit ("standard") Identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered.
Dir		Message direction
	0	Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, the message is stored in this message object.
	1	Direction = transmit: On TxRqst, a data frame is transmitted. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = one).
MDir		Mask message direction
	0	The message direction bit (Dir) has no effect on the acceptance filtering.
	1	The message direction bit (Dir) is used for acceptance filtering.

**Table 5-6. Field Descriptions (continued)**

Name	Value	Description
EOB	0	End of block The message object is part of a FIFO Buffer block and is not the last message object of this FIFO Buffer block.
	1	The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.
NewDat	0	New data No new data has been written into the data bytes of this message object by the message handler since the last time when this flag was cleared by the CPU.
	1	The message handler or the CPU has written new data into the data bytes of this message object.
MsgLst	0	Message lost (only valid for message objects with direction = receive) No message was lost since the last time when this bit was reset by the CPU.
	1	The message handler stored a new message into this message object when NewDat was still set, so the previous message has been overwritten.
RxIE	0	Receive interrupt enable IntPnd will not be triggered after the successful reception of a frame.
	1	IntPnd will be triggered after the successful reception of a frame.
TxIE	0	Transmit interrupt enable IntPnd will not be triggered after the successful transmission of a frame.
	1	IntPnd will be triggered after the successful transmission of a frame.
IntPnd	0	Interrupt pending This message object is not the source of an interrupt.
	1	This message object is the source of an interrupt. The interrupt Identifier in the interrupt register will point to this message object if there is no other interrupt source with higher priority.
RmtEn	0	Remote enable At the reception of a remote frame, TxRqst is not changed.
	1	At the reception of a remote frame, TxRqst is set.
TxRqst	0	Transmit request This message object is not waiting for a transmission.
	1	The transmission of this message object is requested and is not yet done.
DLC[3:0]	0-8	Data length code Data frame has 0-8 data bits.
	9-15	Data frame has 8 data bytes. Note: The data length code of a message object must be defined to the same value as in the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.
Data 0		1st data byte of a CAN data frame
Data 1		2nd data byte of a CAN data frame
Data 2		3rd data byte of a CAN data frame
Data 3		4th data byte of a CAN data frame
Data 4		5th data byte of a CAN data frame
Data 5		6th data byte of a CAN data frame
Data 6		7th data byte of a CAN data frame
Data 7		8th data byte of a CAN data frame Note: Byte Data 0 is the first data byte shifted into the shift register of the CAN core during a reception, byte Data 7 is the last. When the message handler stores a data frame, it will write all the eight data bytes into a message object. If the data length code is less than 8, the remaining bytes of the message object may be overwritten by undefined values.

### 5.12.2 Addressing Message Objects in RAM

The starting location of a particular message object in RAM is:  
 Message RAM base address + (message object number) \* 0x20

This means that message object 1 starts at offset 0x0020; message object 2 starts at offset 0x0040, etc.  
 '0' is not a valid message object number.

The base address for DCAN0 RAM is 0x481C\_D000 and DCAN1 RAM is 0x481D\_1000.

Message object number 1 has the highest priority.

**Table 5-7. Message RAM addressing in Debug/Suspend and RDA Mode**

Message Object Number	Offset From Base Address	Word Number	Debug/Suspend Mode, see <a href="#">Section 5.12.3</a>	RDA mode, see <a href="#">Section 5.12.4</a>
1	0x0020	1	Parity	Data Bytes 4-7
	0x0024	2	MXtd,MDir,Mask	Data Bytes 0-3
	0x0028	3	Xtd,Dir,ID	ID[27:0],DLC
	0x002C	4	Ctrl	Mask,Xtd,Dir,ID[28]
	0x0030	5	Data Bytes 3-0	Parity,Ctrl,MXtd,MDir
	0x0034	6	Data Bytes 7-4	...
...	...	...	...	...
31	0x03E0	1	Parity	Data Bytes 4-7
	0x03E4	2	MXtd,MDir,Mask	Data Bytes 0-3
	0x03E8	3	Xtd,Dir,ID	ID[27:0],DLC
	0x03EC	4	Ctrl	Mask,Xtd,Dir,ID[28]
	0x03F0	5	Data Bytes 3-0	Parity,Ctrl,MXtd,MDir
	0x03F4	6	Data Bytes 7-4	...
...	...	...	...	...
63	0x07E0	1	Parity	Data Bytes 4-7
	0x07E4	2	MXtd,MDir,Mask	Data Bytes 0-3
	0x07E8	3	Xtd,Dir,ID	ID[27:0],DLC
	0x07EC	4	Ctrl	Mask,Xtd,Dir,ID[28]
	0x07F0	5	Data Bytes 3-0	Parity,Ctrl,MXtd,MDir
	0x07F4	6	Data Bytes 7-4	...
last implemented (32(DCAN3) or 64)	0x0000	1	Parity	Data Bytes 4-7
	0x0004	2	MXtd,MDir,Mask	Data Bytes 0-3
	0x0008	3	Xtd,Dir,ID	ID[27:0],DLC
	0x000C	4	Ctrl	Mask,Xtd,Dir,ID[28]
	0x0010	5	Data Bytes 3-0	Parity,Ctrl,MXtd,MDir
	0x0014	6	Data Bytes 7-4	...

### 5.12.3 Message RAM Representation in Debug/Suspend Mode

In debug/suspend mode, the message RAM will be memory mapped. This allows the external debug unit to access the message RAM.

**NOTE:** During debug/suspend mode, the message RAM cannot be accessed via the IFx register sets.

**Table 5-8. Message RAM Representation in Debug/Suspend Mode**

Bit #	31/15	30/14	29/13	29/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
MsgAddr + 0x00	Reserved															
	Reserved												Parity[4:0]			
MsgAddr + 0x04	MXtd	MDir	Rsvd	Msk[28:16]												
	Msk[15:0]															
MsgAddr + 0x08	Rsvd	Xtd	Dir	ID[28:16]												
	ID[15:0]															
MsgAddr + 0x0C	Reserved															
	Rsvd	MsgLst	Rsvd	UMask	TxE	RxTE	RmtEn	Rsvd	EOB	Reserved				DLC[3:0]		
MsgAddr + 0x10	Data 3								Data 2							
	Data 1								Data 0							
MsgAddr + 0x14	Data 7								Data 6							
	Data 5								Data 4							

### 5.12.4 Message RAM Representation in Direct Access Mode

When the **RDA** bit in the test register is set while the DCAN module is in test mode (test bit in the CAN control register is set), the CPU has direct access to the message RAM. Due to the 32-bit bus structure, the RAM is split into word lines to support this feature. The CPU has access to one word line at a time only.

In RAM direct access mode, the RAM is represented by a continuous memory space within the address frame of the DCAN module, starting at the message RAM base address.

Note: During direct access mode, the message RAM cannot be accessed via the IFx register sets.

Any read or write to the RAM addresses for RamDirectAccess during normal operation mode (TestMode bit or RDA bit not set) will be ignored.

**Table 5-9. Message RAM Representation in RAM Direct Access Mode**

Bit #	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
MsgAddr + 0x00	Data 4						Data 5									
	Data 6						Data 7									
MsgAddr + 0x04	Data 0						Data 1									
	Data 2						Data 3									
MsgAddr + 0x08	ID[27:12]															
	ID[11:0]						DLC[3:0]									
MsgAddr + 0x0C	Msk[28:13]															
	Msk[12:0]												Xtd	Dir	ID[28]	
MsgAddr + 0x10	Reserved												Parity [4]			
	Parity[3:0]			Unused			Msg Lst	UMask	TxIE	RxTE	Rmt En	EOB	MXtd	MDir		

**NOTE:** Writes to unused bits has no effect.

### 5.13 GIO Support

The CAN\_RX and CAN\_TX pins of the DCAN module can be used as general purpose IO pins, if CAN functionality is not needed. This function is controlled by the CAN TX IO control register (DCAN TIOC) (see [Section 5.14.1.29](#)) and the CAN RX IO control register (DCAN RIOC) (see [Section 5.14.1.30](#)).

### 5.14 Registers

The base address for the:

- DCAN0 registers is 0x481C\_C000
- DCAN1 registers is 0x481D\_0000

### 5.14.1 DCAN Control Registers

After hardware reset, the registers of the DCAN hold the values shown in the register descriptions.

Additionally, the Bus-Off state is reset and the CAN\_TX pin is set to recessive (HIGH). The Init bit in the CAN control register is set to enable the software initialization. The DCAN will not influence the CAN bus until the CPU resets Init to '0'.

**Table 5-10. DCAN Control Register Summary Table**

Offset	Acronym	Description	Section
0x00	DCAN CTL	CAN Control Register	<a href="#">Section 5.14.1.1</a>
0x04	DCAN ES and PARITYERR_EOI	Error and Status Register Parity Error EOI Register	<a href="#">Section 5.14.1.2</a>
0x08	DCAN ERRC	Error Counter Register	<a href="#">Section 5.14.1.3</a>
0x0C	DCAN BTR	Bit Timing Register	<a href="#">Section 5.14.1.4</a>
0x10	DCAN INT	Interrupt Register	<a href="#">Section 5.14.1.5</a>
0x14	DCAN TEST	Test Register	<a href="#">Section 5.14.1.6</a>
0x1C	DCAN PERR	Parity Error Code Register	<a href="#">Section 5.14.1.7</a>
0x80	DCAN ABOTR	Auto-Bus-On Time Register	<a href="#">Section 5.14.1.8</a>
0x84	DCAN TXRQ X	Transmission Request X Register	<a href="#">Section 5.14.1.9</a>
0x88 to 0x94	DCAN TXRQ12 to DCAN TXRQ78	Transmission Request Registers	<a href="#">Section 5.14.1.10</a>
0x98	DCAN NWDAT X	New Data X Register	<a href="#">Section 5.14.1.11</a>
0x9C to 0xA8	DCAN NWDAT12 to DCAN NWDAT78	New Data Registers	<a href="#">Section 5.14.1.12</a>
0xAC	DCAN INTPND X	Interrupt Pending X Register	<a href="#">Section 5.14.1.13</a>
0xB0 to 0xBC	DCAN INTPND12 to DCAN INTPND78)	Interrupt Pending Registers	<a href="#">Section 5.14.1.14</a>
0xC0	DCAN MSGVAL X	Message Valid X Register	<a href="#">Section 5.14.1.15</a>
0xC4 to 0xD0	DCAN MSGVAL12 to DCAN MSGVAL78	Message Valid Registers	<a href="#">Section 5.14.1.16</a>
0xD8 to 0xE4	DCAN INTMUX12 to DCAN INTMUX78	Interrupt Multiplexer Registers	<a href="#">Section 5.14.1.17</a>
0x100	DCAN IF1CMD	IF1 Command Registers	<a href="#">Section 5.14.1.18</a>
0x120	DCAN IF2CMD	IF2 Command Registers	<a href="#">Section 5.14.1.18</a>
0x104	DCAN IF1MSK	IF1 Mask Register	<a href="#">Section 5.14.1.19</a>
0x124	DCAN IF2MSK	IF2 Mask Register	<a href="#">Section 5.14.1.19</a>
0x108	DCAN IF1ARB	IF1 Arbitration Register	<a href="#">Section 5.14.1.20</a>
0x128	DCAN IF2ARB	IF2 Arbitration Register	<a href="#">Section 5.14.1.20</a>
0x10C	DCAN IF1MCTL	IF1 Message Control Register	<a href="#">Section 5.14.1.21</a>
0x12C	DCAN IF2MCTL	IF2 Message Control Register	<a href="#">Section 5.14.1.21</a>
0x110	DCAN IF1DATA	IF1 Data A Register	<a href="#">Section 5.14.1.22</a>
0x114	DCAN IF1DATB	IF1 Data B Register	<a href="#">Section 5.14.1.22</a>
0x130	DCAN IF2DATA	IF2 Data A Register	<a href="#">Section 5.14.1.22</a>
0x134	DCAN IF2DATB	IF2 Data B Register	<a href="#">Section 5.14.1.22</a>
0x140	DCAN IF3OBS	IF3 Observation Register	<a href="#">Section 5.14.1.23</a>
0x144	DCAN IF3MSK	IF3 Mask Register	<a href="#">Section 5.14.1.24</a>
0x148	DCAN IF3ARB	IF3 Arbitration Register	<a href="#">Section 5.14.1.25</a>
0x14C	DCAN IF3MCTL	IF3 Message Control Register	<a href="#">Section 5.14.1.26</a>
0x150	DCAN IF3DATA	IF3 Data A Register	<a href="#">Section 5.14.1.27</a>
0x154	DCAN IF3DATB	IF3 Data B Register	<a href="#">Section 5.14.1.27</a>
0x160 to 0x16C	DCAN IF3UPD12 to IF3UPD78	IF3 Update Enable Registers	<a href="#">Section 5.14.1.28</a>
0x1E0	DCAN TIOC	CAN TX IO Control Register	<a href="#">Section 5.14.1.29</a>

**Table 5-10. DCAN Control Register Summary Table (continued)**

Offset	Acronym	Description	Section
0x1E4	DCAN RIOC	CAN RX IO Control Register	<a href="#">Section 5.14.1.30</a>

**5.14.1.1 CAN Control Register (DCAN CTL)**

The CAN control register (DCAN CTL) is shown in [Figure 5-18](#) and described in [Table 5-11](#).

**Figure 5-18. CAN Control Register (DCAN CTL)**

31	Reserved					26	25	24	23	Reserved			21	20	19	18	17	16
R-0					WUBA	PDR	R-0			DE3	DE2	DE1	IE1	InitDbg				
R-0					R/W-0	R/W-0	R-0			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
15	14	13	PMD			10	9	8	7	6	5	4	3	2	1	0		
SWR	Rsvd	R/W-0x5			ABO	IDS	Test	CCE	DAR	Rsvd	EIE	SIE	IE0	Init				
R/WP-0	R-0	R/W-0x5			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1		

LEGEND: R/W = Read/Write; R = Read only; WP = Write protected by init bit; -n = value after reset

**Table 5-11. CAN Control Register (DCAN CTL) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	These bits are always read as 0. Writes have no effect.
26	WUBA	0 1	Automatic wake up on bus activity when in local power-down mode No detection of a dominant CAN bus level while in local power-down mode. Detection of a dominant CAN bus level while in local power-down mode is enabled. On occurrence of a dominant CAN bus level, the wake up sequence is started (Additional information can be found in <i>Local Power-Down Mode</i> ). Note: The CAN message, which initiates the bus activity, cannot be received. This means that the first message received in power down and automatic wake-up mode, will be lost.
24	PDR	0 1	Request for local low power-down mode No application request for local low power-down mode. If the application has cleared this bit while DCAN in local power-down mode, also the Init bit has to be cleared. Local power-down mode has been requested by application. The DCAN will acknowledge the local power-down mode by setting bit PDA in the error and status register. The local clocks will be turned off by DCAN internal logic (Additional information can be found in <i>Local Power-Down Mode</i> ).
23-21	Reserved	0	These bits are always read as 0. Writes have no effect.
20	DE3	0 1	Enable DMA request line for IF3 Disabled Enabled Note: A pending DMA request for IF3 remains active until first access to one of the IF3 registers.
19	DE2	0 1	Enable DMA request line for IF2 Disabled Enabled Note: A pending DMA request for IF2 remains active until first access to one of the IF2 registers.
18	DE1	0 1	Enable DMA request line for IF1 Disabled Enabled Note: A pending DMA request for IF1 remains active until first access to one of the IF1 registers.
17	IE1	0 1	Interrupt line 1 enable Disabled - Module interrupt DCAN1INT is always low. Enabled - interrupts will assert line DCAN1INT to one; line remains active until pending interrupts are processed.

**Table 5-11. CAN Control Register (DCAN CTL) Field Descriptions (continued)**

Bit	Field	Value	Description
16	InitDbg	0	Internal init state while debug access Not in debug mode, or debug mode requested but not entered.
		1	Debug mode requested and internally entered; the DCAN is ready for debug accesses.
15	SWR	0	SW reset enable Normal Operation
		1	Module is forced to reset state. This bit will automatically get cleared after execution of SW reset after one OCP clock cycle. Note: To execute software reset, the following procedure is necessary: 1. Set Init bit to shut down CAN communication. 2. Set SWR bit additionally to Init bit.
14	Reserved	0	This bit is always read as 0. Writes have no effect.
13-10	PMD	0x5	Parity on/off Parity function disabled
		Others	Parity function enabled
9	ABO	0	Auto-Bus-On enable The Auto-Bus-On feature is disabled
		1	The Auto-Bus-On feature is enabled
8	IDS	0	Interruption debug support enable When Debug/Suspend mode is requested, DCAN will wait for a started transmission or reception to be completed before entering Debug/Suspend mode
		1	When Debug/Suspend mode is requested, DCAN will interrupt any transmission or reception, and enter Debug/Suspend mode immediately.
7	Test	0	Test mode enable Normal Operation
		1	Test Mode
6	CCE	0	Configuration change enable The CPU has no write access to the configuration registers.
		1	The CPU has write access to the configuration registers (when Init bit is set).
5	DAR	0	Disable automatic retransmission Automatic retransmission of not successful messages enabled.
		1	Automatic retransmission disabled.
4	Reserved	0	This bit is always read as 0. Writes have no effect.
3	EIE	0	Error interrupt enable Disabled - PER, BOff and EWarn bits can not generate an interrupt.
		1	Enabled - PER, BOff and EWarn bits can generate an interrupt at DCAN0INT line and affect the interrupt register.
2	SIE	0	Status change interrupt enable Disabled - WakeUpPnd, RxOk, TxOk and LEC bits can not generate an interrupt.
		1	Enabled - WakeUpPnd, RxOk, TxOk and LEC can generate an interrupt at DCAN0INT line and affect the interrupt register.
1	IE0	0	Interrupt line 0 enable Disabled - Module interrupt DCAN0INT is always low.
		1	Enabled - interrupts will assert line DCAN0INT to one; line remains active until pending interrupts are processed.
0	Init	0	Initialization Normal operation
		1	Initialization mode is entered



**NOTE:** The Bus-Off recovery sequence (refer to CAN specification) cannot be shortened by setting or resetting Init bit. If the module goes Bus-Off, it will automatically set the Init bit and stop all bus activities.

When the Init bit is cleared by the application again, the module will then wait for 129 occurrences of Bus Idle (129 \* 11 consecutive recessive bits) before resuming normal operation. At the end of the bus-off recovery sequence, the error counters will be reset.

After the Init bit is reset, each time when a sequence of 11 recessive bits is monitored, a Bit0 error code is written to the error and status register, enabling the CPU to check whether the CAN bus is stuck at dominant or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

**5.14.1.2 Error and Status Register (DCAN ES) and DCAN Parity Error EOI Register (PARITYERR\_EOI)**

The error and status register (DCAN ES) is shown in Figure 5-19 and described in Table 5-12. The DCAN Parity Error EOI register is shown in Figure 5-20 and described in Table 5-13.

**Figure 5-19. Error and Status Register (DCAN ES)**

31	Reserved										16
R-0											
15	11	10	9	8	7	6	5	4	3	2	0
Reserved		PDA	Wake UpPnd	PER	BOff	EWarn	EPass	RxOK	TxOK	LEC	
R-0		R-0	R/C-0	R/C-0	R-0	R-0	R-0	R/C-0	R/C-0	R/S-111	

LEGEND: R = Read only; S = Set by Read; C = Clear by Read; -n = value after reset

**Figure 5-20. Parity Error End of Interrupt Register (PARITYERR\_EOI)**

31	Reserved										16
R-0											
15	9			8				0			
Reserved			PARITYERR_EOI				Reserved				
R-0							R-0				

LEGEND: R = Read only; S = Set by Read; C = Clear by Read; -n = value after reset

**Table 5-12. Error and Status Register (DCAN ES) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	These bits are always read as 0. Writes have no effect.
10	PDA	0	Local power-down mode acknowledge
		1	DCAN is not in local power-down mode. Application request for setting DCAN to local power-down mode was successful. DCAN is in local power-down mode.
9	WakeUp Pnd		Wake up pending. This bit can be used by the CPU to identify the DCAN as the source to wake up the system.
		0	No Wake Up is requested by DCAN.
		1	DCAN has initiated a wake up of the system due to dominant CAN bus while module power down. This bit will be reset if error and status register is read.

**Table 5-12. Error and Status Register (DCAN ES) Field Descriptions (continued)**

Bit	Field	Value	Description
8	PER	0	No parity error has been detected since last read access.
		1	The parity check mechanism has detected a parity error in the Message RAM. This bit will be reset if error and status register is read.
7	BOff	0	The CAN module is not bus-off state.
		1	The CAN module is in bus-off state.
6	EWarn	0	Both error counters are below the error warning limit of 96.
		1	At least one of the error counters has reached the error warning limit of 96.
5	EPass	0	On CAN Bus error, the DCAN could send active error frames.
		1	The CAN core is in the error passive state as defined in the CAN Specification.
4	RxOk	0	No message has been successfully received since the last time when this bit was read by the CPU. This bit is never reset by DCAN internal events.
		1	A message has been successfully received since the last time when this bit was reset by a read access of the CPU (independent of the result of acceptance filtering). This bit will be reset if error and status register is read.
3	TxOk	0	No message has been successfully transmitted since the last time when this bit was read by the CPU. This bit is never reset by DCAN internal events.
		1	A message has been successfully transmitted (error free and acknowledged by at least one other node) since the last time when this bit was reset by a read access of the CPU. This bit will be reset if error and status register is read.
2-0	LEC		Last error code. The LEC field indicates the type of the last error on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error.
		0	No error
		1	Stuff error: More than five equal bits in a row have been detected in a part of a received message where this is not allowed.
		2	Form error: A fixed format part of a received frame has the wrong format.
		3	Ack error: The message this CAN core transmitted was not acknowledged by another node.
		4	Bit1 error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant.
		5	Bit0 error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (logical value '0'), but the monitored bus level was recessive. During Bus-Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus-Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).
		6	CRC error: In a received message, the CRC check sum was incorrect. (CRC received for an incoming message does not match the calculated CRC for the received data).
7	No CAN bus event was detected since the last time the CPU read the error and status register. Any read access to the error and status register re-initializes the LEC to value '7.'		

**Table 5-13. Parity Error End of Interrupt Register (PARITYERR\_EOI) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	These bits are always read as 0. Writes have no effect.
8	PARITYERR_EOI	0	End of interrupt indication for parity error Has no effect writing
		1	Indicated end of interrupt for parity error
7-0	Reserved		These bits are always read as 0. Writes have no effect.

Interrupts are generated by bits PER, BOff and EWarn (if EIE bit in CAN control register is set) and by bits WakeUpPnd, RxOk, TxOk, and LEC (if SIE bit in CAN control register is set).

A change of bit EPass will not generate an interrupt.

PARITYERR\_EOI is used to signal an end of interrupt of the parity error interrupt (dcan\_parity) to the IP. PARITYERR\_EOI register is a *Write only* register.

A read from this offset address will result in a read from the DCAN ES register, where as a write will result in a write to the PARITYERR\_EOI register.

---

**NOTE:** Reading the error and status register clears the WakeUpPnd, PER, RxOk and TxOk bits and set the LEC to value '7.' Additionally, the status interrupt value (0x8000) in the interrupt register will be replaced by the next lower priority interrupt value. The EOI for all other interrupts (DCANINT0 and DCANINT1) are automatically handled by hardware.

---




---

**NOTE:** For debug support, the auto clear functionality of error and status register (clear of status flags by read) is disabled when in debug/suspend mode.

---

### 5.14.1.3 Error Counter Register (DCAN ERRC)

The error counter register (DCAN ERRC) is shown in [Figure 5-21](#) and described in [Table 5-14](#).

**Figure 5-21. Error Counter Register (DCAN ERRC)**

LEGEND: R = Read only; -n = value after reset


**Table 5-14. Error Counter Register (DCAN ERRC) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	These bits are always read as 0. Writes have no effect.
15	RP	0	Receive error passive The receive error counter is below the error passive level.
		1	The receive error counter has reached the error passive level as defined in the CAN specification.
14-8	REC[6:0]		Receive error counter. Actual state of the receive error counter (values from 0 to 255).
7-0	TEC[7:0]		Transmit error counter. Actual state of the transmit error counter (values from 0 to 255).

#### 5.14.1.4 Bit Timing Register (DCAN BTR)

The bit timing register (DCAN BTR) is shown in [Figure 5-22](#) and described in [Table 5-15](#).

**Figure 5-22. Bit Timing Register (DCAN BTR)**



LEGEND: R = Read only; WP = Write protected by CCE bit; -n = value after reset

**Table 5-15. Bit Timing Register (DCAN BTR) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	These bits are always read as 0. Writes have no effect.
19-16	BRPE	0x00-0x0F	Baud rate prescaler extension.  Valid programmed values are 0 to 15. By programming BRPE the baud rate prescaler can be extended to values up to 1024.
15	Reserved	0	These bits are always read as 0. Writes have no effect.
14-12	TSeg2	0x0-0x7	Time segment after the sample point Valid programmed values are 0 to 7. The actual TSeg2 value which is interpreted for the bit timing will be the programmed TSeg2 value + 1.
11-8	TSeg1	0x01-0x0F	Time segment before the sample point  Valid programmed values are 1 to 15. The actual TSeg1 value interpreted for the bit timing will be the programmed TSeg1 value + 1.
7-6	SJW	0x0-0x3	Synchronization Jump Width Valid programmed values are 0 to 3. The actual SJW value interpreted for the synchronization will be the programmed SJW value + 1.
5-0	BRP	0x00-0x3F	Baud rate prescaler  Value by which the CAN_CLK frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid programmed values are 0 to 63. The actual BRP value interpreted for the bit timing will be the programmed BRP value + 1.

**NOTE:** This register is only writable if CCE and Init bits in the CAN control register are set.

**NOTE:** The CAN bit time may be programmed in the range of 8 to 25 time quanta.


**NOTE:** The CAN time quantum may be programmed in the range of 1 to 1024 CAN\_CLK periods.

With a CAN\_CLK of 8 MHz and BRPE = 0x00, the reset value of 0x00002301 configures the DCAN for a bit rate of 500kBit/s.

### 5.14.1.5 Interrupt Register (DCAN INT)

The interrupt register (DCAN INT) is shown in [Figure 5-23](#) and described in [Table 5-16](#).

**Figure 5-23. Interrupt Register (DCAN INT)**



LEGEND: R = Read only; -n = value after reset


**Table 5-16. Interrupt Register (DCAN INT) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	These bits are always read as 0. Writes have no effect.
23-16	Int1ID[23:16]	0x00 0x01-0x80 0x81-0xFF	<p>Interrupt 1 Identifier (indicates the message object with the highest pending interrupt)</p> <p>No interrupt is pending</p> <p>Number of message object which caused the interrupt.</p> <p>Unused</p> <p>If several interrupts are pending, the CAN interrupt register will point to the pending interrupt with the highest priority. The DCAN1INT interrupt line remains active until Int1ID reaches value 0 (the cause of the interrupt is reset) or until IE1 is cleared.</p> <p>A message interrupt is cleared by clearing the message object's IntPnd bit.</p> <p>Among the message interrupts, the message object's interrupt priority decreases with increasing message number.</p>
15-0	Int0ID[15:0]	0x0000 0x0001-0x0080 0x0081-0x7FFF 0x8000 0x8001-0xFFFF	<p>Interrupt Identifier (the number here indicates the source of the interrupt)</p> <p>No interrupt is pending</p> <p>Number of message object which caused the interrupt.</p> <p>Unused</p> <p>Error and status register value is not 0x07.</p> <p>Unused</p> <p>If several interrupts are pending, the CAN interrupt register will point to the pending interrupt with the highest priority. The DCAN0INT interrupt line remains active until Int0ID reaches value 0 (the cause of the interrupt is reset) or until IEO is cleared.</p> <p>The Status interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number.</p>

### 5.14.1.6 Test Register (DCAN TEST)

The test register (DCAN TEST) is shown in [Figure 5-24](#) and described in [Table 5-17](#).

**Figure 5-24. Test Register (DCAN TEST)**



LEGEND: R = Read only; WP = Write protected by test bit; -n = value after reset; U = Undefined

**Table 5-17. Test Register (DCAN TEST) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	These bits are always read as 0. Writes have no effect.
9	RDA	0 1	RAM direct access enable Normal pperation Direct access to the RAM is enabled while in test mode
8	EXL	0 1	External loopback mode Disabled Enabled
7	Rx	0 1	Receive pin. Monitors the actual value of the CAN_RX pin The CAN bus is dominant The CAN bus is recessive
6-5	Tx[1:0]	00 01 10 11	Control of CAN_TX pin Normal operation, CAN_TX is controlled by the CAN core. Sample point can be monitored at CAN_TX pin. CAN_TX pin drives a dominant value. CAN_TX pin drives a recessive value.
4	LBack	0 1	Loopback mode Disabled Enabled
3	Silent	0 1	Silent mode Disabled Enabled
2-0	Reserved	0	These bits are always read as 0. Writes have no effect.

For all test modes, the test bit in CAN control register needs to be set to one. If test bit is set, the RDA, EXL, Tx1, Tx0, LBack and Silent bits are writable. Bit Rx monitors the state of pin CAN\_RX and therefore is only readable. All test register functions are disabled when test bit is cleared.

---

**NOTE:** The test register is only writable if test bit in CAN control register is set.

---



---

**NOTE:** Setting Tx[1:0] other than '00' will disturb message transfer.

---



---


**NOTE:** When the internal loop-back mode is active (bit LBack is set), bit EXL will be ignored.

---

### 5.14.1.7 Parity Error Code Register (DCAN PERR)

The parity error code register (DCAN PERR) is shown in [Figure 5-25](#) and described in [Table 5-18](#).

**Figure 5-25. Parity Error Code Register (DCAN PERR)**



LEGEND: R = Read only; -n = value after reset; U = Undefined

**Table 5-18. Parity Error Code Register (DCAN PERR) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	These bits are always read as 0. Writes have no effect.
10-8	Word Number	0x01-0x05	Word number where parity error has been detected RDA word number (1 to 5) of the message object (according to the message RAM representation in RDA mode).
7-0	Message Number	0x01-0x80	Message object number where parity error has been detected

If a parity error is detected, the PER flag will be set in the error and status register. This bit is not reset by the parity check mechanism; it must be reset by reading the error and status register.

In addition to the PER flag, the parity error code register will indicate the memory area where the parity error has been detected (message number and word number).


If more than one word with a parity error was detected, the highest word number with a parity error will be displayed.

After a parity error has been detected, the register will hold the last error code until power is removed.

### 5.14.1.8 Auto-Bus-On Time Register (DCAN ABOTR)

The Auto-Bus-On time register (DCAN ABOTR) is shown in [Figure 5-26](#) and described in [Table 5-19](#).

**Figure 5-26. Auto-Bus-On Time Register (DCAN ABOTR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 5-19. Auto-Bus-On Time Register (DCAN ABOTR) Field Descriptions**

Bit	Field	Value	Description
31-0	ABO Time		Number of OCP clock cycles before a Bus-Off recovery sequence is started by clearing the Init bit. This function has to be enabled by setting bit ABO in CAN control register. The Auto-Bus-On timer is realized by a 32-bit counter that starts to count down to zero when the module goes Bus-Off. The counter will be reloaded with the preload value of the ABO time register after this phase.

---

**NOTE:** On write access to the CAN control register while Auto-Bus-On timer is running, the Auto-Bus-On procedure will be aborted.

---



---

**NOTE:** During Debug/Suspend mode, running Auto-Bus-On timer will be paused.

---



**5.14.1.9 Transmission Request X Register (DCAN TXRQ X)**

With the transmission request X register (DCAN TXRQ X), the CPU can detect if one or more bits in the different transmission request registers are set. Each register bit represents a group of eight message objects. If at least one of the TxRqst bits of these message objects are set, the corresponding bit in the transmission request X register will be set. The transmission request X register is shown in [Figure 5-27](#).

**Figure 5-27. Transmission Request X Register (DCAN TXRQ X)**



LEGEND: R = Read only; -n = value after reset

**Example 1.** Bit 0 of the transmission request X register represents byte 0 of the transmission request 1 register. If one or more bits in this byte are set, bit 0 of the transmission request X register will be set.

### 5.14.1.10 Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78)

These registers hold the TxRqst bits of the implemented message objects. By reading out these bits, the CPU can check for pending transmission requests. The TxRqst bit in a specific message object can be set/reset by the CPU via the IF1/IF2 message interface registers, or by the message handler after reception of a remote frame or after a successful transmission.

The transmission request registers are shown in [Table 5-20](#) and described in [Table 5-21](#).

**Table 5-20. Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78)**

Offset/Register	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
0x88 CAN TXRQ12	TxRqst[32:17]															
	R-0															
	TxRqst[16:1]															
	R-0															
0x8C CAN TXRQ34	TxRqst[64:49]															
	R-0															
	TxRqst[48:33]															
	R-0															
0x90 CAN TXRQ56	TxRqst[96:81]															
	R-0															
	TxRqst[80:65]															
	R-0															
0x94 CAN TXRQ78	TxRqst[128:113]															
	R-0															
	TxRqst[112:97]															
	R-0															

LEGEND: R = Read only; -n = value after reset

**Table 5-21. Transmission Request Registers (DCAN TXRQ12 to DCAN TXRQ78) Field Descriptions**


Bit	Field	Value	Description
31-0	TxRqs[128:1]		Transmission request bits (for all message objects)
		0	No transmission has been requested for this message object.
		1	The transmission of this message object is requested and is not yet done.

**5.14.1.11 New Data X Register (DCAN NWDAT X)**

With the new data X register, the CPU can detect if one or more bits in the different new data registers are set. Each register bit represents a group of eight message objects. If at least one of the NewDat bits of these message objects are set, the corresponding bit in the new data X register will be set.

The new data X register (DCAN NWDAT X) is shown in [Figure 5-28](#).

**Figure 5-28. Transmission Request X Register (DCAN TXRQ X)**



LEGEND: R = Read only; -n = value after reset

**Example 1.** Bit 0 of the new data X register represents byte 0 of the new data 1 register. If one or more bits in this byte are set, bit 0 of the new data X register will be set.

### 5.14.1.12 New Data Registers (DCAN NWDAT12 to DCAN NWDAT78)

These registers hold the NewDat bits of the implemented message objects. By reading out these bits, the CPU can check for new data in the message objects. The NewDat bit of a specific message object can be set/reset by the CPU via the IF1/IF2 interface register sets, or by the message handler after reception of a data frame or after a successful transmission.

The new data registers (DCAN NWDAT12 to DCAN NWDAT78) are shown in [Table 5-22](#) and described in [Table 5-23](#).

**Table 5-22. New Data Registers (DCAN NWDAT12 to DCAN NWDAT78)**

Offset/Register	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
0x9C CAN NWDAT12	NewDat[32:17]															
	R-0															
	NewDat[16:1]															
	R-0															
0xA0 CAN NWDAT34	NewDat[64:49]															
	R-0															
	NewDat[48:33]															
	R-0															
0xA4 CAN NWDAT56	NewDat[96:81]															
	R-0															
	NewDat[80:65]															
	R-0															
0xA8 CAN NWDAT78	NewDat[128:113]															
	R-0															
	NewDat[112:97]															
	R-0															

LEGEND: R = Read only; -n = value after reset

**Table 5-23. New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) Field Descriptions**


Bit	Field	Value	Description
31-0	NewDat[128:1]	0	New Data Bits (for all message objects)
		0	No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.
		1	The message handler or the CPU has written new data into the data portion of this message object.

### 5.14.1.13 Interrupt Pending X Register (DCAN INTPND X)

With the interrupt pending X register, the CPU can detect if one or more bits in the different interrupt pending registers are set. Each bit of this register represents a group of eight message objects. If at least one of the IntPnd bits of these message objects are set, the corresponding bit in the interrupt pending X register will be set.

The interrupt pending X register (DCAN INTPND X) is shown in [Figure 5-29](#).

**Figure 5-29. Interrupt Pending X Register (DCAN INTPND X)**



LEGEND: R = Read only; -n = value after reset

**Example 2.** Bit 0 of the interrupt pending X register represents byte 0 of the interrupt pending 1 register. If one or more bits in this byte are set, bit 0 of the interrupt pending X register will be set.

### 5.14.1.14 Interrupt Pending Registers (DCAN INTPND12 to DCAN INTPND78)

These registers hold the IntPnd bits of the implemented message objects. By reading out these bits, the CPU can check for pending interrupts in the message objects. The IntPnd bit of a specific message object can be set/reset by the CPU via the IF1/IF2 interface register sets, or by the message handler after a reception or a successful transmission.

The interrupt pending registers (DCAN INTPND12 to DCAN INTPND78) are shown in [Table 5-24](#) and described in [Table 5-25](#).

**Table 5-24. New Data Registers (DCAN NWDAT12 to DCAN NWDAT78)**

Offset/Register	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
0xB0 CAN INTPND12	IntPnd[32:17]															
	R-0															
	IntPnd[16:1]															
	R-0															
0xB4 CAN INTPND34	IntPnd[64:49]															
	R-0															
	IntPnd[48:33]															
	R-0															
0xB8 CAN INTPND56	IntPnd[96:81]															
	R-0															
	IntPnd[80:65]															
	R-0															
0xBC CAN INTPND78	IntPnd[128:113]															
	R-0															
	IntPnd[112:97]															
	R-0															

LEGEND: R = Read only; -n = value after reset

**Table 5-25. New Data Registers (DCAN NWDAT12 to DCAN NWDAT78) Field Descriptions**


Bit	Field	Value	Description
31-0	IntPnd[128:1]		Interrupt Pending Bits (for all message objects)
		0	This message object is not the source of an interrupt.
		1	This message object is the source of an interrupt.

**5.14.1.15 Message Valid X Register (DCAN MSGVAL X)**

With the message valid X register, the CPU can detect if one or more bits in the different message valid registers are set. Each bit of this register represents a group of eight message objects. If at least one of the MsgVal bits of these message objects are set, the corresponding bit in the message valid X register will be set.

The message valid X register (DCAN MSGVAL X) is shown in [Figure 5-30](#).

**Figure 5-30. Message Valid X Register (DCAN MSGVAL X)**



LEGEND: R = Read only; -n = value after reset

**Example 3.** Bit 0 of the message valid X register represents byte 0 of the message valid 1 register. If one or more bits in this byte are set, bit 0 of the message valid X register will be set.

### 5.14.1.16 Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78)

These registers hold the MsgVal bits of the implemented message objects. By reading out these bits, the CPU can check which message objects are valid. The MsgVal bit of a specific message object can be set/reset by the CPU via the IF1/IF2 interface register sets, or by the message handler after a reception or a successful transmission.

The message valid registers (DCAN MSGVAL12 to MSGVAL78) is shown in [Table 5-26](#) and described in [Table 5-27](#).

**Table 5-26. Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78)**

Offset/Register	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
0xC4 CAN MSGVAL12	MsgVal[32:17]															
	R-0															
	MsgVal[16:1]															
	R-0															
0xC8 CAN MSGVAL34	MsgVal[64:49]															
	R-0															
	MsgVal[48:33]															
	R-0															
0xCC CAN MSGVAL56	MsgVal[96:81]															
	R-0															
	MsgVal[80:65]															
	R-0															
0xD0 CAN MSGVAL78	MsgVal[128:113]															
	R-0															
	MsgVal[112:97]															
	R-0															

LEGEND: R = Read only; -n = value after reset

**Table 5-27. Message Valid Registers (DCAN MSGVAL12 to DCAN MSGVAL78) Field Descriptions**

Bit	Field	Value	Description
31-0	MsgVal[128:1]		Message valid bits (for all message objects)
		0	This message object is ignored by the message handler.
		1	This message object is configured and will be considered by the message handler.



### 5.14.1.17 Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78)

The IntMux flag determine for each message object, which of the two interrupt lines (DCAN0INT or DCAN1INT) will be asserted when the IntPnd of this message object is set. Both interrupt lines can be globally enabled or disabled by setting or clearing IE0 and IE1 bits in CAN control register.

The IntPnd bit of a specific message object can be set or reset by the CPU via the IF1/IF2 interface register sets, or by message handler after reception or successful transmission of a frame. This will also affect the Int0ID resp Int1ID flags in the interrupt register.

The interrupt multiplexer registers are shown in [Table 5-28](#) and described in [Table 5-29](#).

**Table 5-28. Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78)**

Offset/Register	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
0xD8 CAN INTMUX12	IntMux[32:17]															
	R-0															
	IntMux[16:1]															
	R-0															
0xDC CAN INTMUX34	IntMux[64:49]															
	R-0															
	IntMux[48:33]															
	R-0															
0xE0 CAN INTMUX56	IntMux[96:81]															
	R-0															
	IntMux[80:65]															
	R-0															
0xE4 CAN INTMUX78	IntMux[128:113]															
	R-0															
	IntMux[112:97]															
	R-0															

LEGEND: R = Read only; -n = value after reset

**Table 5-29. Interrupt Multiplexer Registers (DCAN INTMUX12 to DCAN INTMUX78) Field Descriptions**

Bit	Field	Value	Description
31-0	IntMux[128:1]		Multiplexes IntPnd value to either DCAN0INT or DCAN1INT interrupt lines (for all message objects)
		0	DCAN0INT line is active if corresponding IntPnd flag is one.
		1	DCAN1INT line is active if corresponding IntPnd flag is one.

### 5.14.1.18 IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD)

The IF1/IF2 Command Register (DCAN IF1CMD, DCAN IF2CMD) configure and initiate the transfer between the IF1/IF2 register sets and the message RAM. It is configurable which portions of the message object should be transferred.

A transfer is started when the CPU writes the message number to bits [7:0] of the IF1/IF2 command register. With this write operation, the Busy bit is automatically set to '1' to indicate that a transfer is in progress.

After 4 to 14 OCP clock cycles, the transfer between the interface register and the message RAM will be completed and the Busy bit is cleared. The maximum number of cycles is needed when the message transfer concurs with a CAN message transmission, acceptance filtering, or message storage.

If the CPU writes to both IF1/IF2 command registers consecutively (request of a second transfer while first transfer is still in progress), the second transfer will start after the first one has been completed.

The IF1/IF2 command registers are shown in [Figure 5-31](#) and [Figure 5-32](#) and described in [Table 5-30](#).

**NOTE:** While Busy bit is one, IF1/IF2 register sets are write protected.

**NOTE:** For debug support, the auto clear functionality of the IF1/IF2 command registers (clear of DMAactive flag by r/w) is disabled during Debug/Suspend mode.

**NOTE:** If an invalid Message Number is written to bits [7:0] of the IF1/IF2 command register, the message handler may access an implemented (valid) message object instead.

**Figure 5-31. IF1 Command Registers (DCAN IF1CMD)**

31				24		23	22	21	20	19	18	17	16		
Reserved								WR/RD	Mask	Arb	Control	Clr IntPnd	TxRqst/ New-Dat	Data A	Data B
R-0								R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0
15		14		13		8		7						0	
Busy	DMA active	Reserved				Message Number									
R-0	R/WP/C-0	R-0				R/WP-0x1									

LEGEND: R = Read only; WP = Write protected (protected by busy bit); C = Clear by IF1 access; -n = value after reset

**Figure 5-32. IF2 Command Registers (DCAN IF2CMD)**

31				24		23	22	21	20	19	18	17	16		
Reserved								WR/RD	Mask	Arb	Control	Clr IntPnd	TxRqst/ New-Dat	Data A	Data B
R-0								R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0	R/WP-0
15		14		13		8		7						0	
Busy	DMA active	Reserved				Message Number									
R-0	R/WP/C-0	R-0				R/WP-0x1									

LEGEND: R = Read only; WP = Write protected (protected by busy bit); C = Clear by IF2 access; -n = value after reset

**Table 5-30. IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	These bits are always read as 0. Writes have no effect.
23	WR/RD	0 1	Write/Read 0 Direction = Read: Transfer direction is from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 register set. 1 Direction = Write: Transfer direction is from the IF1/IF2 register set to the message object addressed by Message Number (Bits [7:0]).
22	Mask	0 1	Access mask bits 0 Mask bits will not be changed 1 Direction = Read: The mask bits (identifier mask + MDir + MXtd) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the IF1/IF2 register set. Direction = Write: The mask bits (identifier mask + MDir + MXtd) will be transferred from the IF1/IF2 register set to the message object addressed by Message Number (Bits [7:0]).
21	Arb	0 1	Access arbitration bits 0 Arbitration bits will not be changed 1 Direction = Read: The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 register set. Direction = Write: The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1/IF2 register set to the message object addressed by Message Number (Bits [7:0]).
20	Control	0 1	Access control bits 0 Control bits will not be changed 1 Direction = Read: The message control bits will be transferred from the message object addressed by message number (Bits [7:0]) to the IF1/IF2 registerset. Direction = Write: The message control bits will be transferred from the IF1/IF2 registerset to the message object addressed by message number (Bits [7:0]). If the TxRqst/NewDat bit in this register(Bit [18]) is set, the TxRqst/ NewDat bit in the IF1/IF2 message control register will be ignored.
19	ClrIntPnd	0 1	Clear interrupt pending bit 0 IntPnd bit will not be changed 1 Direction = Read: Clears IntPnd bit in the message object. Direction = Write: This bit is ignored. Copying of IntPnd flag from IF1/IF2 Registers to message RAM can only be controlled by the control flag (Bit [20]).
18	TxRqst/NewDat	0 1	Access transmission request bit 0 Direction = Read: NewDat bit will not be changed. Direction = Write: TxRqst/NewDat bit will be handled according to the control bit. 1 Direction = Read: Clears NewDat bit in the message object. Direction = Write: Sets TxRqst/NewDat in message object. Note: If a CAN transmission is requested by setting TxRqst/NewDat in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in IF1/IF2 message control Register. Note: A read access to a message object can be combined with the reset of the control bits IntPnd and NewDat. The values of these bits transferred to the IF1/IF2 message control register always reflect the status before resetting them.
17	Data A	0 1	Access Data Bytes 0-3 0 Data Bytes 0-3 will not be changed. 1 Direction = Read: The data bytes 0-3 will be transferred from the message object addressed by the Message Number (Bits [7:0]) to the corresponding IF1/IF2 registerset. Direction = Write: The data bytes 0-3 will be transferred from the IF1/IF2 registerset to the message object addressed by the Message Number (Bits [7:0]). Note: The duration of the message transfer is independent of the number of bytes to be transferred.

**Table 5-30. IF1/IF2 Command Registers (DCAN IF1CMD, DCAN IF2CMD) Field Descriptions (continued)**

Bit	Field	Value	Description
16	Data B	0 1	Access Data Bytes 4-7 Data Bytes 4-7 will not be changed. Direction = Read: The data bytes 4-7 will be transferred from the message object addressed by Message Number (Bits [7:0]) to the corresponding IF1/IF2 registerset. Direction = Write: The data bytes 4-7 will be transferred from the IF1/IF2 registerset to the message object addressed by message number (Bits [7:0]). Note: The duration of the message transfer is independent of the number of bytes to be transferred.
15	Busy	0 1	Busy flag No transfer between IF1/IF2 register set and message RAM is in progress. Transfer between IF1/IF2 register set and message RAM is in progress. This bit is set to one after the message number has been written to bits [7:0]. IF1/IF2 register set will be write protected. The bit is cleared after read/write action has been finished.
14	DMAactive	0 1	Activation of DMA feature for subsequent internal IF1/IF2 update DMA request line is independent of IF1/IF2 activities. DMA is requested after completed transfer between IF1/IF2 register set and message RAM. The DMA request remains active until the first read or write to one of the IF1/IF2 registers; an exception is a write to Message Number (Bits [7:0]) when DMAactive is one. Note: Due to the auto reset feature of the DMAactive bit, this bit has to be set for each subsequent DMA cycle separately.
13-8	Reserved	0	These bits are always read as 0. Writes have no effect.
7-0	Message Number	0x00 0x01- 0x80 0x81- 0xFF	Number of message object in message RAM which is used for data transfer Invalid message number Valid message numbers Invalid message numbers

### 5.14.1.19 IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK)

The bits of the IF1/IF2 mask registers mirror the mask bits of a message object. The function of the relevant message objects bits is described in *Structure of Message Objects*.

The IF1/IF2 mask registers (DCAN IF1MSK, DCAN IF2MSK) are shown in [Figure 5-33](#) and [Figure 5-34](#) and described in [Table 5-31](#).

**NOTE:** While Busy bit of IF1/IF2 command register is one, IF1/IF2 register set is write protected.

**Figure 5-33. IF1 Mask Register (DCAN IF1MSK)**

31	30	29	28	16
MXtd	MDir	Rsvd	Msk[28:16]	
R/WP- 1	R/WP- 1	R-1	R/WP-0x1FFF	
15	Msk[15:0]			0
R/WP-0xFFFF				

LEGEND: R = Read only; WP = Write protected (protected by busy bit); -n = value after reset

**Figure 5-34. IF2 Mask Register (DCAN IF2MSK)**

31	30	29	28	16
MXtd	MDir	Rsvd	Msk[28:16]	
R/WP- 1	R/WP- 1	R-1	R/WP-0x1FFF	
15	Msk[15:0]			0
R/WP-0xFFFF				

LEGEND: R = Read only; WP = Write protected (protected by busy bit); -n = value after reset

**Table 5-31. IF1/IF2 Mask Registers (DCAN IF1MSK, DCAN IF2MSK) Field Descriptions**

Bit	Field	Value	Description
31	MXtd	0	The extended identifier bit (IDE) has no effect on the acceptance filtering.
		1	The extended identifier bit (IDE) is used for acceptance filtering.  When 11-bit ("standard") identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered.
30	MDir	0	The message direction bit (Dir) has no effect on the acceptance filtering.
		1	The message direction bit (Dir) is used for acceptance filtering.
29	Reserved	0	These bits are always read as 0. Writes have no effect.
28-0	Msk[28:0]	0	The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care).
		1	The corresponding bit in the identifier of the message object is used for acceptance filtering.

### 5.14.1.20 IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB)

The bits of the IF1/IF2 arbitration registers mirror the arbitration bits of a message object. The function of the relevant message objects bits is described in *Structure of Message Objects*.

The IF1/IF2 arbitration registers (DCAN IF1ARB, DCAN IF2ARB) are shown in [Figure 5-35](#) and [Figure 5-36](#) and described in [Table 5-32](#).

**NOTE:** While Busy bit of IF1/IF2 command register is one, IF1/IF2 register set is write protected.

**Figure 5-35. IF1 Arbitration Register (DCAN IF1ARB)**

31	30	29	28	16
MsgVal 	Xtd	Dir	ID[28:16]	
R/WP- 0	R/WP- 0	R/WP- 0	R/WP-0	
15				0
ID[15:0]				
R/WP-0				

LEGEND: R = Read only; WP = Write protected (protected by busy bit); -n = value after reset

**Figure 5-36. IF2 Arbitration Register (DCAN IF2ARB)**

31	30	29	28	16
MsgVal 	Xtd	Dir	ID[28:16]	
R/WP- 0	R/WP- 0	R/WP- 0	R/WP-0	
15				0
ID[15:0]				
R/WP-0				

LEGEND: R = Read only; WP = Write protected (protected by busy bit); -n = value after reset

**Table 5-32. IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB) Field Descriptions**

Bit	Field	Value	Description
31	MsgVal	0	The message object is ignored by the message handler.
		1	The message object is to be used by the message handler.  The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN control register. This bit must also be reset before the identifier ID[28:0], the control bits Xtd, Dir or DLC[3:0] are modified, or if the messages object is no longer required.
30	Xtd	0	The 11-bit ("standard") Identifier is used for this message object.
		1	The 29-bit ("extended") Identifier is used for this message object.
29	Dir	0	Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, this message is stored in this message object.
		1	Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1).

**Table 5-32. IF1/IF2 Arbitration Registers (DCAN IF1ARB, DCAN IF2ARB) Field Descriptions (continued)**

Bit	Field	Value	Description
28-0	ID[28:0]		Message identifier
		ID[28:0]	29-bit identifier (extended frame)
		ID[28:1 8]	11-bit identifier (standard frame)

The Arbitration bits ID[28:0], Xtd, and Dir are used to define the identifier and type of outgoing messages and (together with the mask bits Msk[28:0], MXtd, and MDir) for acceptance filtering of incoming messages.

A received message is stored into the valid message object with matching identifier and Direction = receive (data frame) or Direction = transmit (remote frame).

Extended frames can be stored only in message objects with Xtd = one, standard frames in message objects with Xtd = zero.

If a received message (data frame or remote frame) matches more than one valid message objects, it is stored into the one with the lowest message number.


### 5.14.1.21 IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL)

The bits of the IF1/IF2 message control registers mirror the message control bits of a message object. The function of the relevant message objects bits is described in *Structure of Message Objects*.

The IF1/IF2 message control registers (DCAN IF1MCTL, DCAN IF2MCTL) are shown in [Figure 5-37](#) and [Figure 5-38](#) and described in [Table 5-33](#).


**NOTE:** While Busy bit of IF1/IF2 command register is one, IF1/IF2 register set is write protected.

**Figure 5-37. IF1 Message Control Register (DCAN IF1MCTL)**



LEGEND: R = Read only; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 5-38. IF2 Message Control Register (DCAN IF2MCTL)**



LEGEND: R = Read only; WP = Protected Write (protected by Busy bit); -n = value after reset

**Table 5-33. IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	These bits are always read as 0. Writes have no effect.
15	NewDat	0	No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.
		1	The message handler or the CPU has written new data into the data portion of this message object.
14	MsgLst	0	Message lost (only valid for message objects with direction = receive) No message lost since the last time when this bit was reset by the CPU.
		1	The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.
13	IntPnd	0	Interrupt pending This message object is not the source of an interrupt.
		1	This message object is the source of an interrupt. The Interrupt Identifier in the interrupt register will point to this message object if there is no other interrupt source with higher priority.
12	UMask	0	Use acceptance mask Mask ignored
		1	Use mask (Msk[28:0], MXtd, and MDir) for acceptance filtering If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.



**Table 5-33. IF1/IF2 Message Control Registers (DCAN IF1MCTL, DCAN IF2MCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
11	TxIE	0	Transmit interrupt enable IntPnd will not be triggered after the successful transmission of a frame.
		1	IntPnd will be triggered after the successful transmission of a frame.
10	RxIE	0	Receive interrupt enable IntPnd will not be triggered after the successful reception of a frame.
		1	IntPnd will be triggered after the successful reception of a frame.
9	RmtEn	0	Remote enable At the reception of a remote frame, TxRqst is not changed.
		1	At the reception of a remote frame, TxRqst is set.
8	TxRqst	0	Transmit request This message object is not waiting for a transmission.
		1	The transmission of this message object is requested and is not yet done.
7	EoB	0	End of Block The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block.
		1	The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.
6-4	Reserved	0	These bits are always read as 0. Writes have no effect.
3-0	DLC[3:0]		Data length code
		0-8	Data frame has 0-8 data bits.
		9-15	Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.

**5.14.1.22 IF1/IF2 Data A and Data B Registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB)**

The data bytes of CAN messages are stored in the IF1/IF2 registers in the following order:

1. In a CAN data frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received.
2. In CAN's serial bit stream, the MSB of each byte will be transmitted first.

The IF1/IF2 data A and data B registers (DCAN IF1DATA/DATB, DCAN IF2DATA/DATB) registers are shown in [Figure 5-39](#), [Figure 5-40](#), [Figure 5-41](#) and [Figure 5-42](#).

**Figure 5-39. IF1 Data A Register (DCAN IF1DATA)**

31	24	23	16
Data 3			Data 2
R/WP-0			R/WP-0
15	8	7	0
Data 1			Data 0
R/WP-0			R/WP-0

LEGEND: R = Read only; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 5-40. IF1 Data B Register (DCAN IF1DATA)**

31	24	23	16
Data 7			Data 6
R/WP-0			R/WP-0
15	8	7	0
Data 5			Data 4
R/WP-0			R/WP-0

LEGEND: R = Read only; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 5-41. IF2 Data A Register (DCAN IF2DATA)**

31	24	23	16
Data 7			Data 6
R/WP-0			R/WP-0
15	8	7	0
Data 5			Data 4
R/WP-0			R/WP-0

LEGEND: R = Read only; WP = Protected Write (protected by Busy bit); -n = value after reset

**Figure 5-42. IF2 Data B Register (DCAN IF2DATA)**

31	24	23	16
Data 7			Data 6
R/WP-0			R/WP-0
15	8	7	0
Data 5			Data 4
R/WP-0			R/WP-0

LEGEND: R = Read only; WP = Protected Write (protected by Busy bit); -n = value after reset

**5.14.1.23 IF3 Observation Register (DCAN IF3OBS)**

The IF3 register set can automatically be updated with received message objects without the need to initiate the transfer from message RAM by CPU (Additional information can be found in *Structure of Message Objects*).

The observation flags (Bits [4:0]) in the IF3 observation register are used to determine, which data sections of the IF3 interface register set have to be read in order to complete a DMA read cycle. After all marked data sections are read, the DCAN is enabled to update the IF3 interface register set with new data.

Any access order of single bytes or half-words is supported. When using byte or half-word accesses, a data section is marked as completed, if all bytes are read.

**NOTE:** If IF3 Update Enable is used and no Observation flag is set, the corresponding message objects will be copied to IF3 without activating the DMA request line and without waiting for DMA read accesses.

A write access to this register aborts a pending DMA cycle by resetting the DMA line and enables updating of IF3 interface register set with new data. To avoid data inconsistency, the DMA controller should be disabled before reconfiguring IF3 observation register.


The status of the current read-cycle can be observed via status flags (Bits [12:8]).

If an interrupt line is available for IF3, an interrupt will be generated by IF3Upd flag. See the device-specific data sheet for the availability of this interrupt source.

With this interrupt, the observation status bits and the IF3Upd bit could be used by the application to realize the notification about new IF3 content in polling or interrupt mode.

The IF3 observation register (DCAN IF3OBS) is shown in [Figure 5-43](#) and described in [Table 5-34](#).

**Figure 5-43. IF3 Observation Register (DCAN IF3OBS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 5-34. IF3 Observation Register (DCAN IF3OBS) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	These bits are always read as 0. Writes have no effect.
15	IF3 Upd	0	No new data has been loaded since last IF3 read.
		1	New data has been loaded since last IF3 read.
14-13	Reserved	0	These bits are always read as 0. Writes have no effect.
12	IF3 SDB	0	All Data B bytes are already read out, or are not marked to be read.
		1	Data B section has still data to be read out.
11	IF3 SDA	0	All Data A bytes are already read out, or are not marked to be read.
		1	Data A section has still data to be read out.

**Table 5-34. IF3 Observation Register (DCAN IF3OBS) Field Descriptions (continued)**

Bit	Field	Value	Description
10	IF3 SC		IF3 Status of control bits read access
		0	All control section bytes are already read out, or are not marked to be read.
		1	Control section has still data to be read out.
9	IF3 SA		IF3 Status of Arbitration data read access
		0	All Arbitration data bytes are already read out, or are not marked to be read.
		1	Arbitration section has still data to be read out.
8	IF3 SM		IF3 Status of Mask data read access
		0	All mask data bytes are already read out, or are not marked to be read.
		1	Mask section has still data to be read out.
7-5	Reserved	0	These bits are always read as 0. Writes have no effect.
4	DataB		Data B read observation
		0	Data B section has not to be read.
		1	Data B section has to be read to enable next IF3 update.
3	DataA		Data A read observation
		0	Data A section has not to be read.
		1	Data A section has to be read to enable next IF3 update.
2	Ctrl		Ctrl read observation
		0	Ctrl section has not to be read.
		1	Ctrl section has to be read to enable next IF3 update.
1	Arb		Arbitration data read observation
		0	Arbitration data has not to be read.
		1	Arbitration data has to be read to enable next IF3 update.
0	Mask		Mask data read observation
		0	Mask data has not to be read.
		1	Mask data has to be read to enable next IF3 update.

### 5.14.1.24 IF3 Mask Register (DCAN IF3MSK)

The IF3 mask register (DCAN IF3MSK) is shown in [Figure 5-44](#) and described in [Table 5-35](#).

**Figure 5-44. IF3 Mask Register (DCAN IF3MSK)**

31	30	29	28	16
MXtd	MDir	Rsvd	Msk[28:16]	
R-1	R-1	R-1	R/WP-0x1FFF	
				0
Msk[15:0]				
R/WP-0xFFFF				

LEGEND: R = Read only; -n = value after reset


**Table 5-35. IF3 Mask Register (DCAN IF3MSK) Field Descriptions**

Bit	Field	Value	Description
31	MXtd	0	The extended identifier bit (IDE) has no effect on the acceptance filtering.
		1	The extended identifier bit (IDE) is used for acceptance filtering.  When 11-bit ("standard") identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28:18]. For acceptance filtering, only these bits together with mask bits Msk[28:18] are considered.
30	MDir	0	The message direction bit (Dir) has no effect on the acceptance filtering.
		1	The message direction bit (Dir) is used for acceptance filtering.
29	Reserved	0	These bits are always read as 0. Writes have no effect.
28-0	Msk[28:0]	0	Identifier Mask The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care).
		1	The corresponding bit in the identifier of the message object is used for acceptance filtering.

### 5.14.1.25 IF3 Arbitration Register (DCAN IF3ARB)

The IF3 arbitration register (DCAN IF3ARB) is shown in [Figure 5-45](#) and described in [Table 5-36](#).

**Figure 5-45. IF3 Arbitration Register (DCAN IF3ARB)**



LEGEND: R = Read only; WP = Write protected (protected by busy bit); -n = value after reset

**Table 5-36. IF3 Arbitration Register (DCAN IF3ARB) Field Descriptions**

Bit	Field	Value	Description
31	MsgVal	0 1	Message Valid  0 The message object is ignored by the message handler. 1 The message object is to be used by the message handler.  The CPU should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit Init in the CAN control register. This bit must also be reset before the identifier ID[28:0], the control bits Xtd, Dir or DLC[3:0] are modified, or if the messages object is no longer required.
30	Xtd	0 1	Extended Identifier  0 The 11-bit ("standard") Identifier is used for this message object. 1 The 29-bit ("extended") Identifier is used for this message object.
29	Dir	0 1	Message Direction  0 Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, this message is stored in this message object.  1 Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1).
28-0	ID[28:0]	ID[28:0] ID[28:18]	Message Identifier  ID[28:0] 29-bit Identifier ("extended frame") ID[28:18] 11-bit Identifier ("standard frame")

### 5.14.1.26 IF3 Message Control Register (DCAN IF3MCTL)

The IF3 message control register (DCAN IF3MCTL) is shown in [Figure 5-46](#) and described in [Table 5-37](#).

**Figure 5-46. IF3 Message Control Register (DCAN IF3MCTL)**

Reserved											31	16
R-0												
15	14	13	12	11	10	9	8	7	6	4	3	0
New Dat	Msg Lst	Int Pnd	UMask	TxIE	RxIE	Rmt En	Tx Rqst	EoB	Reserved			DLC[3:0]
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 5-37. IF3 Message Control Register (DCAN IF3MCTL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	These bits are always read as 0. Writes have no effect.
15	NewDat	0	No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the CPU.
		1	The message handler or the CPU has written new data into the data portion of this message object.
14	MsgLst	0	Message Lost (only valid for message objects with direction = receive) No message lost since the last time when this bit was reset by the CPU.
		1	The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten.
13	IntPnd	0	Interrupt Pending This message object is not the source of an interrupt.
		1	This message object is the source of an interrupt. The Interrupt Identifier in the interrupt register will point to this message object if there is no other interrupt source with higher priority.
12	UMask	0	Use Acceptance Mask Mask ignored
		1	Use mask (Msk[28:0], MXtd, and MDir) for acceptance filtering If the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one.
11	TxIE	0	Transmit Interrupt enable IntPnd will not be triggered after the successful transmission of a frame.
		1	IntPnd will be triggered after the successful transmission of a frame.
10	RxIE	0	Receive Interrupt enable IntPnd will not be triggered after the successful reception of a frame.
		1	IntPnd will be triggered after the successful reception of a frame.
9	RmtEn	0	Remote enable At the reception of a remote frame, TxRqst is not changed.
		1	At the reception of a remote frame, TxRqst is set.
8	TxRqst	0	Transmit Request This message object is not waiting for a transmission.
		1	The transmission of this message object is requested and is not yet done.
7	EoB	0	End of Block The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block.
		1	The message object is a single message object or the last message object in a FIFO Buffer Block. Note: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one.
6-4	Reserved	0	These bits are always read as 0. Writes have no effect.

**Table 5-37. IF3 Message Control Register (DCAN IF3MCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
3-0	DLC[3:0]	0-8 9-15	<p>Data Length Code</p> <p>Data frame has 0-8 data bits.</p> <p>Data frame has 8 data bytes.</p> <p>Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message.</p>



### 5.14.1.27 IF3 Data A and Data B Registers (DCAN IF3DATA/DATB)

The data bytes of CAN messages are stored in the IF3 registers in the following order.

In a CAN data frame, Data 0 is the first, and Data 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte will be transmitted first.

The IF3 data A and data B registers (DCAN IF3DATA/DATB) are shown in [Figure 5-47](#) and [Figure 5-48](#).

**Figure 5-47. IF3 Data A Register (DCAN IF3DATA)**

31	24	23	16
Data 3		Data 2	
R-0		R-0	
15	8	7	0
Data 1		Data 0	
R-0		R-0	

LEGEND: R = Read only; -n = value after reset

**Figure 5-48. IF3 Data A Register (DCAN IF3DATB)**

31	24	23	16
Data 7		Data 6	
R-0		R-0	
15	8	7	0
Data 5		Data 4	
R-0		R-0	

LEGEND: R = Read only; -n = value after reset

### 5.14.1.28 Update Enable Registers (DCAN IF3UPD12 to IF3UPD78)

The automatic update functionality of the IF3 register set can be configured for each message object. A message object is enabled for automatic IF3 update, if the dedicated IF3UpdEn flag is set. This means that an active NewDat flag of this message object (e.g due to reception of a CAN frame) will trigger an automatic copy of the whole message object to IF3 register set.

The update enable registers (DCAN IF3UPD12 to IF3UPD78) are shown in [Table 5-38](#) and described in [Table 5-39](#).

**NOTE:** IF3 Update enable should not be set for transmit objects.

**Table 5-38. Update Enable Registers (DCAN IF3UPD12 to IF3UPD78)**

Offset/Register	31/ 15	30/ 14	29/ 13	29/ 12	27/ 11	26/ 10	25/ 9	24/ 8	23/ 7	22/ 6	21/ 5	20/ 4	19/ 3	18/ 2	17/ 1	16/ 0
0x160 CAN IF3UPD12	IF3UpdEn[32:17]															
	R/W-0															
	IF3UpdEn[16:1]															
	R/W-0															
0x164 CAN IF3UPD34	IF3UpdEn[64:49]															
	R/W-0															
	IF3UpdEn[48:33]															
	R/W-0															
0x168 CAN IF3UPD56	IF3UpdEn[96:81]															
	R/W-0															
	IF3UpdEn[80:65]															
	R/W-0															
0x16C CAN IF3UPD78	IF3UpdEn[128:113]															
	R/W-0															
	IF3UpdEn[112:97]															
	R/W-0															

LEGEND: R/W = Read/Write; -n = value after reset

**Table 5-39. Update Enable Registers (DCAN IF3UPD12 to IF3UPD78) Field Descriptions**

Bit	Field	Value	Description
31-0	IF3UpdEn[128:1]	0	IF3 Update Enabled (for all message objects) Automatic IF3 update is disabled for this message object.
		1	Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active.

### 5.14.1.29 CAN TX I/O Control Register (DCAN TIOC)

The CAN\_TX pin of the DCAN module can be used as general purpose IO pin if CAN function is not needed. The CAN TX I/O control register (DCAN TIOC) is shown in Figure 5-49 and described in Table 5-40.

**NOTE:** The values of the IO control registers are only writable if Init bit of the CAN control register is set.

**NOTE:** The OD, Func, Dir and Out bits of the CAN TX IO control register are forced to certain values when Init bit of CAN control register is reset (see bit descriptions).

**Figure 5-49. CAN TX I/O Control Register (DCAN TIOC)**

31	Reserved	19	PU	18	PD	17	OD	16
	R-0		R/W-D		R/W-D		R/WP-0	
15	Reserved	3	Func	2	Dir	1	Out	0
	R-0		R/WP-0		R/WP-0		R/WP-0	R-U

LEGEND: R/W = Read/Write; R = Read only; WP = Protected Write (protected by Init bit), U = Undefined; D = Device dependent; -n = value after reset

**Table 5-40. CAN TX I/O Control Register (DCAN TIOC) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	These bits are always read as 0. Writes have no effect.
18	PU	0 1	CAN_TX pull up/pull down select. This bit is only active when CAN_TX is configured to be an input. 0 CAN_TX pull down is selected, when pull logic is active (PD = 0). 1 CAN_TX pull up is selected, when pull logic is active(PD = 0).
17	PD	0 1	CAN_TX pull disable. This bit is only active when CAN_TX is configured to be an input. 0 CAN_TX pull is active 1 CAN_TX pull is disabled
16	OD	0 1	CAN_TX open drain enable. This bit is only active when CAN_TX is configured to be in GIO mode (TIOC.Func=0). 0 The CAN_TX pin is configured in push/pull mode. 1 The CAN_TX pin is configured in open drain mode. Forced to '0' if Init bit of CAN control register is reset.
15-4	Reserved	0	These bits are always read as 0. Writes have no effect.
3	Func	0 1	CAN_TX function. This bit changes the function of the CAN_TX pin 0 CAN_TX pin is in GIO mode. 1 CAN_TX pin is in functional mode (as an output to transmit CAN data). Forced to '1' if Init bit of CAN control register is reset.
2	Dir	0 1	CAN_TX data direction. This bit controls the direction of the CAN_TX pin when it is configured to be in GIO mode only (TIOC.Func=0) 0 The CAN_TX pin is an input. 1 The CAN_TX pin is an output Forced to '1' if Init bit of CAN control register is reset.

**Table 5-40. CAN TX I/O Control Register (DCAN TIOC) Field Descriptions (continued)**

Bit	Field	Value	Description
1	Out	0 1	CAN_TX data out write. This bit is only active when CAN_TX pin is configured to be in GIO mode (TIOC.Func = 0) and configured to be an output pin (TIOC.Dir = 1). The value of this bit indicates the value to be output to the CAN_TX pin.  The CAN_TX pin is driven to logic low The CAN_TX pin is driven to logic high  Forced to Tx output of the CAN core, if Init bit of CAN control register is reset.
0	In	0 1	CAN_TX data in  The CAN_TX pin is at logic low The CAN_TX pin is at logic high  Note: When CAN_TX pin is connected to a CAN transceiver, an external pullup resistor has to be used to ensure that the CAN bus will not be disturbed (e.g. while reset of the DCAN module).

### 5.14.1.30 CAN RX IO Control Register (DCAN RIOCI)

The CAN\_RX pin of the DCAN module can be used as general purpose IO pin if CAN function is not needed. The CAN RX I/O control register (DCAN RIOCI) is shown in [Figure 5-50](#) and described in [Table 5-41](#).

**NOTE:** The values of the IO control registers are writable only if Init bit of CAN control register is set.

**NOTE:** The OD, Func and Dir bits of the CAN RX IO control register are forced to certain values when the Init bit of CAN control register is reset (see bit descriptions).

**Figure 5-50. CAN RX IO control register (DCAN RIOCI)**

31	Reserved	19	PU	18	PD	17	OD	16
	R-0			R/W-D	R/W-D		R/WP-0	
15	Reserved	3	Func	2	Dir	1	Out	0
	R-0		R/WP-0	R/WP-0	R/WP-0		R-U	

LEGEND: R/W = Read/Write; R = Read only; WP = Protected Write (protected by Init bit), U = Undefined; D = Device dependent; -n = value after reset

**Table 5-41. CAN RX IO Control Register (DCAN RIOCI) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	These bits are always read as 0. Writes have no effect.
18	PU	0 1	CAN_RX pull up/pull down select. This bit is only active when CAN_RX is configured to be an input. 0 CAN_RX pull down is selected, when pull logic is active (PD = 0). 1 CAN_T=RX pull up is selected, when pull logic is active(PD = 0).
17	PD	0 1	CAN_RX pull disable. This bit is only active when CAN_TX is configured to be an input. 0 CAN_RX pull is active 1 CAN_RX pull is disabled
16	OD	0 1	CAN_RX open drain enable. This bit is only active when CAN_RX is configured to be in GIO mode (TIOC.Func=0). 0 The CAN_RX pin is configured in push/pull mode. 1 The CAN_RX pin is configured in open drain mode. Forced to '0' if Init bit of CAN control register is reset.
15-4	Reserved	0	These bits are always read as 0. Writes have no effect.
3	Func	0 1	CAN_RX function. This bit changes the function of the CAN_RX pin 0 CAN_RX pin is in GIO mode. 1 CAN_RX pin is in functional mode (as an output to transmit CAN data). Forced to '1' if Init bit of CAN control register is reset.
2	Dir	0 1	CAN_RX data direction. This bit controls the direction of the CAN_RX pin when it is configured to be in GIO mode only (TIOC.Func=0) 0 The CAN_RX pin is an input. 1 The CAN_RX pin is an output Forced to '1' if Init bit of CAN control register is reset.

**Table 5-41. CAN RX IO Control Register (DCAN RIOC) Field Descriptions (continued)**

Bit	Field	Value	Description
1	Out	0 1	CAN_RX data out write. This bit is only active when CAN_RX pin is configured to be in GIO mode (TIOC.Func = 0) and configured to be an output pin (TIOC.Dir = 1). The value of this bit indicates the value to be output to the CAN_RX pin.  The CAN_RX pin is driven to logic low The CAN_RX pin is driven to logic high  Forced to Tx output of the CAN core, if Init bit of CAN control register is reset.
0	In	0 1	CAN_RX data in  The CAN_RX pin is at logic low The CAN_RX pin is at logic high  Note: When CAN_RX pin is connected to a CAN transceiver, an external pullup resistor has to be used to ensure that the CAN bus will not be disturbed (e.g. while reset of the DCAN module).

**DMM/TILER**

This chapter describes the Dynamic Memory Manager (DMM) and its Tiling and Isometric Lightweight Engine for Rotation (TILER) submodule.

Topic	Page
<b>6.1 Introduction</b> .....	<b>930</b>
<b>6.2 Architecture</b> .....	<b>933</b>
<b>6.3 Use Case</b> .....	<b>968</b>
<b>6.4 DMM/TILER Registers</b> .....	<b>983</b>

## 6.1 Introduction

### 6.1.1 Overview

This section describes the Dynamic Memory Manager (DMM) and its Tiling and Isometric Lightweight Engine for Rotation (TILER) submodule.

As shown in [Figure 6-1](#), the DMM is located in front to the SDRAM controllers and thus interfaces to the memory accesses generated by all the initiators.

The dynamic memory manager (DMM), is a module aimed at managing – in a broad sense – various aspects of memory accesses such as:

- Initiator-indexed priority generation
- Multizone SDRAM memory interleaving configuration
- Block object transfer optimization – tiling and sub-tiling
- Centralized low-latency page translation – MMU-like feature

The dynamic qualifier for memory management highlights the software configuration ability – and hence the run-time nature – of the four aspects of memory management handled by the DMM.


On a functional perspective, the role of the DMM is to:

- add initiator-based priority to any incoming requests
- perform to-and-fro tiling conversions of "tiled" requests
- provide an optional low-latency page-based translation to handle memory fragmentation - MMU
- distribute the traffic on both the attached memory controllers according to the interleaving configuration

The TILER is a submodule within the DMM aimed at efficient handling of two dimensional data, such as video/graphics accesses for HDVICP2, by the use of tiled format.

- optionally managing the memory fragmentation and zero-copy physical frame buffers swapping through a page-grained translation
- making on-the-fly, zero overhead transforms, such as 90°, 180°, or 270° rotations, with either a horizontal or vertical reflection

**Figure 6-1. DMM Integration**





### 6.1.2 Features


- Special low latency interconnect port. ELLA, only for Cortex™-A8 accesses.
- Ability to interleave the DDR data between two EMIF banks, using the programmable multi-zone DRAM memory mapping . This increases the memory throughput by a factor of 2. Up-to four unique memory sections supported.
- Programmable Initiator based request priority extension, for up to 16 Initiator groups.
- Support for address translations of tiled data, on a 4KB page granularity using the PAT. This helps manage memory fragmentation.
- Two internal address lookup tables (LUT), each with 256x128 entries. Four refill engines to program the LUTs, with automatic synchronized reload.
- Supports up to 4 unique PAT views.

### 6.1.3 Functional Block Diagram

Figure 6-2 shows the DMM macro architecture. The DMM consists of six blocks:

- A Priority Extension Generator (PEG) to generate priorities required by the SDRAM controller, note that these priorities are not used in the DMM
- One Extra Low Latency Access (ELLA), having its own interconnect slave port, for providing lower latency accesses to the memory
- A Local Interconnect and Synchronization Agent (LISA) to synchronize all DMM subsystems and provide access to their configuration registers
- A Physical Address Translator (PAT) for managing the memory fragmentation
- Two Re-Ordering Buffer and Initiator Nodes (ROBIN), having each their own interconnect master port, to initiate requests to the SDRAM controller and allow tiled data, tiled response and split response reconstruction. The ROBIN block is only managing the re-ordering buffer and performing the data re-ordering due to the orientation.
- Two Tiling and Isometric Lightweight Engine for Rotation (TILER), having each their own interconnect slave port, for converting requests to-and-fro between the input virtual addressing mode and the output physical tiled addressing mode. Note that, the tiling conversions of requests, write data and responses is fully performed in the TILER blocks.

**Figure 6-2. DMM Block Diagram**



### 6.1.4 Terminologies and Acronyms Used in this Document

The following is a brief explanation of some terms used in this document:

**bpp**— Bits per pixel

**DMM**— Dynamic Memory Manager

**ELLA**— Extra Low Latency Access

**GB, GiB**— Both imply Giga Byte

**Initiator**— A node inside the Device and is either a CPU, peripheral or DMA engine, which can be internal bus Master. Each initiator is identified by a ConnID (Connection ID). With a limit of only 16 ConnIDs, some of the Initiators are grouped together with same ConnID.

**Interlaced**— Qualifier for accesses skipping one line every line

**IVA**— Image Video Accelerator. Also called HDVICP2, IVA\_HD.

**LISA**— Local Interconnect and Synchronisation Agent

**KB, KiB**— Both imply Kilo Byte

**LUT**— Look Up Table

**MMU**— Memory Management Unit

**MPU**— Main Processing Unit. For this device, it is Cortex™-A8

**PAT**— Physical Address Translator

**PEG**— Priority Extension Generator

**Progressive**— Qualifier for line-by-line accesses

**ROBIN**— Re-Ordering Buffer and Initiator Node

**Tiled access**— 1D or 2D Access to the tiled area, where the image data is read and written in two dimensional format, to improve the efficiency of accesses of 2D accesses, example image macro block. TILER Tiling and Isometric Lightweight Engine for Rotation 1D access A simple linear read or write access request. The DMM responds with read/write from/to the contiguous memory starting with address specified in the request.

**2D access**— HDVICP2 and HD\_VPSS, can generate a special access to 2D image buffers, with read/write request, with Height and Width information. The DMM-TILER decodes the access type based on the Height, width and address, and responds with read/write from/to data in the physical memory, which has been co-located, with sub-tile granularity.

## 6.2 Architecture

### 6.2.1 DMM Functional Description

#### 6.2.1.1 Priority Extension Generator (PEG)

The priority extension generator (PEG) is a dynamic software-programmable initiator-indexed table of priorities. Its unique role is to generate priorities for each access forwarded by the DMM to the SDRAM controller. For initiators that do not generate their own per-transaction priority, the priority value that is programmed in the table, will be assigned to all SDRAM accesses generated by that initiator. These priorities are not used by the DMM, for internal arbitrations.

The 16 priority entries are software-programmable with DMM\_PEG\_PRI00 (for the first eight entries of the ConnID table) and DMM\_PEG\_PRI01 (for the last eight entries) registers and set on a 3-bit scale, ranging from values 0-7, with Priority=0, being the highest priority.

When a request is passed to the SDRAM controller, the priority from the corresponding DMM\_PEG\_PRI0x field for an initiator is passed to SDRAM. However, for HD\_VPSS, the peripheral itself generates a priority. The DMM\_PEG\_PRI0x field for HD\_VPSS is bypassed and the priority indicated by HD\_VPSS access is sent to SDRAM controller.

#### 6.2.1.2 ELLA

The Extra Low Latency Access (ELLA) of the DMM is a simple interface port for all accesses made by Cortex™-A8. As the name suggests, this interface is simplified to reduce latency to the request from Cortex™-A8. In this respect, the ELLA block:

- Is limited to 1D bursts only
- Is not capable of performing tiling conversions
- Does not interact with the PAT block

The ELLA block main role is to split incoming requests at DMM atomic unit boundaries to ensure that requests sent to the SDRAM controller fit in a single SDRAM page. More precisely, the ELLA block is responsible for:

- Allocating an internal response context to timely generate the appropriate responses
- Splitting the incoming requests at DMM atomic section boundaries
- Requesting internal buffer allocation in the appropriate ROBIN
- In case of a write request, allocating and updating an internal write context to subsequently direct the incoming write data into the relevant re-ordering buffer

---

**NOTE:** In the Device, Cortex™-A8 accesses in the system address space of 8000 0000h-FFFF FFFFh, are only routed through ELLA port. Accesses made by Cortex™-A8, in the all four tiled modes, including Paged mode, will be routed through the TILER ports, thus not getting benefit of lower latency of the ELLA port.

ELLA sub-module is not software configurable.

---

#### 6.2.1.3 LISA

The Local Interconnect and Synchronisation Agent (LISA) is a hardware interconnect module, aimed at setting priorities, managing tags and memory mapping. LISA maps the system addresses on the incoming DMM requests to the SDRAM addresses, as per the LISA sections programming.

LISA interconnect routes:

1. ELLA and TILER requests on the ROBIN initiator nodes.
2. ELLA and TILER write data on the ROBIN write buffers.
3. ROBIN read data to the relevant TILER initiators or to ELLA initiator.

The LISA block registers are DMM\_LISA\_MAP\_i (i = 0 to 3) and DMM\_LISA\_LOCK.

LISA block manages all the incoming requests to ELLA, TILER and PAT and translates them to requests to Registers and ROBIN ports. Highest priority is given to accesses coming to the low-latency port (ELLA). When both DMM-ROBIN ports are in use, LISA module interleaves the two ports at a programmable boundary from 128 Bytes or more, as programmed in the DMM\_LISA\_MAPn registers. See sub-section on Section Mapping for details about LISA sections programming.

#### 6.2.1.3.1 LISA LOCK

The DMM\_LISA\_LOCK register is used to lock the configuration once set. If written to one, the LOCK bit prevents further writes to all DMM\_LISA\_MAP\_i registers. The LOCK itself cannot be written back to 0. A reset is required to re-program the sections.

It is expected that LISA MAP is set up once during system configuration and not changed subsequently. The LOCK feature helps accomplish this and is expected to be set once the configuration is done.

#### 6.2.1.4 PAT, Physical Address Translator Engine

The physical address translation engine (PAT) of the DMM is composed of two 32-k entry physical address translation vector table and a set of four refill engines. The refill engine is a specialized DMA aimed at refilling the content of the physical address translation table.

The address translation mechanism is only available when the incoming request is hitting a page mode or tiled mode container, that is, when the incoming address is targeting the TILER or its aliased view in the system addressing space. Otherwise the physical address translation logic is bypassed so that the resulting physical address corresponds to the input address.

The PAT is supporting multiple address translation schemes, called views, which can be bound to one or more initiator through a view mapping mechanism.

The usage of the Refill Engines is described in detail in the later section.

##### 6.2.1.4.1 PAT Views

A PAT view defines the kind of physical address translation to perform for each tiled mode accesses (page, 8-bit, 16-bit and 32-bit). Each mode of each PAT view can be configured to either use PAT Direct Access Translation or PAT In-Direct Access Translation.

The PAT supports up to four unique Views, using the DMM\_PAT\_VIEW\_MAP[0..3] Registers.

##### 6.2.1.4.2 PAT View Mappings

The 16 groups of initiators of the Device, each identified by their ConnID, share a set of 4 PAT views. The connection from an initiator to a PAT view is made through the DMM\_PAT\_VIEW register. The register DMM\_PAT\_VIEW0 is used for the first eight initiator groups and DMM\_PAT\_VIEW1 for the second eight. Thus each initiator can choose one of the four configurable PAT views in the system.


##### 6.2.1.4.3 PAT View Map Base Address

The PAT view map base address is defining the base address of all PAT translated addresses. The bit 31 of all PAT translated address is set to BASE\_ADDR. In the Device, the bit 31 should be set to 1, which corresponds to 2GB assigned for external SDRAM in the system memory map. Hence the addresses translated by PAT range in addresses 8000 0000h-FFFF FFFFh.

##### 6.2.1.4.4 PAT - Look Up Tables (LUTs)

The PAT contains two LUTs, each of has 32K (256 × 128) entries. This geometry corresponds to that of the Virtual TILER container. So incoming address maps the actual entry in the LUT. The PAT shall then translate to a physical memory mapped to any 4K page the DDR. Each entry of the PAT address corresponds to the page in the DMM container that has the same location. For example - The entry (74, 42) in the table corresponds to the page (74, 42) in any DMM container.

Figure 6-3. DMM Look-Up Table



Each of this entry points to a 4K page in the memory. Hence a total of 128 MB of tiled memory can be mapped using one LUT. With up to 2G of DDR space, supported in the Device, each LUT entry is 19 bits wide.

The PAT uses the LUTs only in case of PAT In-Direct Access Translation.


**6.2.1.4.5 PAT Direct Access Translation**

The container-grained translation is named the direct access. In this mode, the translation vector is directly given by the CONT\_x field, in DMM\_PAT\_VIEW\_MAP register, corresponding to the accessed mode(8-bit/16-bit/32-bit/paged mode).

With PAT Direct Access translation, the 128 MB virtual containers for all the four modes, 8-bit, 16-bit, 32-bit, and paged modes can be mapped to their unique System Address, by defining their base addresses.

Figure 6-4 describes the actual translation that happens.

Figure 6-4. DMM PAT Direct Access Translation




### 6.2.1.4.6 PAT In-Direct Access Translation - Paged Mode Access

DMM\_PAT\_VIEW[0..3] specify, whether to do Direct or In-direct access translation. Per each of the 8-bit, 16-bit, 32-bit and paged container mode, user specifies which LUT to use for address lookup, by using CONT\_x field, in DMM\_PAT\_VIEW\_MAP registers. Then bits [19:12] of input address specify the X co-ordinate and bits [26:20] of input address specify the Y co-ordinate LUT entry. The PAT replaces bits[30:12] of input address, with 19-bit value specified in LUT entry.

This translation happens on the 4K page boundary and hence the lower 12 bits are not translated. Figure 6-5 describes the actual translation that happens.

**Figure 6-5. DMM PAT In-Direct Access Translation**



### 6.2.1.4.7 PAT In-Direct Access Translation - 8-bit, 16-bit, 32-bit Mode Access

DMM\_PAT\_VIEW[0..3] specify, whether to do Direct or In-direct access translation. Per each of the 8-bit, 16-bit, 32-bit and paged container mode, user specifies which LUT to use for address lookup, by using CONT\_x field, in DMM\_PAT\_VIEW\_MAP registers.

How the 26 LSBs of this incoming virtual address is interpreted by the PAT is different for 8-bit, 16-bit, 32-bit mode accesses, as compared to the paged mode access described in the preceding section. Please refer the TILER section describes the rationale behind decoding the address this way.

Virtual address decoding in 8-bit mode access mode is:

- Bits 0:5 - 6 bits offset into the horizontal line of the page
- Bits 6:13 - 8 bits, that select horizontal page in the tiler container as well as the X co-ordinate of the LUT table
- Bits 14:19 - 6 bits offset to select the line inside the page
- Bits 20:26 - 7 bits, that select vertical page in the tiler container and also Y co-ordinate of the LUT table
- Bits 27:31 - In 8 bit mode, their value is binary (01100), that is address in range 6000 0000h-67FF FFFFh

Virtual address decoding in 16-bit mode access mode is:

- Bit 0 - is always 0, as accesses are at-least 16-bit aligned
- Bits 1:6 - 6 bits offset into the horizontal line of the page
- Bits 7:14 - 8 bits, that select horizontal page in the tiler container as well as the X co-ordinate of the LUT table
- Bits 15:19 - 5 bits offset to select the line inside the page
- Bits 20:26 - 7 bits, that select vertical page in the tiler container and also Y co-ordinate of the LUT table
- Bits 27:31 - In 16 bit mode, their value is binary (01101), that is address in range 6800 0000h-6FFF FFFFh

Virtual address decoding in 32-bit mode access mode is:

- Bit 0,1 - are always 0, as accesses are at-least 32-bit aligned
- Bits 2:6 - 5 bits offset into the horizontal line of the page
- Bits 7:14 - 8 bits, that select horizontal page in the tiler container as well as the X co-ordinate of the LUT table
- Bits 15:19 - 5 bits offset to select the line inside the page
- Bits 20:26 - 7 bits, that select vertical page in the tiler container and also Y co-ordinate of the LUT table
- Bits 27:31 - In 32 bit mode, their value is binary (01110), that is address in range 7000 0000h-77FF FFFFh

### 6.2.1.5 ROBIN

The re-ordering buffer and initiator node (ROBIN) is a block aimed at providing some working buffering for converting data and responses to-and-fro between raster and tiled organizations and a master port to connect to the SDRAM controller.

The ROBIN block does:

- Request Forwarding
- Buffering of Write access data and buffering of Read access Response data
- Keeps write data ordering
- Intra-word tiling and orientation transforms
- Tag handling

---

**NOTE:** Both ROBIN sub-modules are not software configurable.

---

### 6.2.1.6 Section Mapping

In the device, DMM supports two unique SDRAM controllers, with a software configurable option to interleave data between both banks, at granularity of 128 Bytes, 256 Bytes and 512 Bytes. When accessing tiled data in 8-bit, 16-bit and 32-bit modes, which in the interleaved section of the memory, the interleaving will happen at the tile boundary of 1KB, over-riding the interleaving definition of the section.

For optimal system performance, it is recommended to enable interleaving between the 2 EMIF banks and thus have same sized memory on both the EMIF banks. Example : 512MB of DDR3 on EMIF bank 0 and 512MB of DDR3 on EMIF bank 1, for a total system DDR3 memory of 1GB.

---

**NOTE:** This interleaving is supported only if DDRs system connected to both the SDRAM controllers have same electrical characteristics.

---

If for cost reduction, one chooses to build a system with asymmetrical memory on both EMIF banks, then a few limited configurations can be supported by using the LISA section programming feature of DMM.


The address mapping inside the DMM is configurable through up to four sections. Each section is defined based on:

- Its system address: the base address of the decoding range for the section. This is the address of the incoming access to the DMM, also referred to as System Address.
- Its size: the encoding is the number of bits actually used in the upper 8-bits of the incoming system address. Hence the size of the section can be a value 16MB-2GB and power of 2. With interleaving enabled, the minimum size of the section is 32 MB.
- Its physical address: the base address of the memory range access in the external memory controller. It is also referred to as SDRC address.
- The target memory controller: A section may hit either of EMIF banks or both.
- Its interleaving definition : Interleave at 128Bytes, 256 Bytes, 512 Bytes or no interleaving.

A LISA section is:

- a memory segment of size 16MB – 2GB, which is a power of two and aligned to that size in the system map. If the section is configured to interleave data between 2 EMIF, then the minimum section size is 32 MB.
- An area with constant interleaving scheme, with fixed interleaving granularity. Interleaving between 2 EMIF banks can be also disabled, for this section.
- If two sections overlap, then the property of higher section number will be applied, as shown in [Figure 6-6](#). There can be a total of 4 unique section definition in DMM.

**Figure 6-6. DMM Section and Memory Mapping**




In [Figure 6-6](#), a request at the system address Addr will follow the interleaving scheme of section 3, although hitting sections 1, 2 and 3. Similarly, this DMM configuration also prevents any request to use the interleaving scheme of section 0, since section 0 is fully masked by section 1 – which has a higher priority.

The DMM section specifies the range of incoming (to DMM) System address (granularity of 16 MB) and how it maps to the physical SDRC address of EMIF0 and/or EMIF 1, with similarly aligned granularity.


The interleaving of data between two EMIF banks is transparent to all the initiators of the system and will not require special address conversions. [Figure 6-7](#) and [Figure 6-8](#) give examples of all the interleaving schemes.



**Figure 6-7. 128B and 256B Interleaving**



**Figure 6-8. 512KB and 1KB Interleaving**



### 6.2.1.7 TILER


As can be seen in [Figure 6-2](#), the two TILER ports interface to the incoming accesses to DMM. Its primary function is increase efficiency of a 2D Tiled Block access. Mentioned below are the main functions of the TILER module:

1. primary handling efficiently 2 dimensional data mapped in tiles, such as video or graphics macro blocks.
2. optionally managing the memory fragmentation and zero-copy physical frame buffers swapping through a page-grained translation, on 4KB page granularity.
3. making isometric – distance preserving – transforms, such as 90°, 180°, or 270° rotations, with either a horizontal or vertical reflection, with no overhead.

Written differently, the functionality of this TILER module is to map a 2D virtually-addressed incoming request into one or more physically-addressed SDRAM requests by:

1. Decoding the incoming access address to qualify whether the request targets the TILER or the memory directly.
2. If the incoming access is a TILER-specific requests, then transforming to the virtual address, data and byte enable to match the requested 0°, 90°, 180°, or 270° orientation in a tiled 2D addressing space.
3. optionally translating the oriented tiled address by a page-specific vector to manage memory fragmentation and physical object aliasing, as shown in [Figure 6-9](#).
4. Splitting tiled requests at tile boundaries and non-tiled requests at DMM atomic section boundaries
5. Requesting the page-based address translation
6. Requesting buffer allocation in the appropriate ROBIN.
7. In case of a write request, allocating and updating an internal write context to subsequently direct the incoming write data into the relevant re-ordering buffer.

**Figure 6-9. Overview of Request Conversion**




6.2.1.7.1 Device Memory Map - For Tiled Data

In the Device, the initiators read and write tiled data by generating accesses to the tiled space by the one of the two methods:

1. For all initiators except, HD\_VPSS, the tiled space is accessed in the 512 MB address range of (6000 0000h to 7FFF FFFFh). These initiators use the access the any of 8 views by using the respective DMM\_TILER\_OR0 or DMM\_TILER\_OR1 registers.
2. For HD\_VPSS, the TILER module supports its own 4-GB virtual addressing space, from address (1 0000 0000h to 1 FFFF FFFFh), and allows any of the eight 512-MB oriented sub-spaces – or views – to be re-mapped in the system virtual addressing space.

Figure 6-10. Memory Map



**NOTE:** Despite the larger virtual address windows, 512 MB in the system memory map and 4GB in the TILER memory map, the maximum size of physical tiled data is only 128MB. This 128MB is co-located in a 128MB aligned space, if using PAT direct access translation. In case of using the optional PAT Indirect access translation, then this 128MB is mapped to any location in the SDRAM, using the LUT tables, at the granularity of 4KB page.

### 6.2.1.8 Clock

The DMM is a synchronous design and operates from the same clock as the internal L3 interconnect. All timings use this clock as a reference.

### 6.2.1.9 Interrupts

DMM module generates interrupt to Cortex™-A8, for status and error conditions related to PAT refills engines. There 8 different conditions which can be individually enabled or disabled. With 4 Refill engines, there are total 32 unique sources of interrupts.

Refer to [Section 6.3.3](#) for detailed description on using the PAT refill engines.

Per Refill engine, status and error conditions are mentioned below:

1. FILL\_DSCn: Refill of any descriptor, for engine n, complete.
2. FILL\_LSTn: Refill of the last descriptor, for engine n, complete.
3. ERR\_INV\_DSCn: Invalid descriptor pointer, for engine n.
4. ERR\_INV\_DATAAn: Invalid data table pointer, for engine n.
5. ERR\_UPD\_AREAn: Error caused by area register update while refilling, for engine n.
6. ERR\_UPD\_CTRLn: Error caused by control register update while refilling, for engine n.
7. ERR\_UPD\_DATAAn: Error caused by data register update while refilling, for engine n.
8. ERR\_LUT\_MISSn: Access to a yet-to-be-filled entry, that is part of the area being refilled, for engine n.

The six error conditions mentioned above are also reported in the respective DMM\_PAT\_STATUSn register.

### 6.2.1.10 Address Translations Within DMM, For Tiled Accesses

This section describes address translations that happen at various interfaces within DMM, for tiled accesses.

From a user perspective, the PAT can be seen as an additional step in the process applied to the tiled addresses by the TILER:


- the TILER first transforms a tiled address into a 27 bit physical address which fits within a 128MB address range.
- the PAT then processes the high order bits of the physical address output by the TILER, and outputs a 32-bit physical address which covers a 4GB address range. [Section 6.2.1.4](#) describes the exact details for this address translation.

The purpose of the PAT is to map the tiled data anywhere in the 4GB physical address range, with a PAGE granularity (The TILER page is the granularity of physical memory allocation in TILER container. Each page is 4KB). This can be summed-up in [Figure 6-11](#) where the PAT process appears in red.

Only the high order bits of the physical address are modified by the PAT: the 12 low-order bits remain unchanged. This means that the data ordering within each 4kB PAGE remains as calculated by the TILER.

A PAT view is defining the kind of physical address translation to perform for each of the page, 8-bit, 16-bit and 32-bit mode accesses. Each mode in each PAT view can be programmed in 2 different modes (direct translation and indirect translation) which will be described in PAT section. Note that indirect mode is the most commonly used. Direct mode is used only for debug or in case of a DMM without PAT module.

Figure 6-11. DMM Address Translations




## 6.2.2 TILER Functional Description

### 6.2.2.1 Introduction to TILER

#### 6.2.2.1.1 Need for a TILER

Image processing algorithms like H.264 encode and decode, which works on the principle of spatial locality, access the image data in two-dimensional format, for example, 16 pixels wide by 16 pixels high. If the image is stored in the memory in linear format then it would appear as in Figure 6-12. Thus, to access the macroblock, multiple memory accesses would need to be made. In the device, each memory access can be up to 128 bytes large. However, because macroblock is not stored contiguously in the memory, only partial pixels is useful in each memory access and the rest is discarded and a new access is generated to fetch rest of the data.

**Figure 6-12. Image Stored in the Memory Linearly**




Instead, if the image is stored in bi-dimensional format, much fewer accesses are needed to read the entire macroblock of data, which directly transforms into several advantages:

1. Faster processing of algorithms.
2. Fewer SDRAM page opens.
3. Lesser wastage of memory bandwidth in the system.

This concept is the primary motive for storing the image data in the tiled format.

**Figure 6-13. Image Stored in the Memory by TILER**



NOTE : This is only a pictorial representation and actual arrangement of the data in the 128-bit subtile may be different.


**6.2.2.1.2 Consuming Tiled Data**

In the device, the DMA engine of HD\_VPSS, also known as VPDMA, has internal line buffers of its capture and display paths (called clients). For every tiled access, it is ensured that rastering tiled data has zero overhead, when processing an entire frame, or  $2^{2n}$  number of lines.

**6.2.2.2 TILER Rationale - A Top-down Approach**

This section is a synthesis of all TILER concepts, through a top-down approach starting from the main object container, giving one rule per TILER structure level. [Figure 6-14](#) shows the TILER address space structure for tiled modes.

Figure 6-14. Address Space Structure for Tiled Modes





### 6.2.2.2.1 The TILER is a 4-GB Virtual Address Space Composed of Eight Views

A TILER is addressed using a virtual 4 GB address space, containing 8 unique orientation views of 512 MB each. There is one view for each of the eight possible way of scanning a frame-buffer.

1. From left to right then from top to bottom (0 natural orientation)
2. From right to left then from top to bottom
3. From left to right then from bottom to top
4. From right to left then from bottom to top
5. From top to bottom then from left to right
6. From top to bottom then from right to left
7. From bottom to top then from left to right
8. From bottom to top then from right to left

Section 6.2.2.7 summarizes how the view can be visualized on a 128MB TILER container.

### 6.2.2.2.2 A View is a 512-MB Virtual Address Space Composed of Four Containers

There is one container per element size to allow correct access patterns in any of the eight possible orientations. The container is the entity where all objects of a given element type are allocated. The element is the entity of maximum size - 8 bits, 16 bits, 32 bits or page-sized - which is invariant in any orientation.

### 6.2.2.2.3 A Container is a 128-MB Virtual Address Space

A 128 MB container can be visualized as an array of 128 x 256 pages of 4 KB each. The page defines the granularity of physical memory allocation through a physical address translation unit - MMU.

### 6.2.2.2.4 A Page is a 4-KB Virtual Address Space

A page is composed of two lines. Each line consists of two tiles. Figure 6-15, Figure 6-16, and Figure 6-17 illustrate the Page geometry for 8-, 16-, and 32-bit views, respectively.

Figure 6-15. 4KB Page, 8-bit Mode




Figure 6-16. 4KB Page, 16-bit Mode





Figure 6-17. 4KB Page, 32-bit Mode




### 6.2.2.2.5 A Tile is a 1-KB Address Space

The tile is designed to offer bi-dimensional data locality in a single SDRAM page. In this respect, it has been sized to 1 KB (the size of the smallest SDRAM page).

Figure 6-18 shows how 4 tiles are arranged in a page. This arrangement ensures that any two adjacent tiles in a page are not stored on the same EMIF (when interleaving is enabled). Thus a large tiled access will be efficient as it will be evenly spread across both SDRAM controllers.

Figure 6-18. Four 1KB Tiles in One 4KB Page



### 6.2.2.2.6 A Sub-tile is a 128-bit Address Space

A 1KB tile is further decomposed into 64 sub-tiles, each sized 128 bits. The sub-tile structure is such that it balances accesses in two-dimensional modes, thus improving SDRAM access efficiency.

Furthermore, using Sub-tile pairing, the interlaced accesses to the tiled data can be improved. A Sub-tile is defined as follows:

1. An 8-bit sub-tile (Figure 6-19) is defined as an array of four horizontal lines of four 8-bit data. Thus, in 8-bit tiled mode, the TILER container is a 16384 × 8192 2D array of 8-bit elements.
2. A 16-bit sub-tile (Figure 6-20) is defined as an array of two horizontal lines of four 16-bit data. Thus, in 16-bit tiled mode, the TILER container is a 16384 × 4096 2D array of 16-bit elements.
3. A 32-bit tiled (Figure 6-21) mode as an array of two horizontal lines of two 32-bit data. Thus, in 32-bit tiled mode, the TILER container is an 8192 × 4096 2D array of 32-bit elements.

Figure 6-19. 8-bit Sub-tile




Figure 6-20. 16-bit Sub-tile





Figure 6-21. 32-bit Sub-tile



### 6.2.2.3 TILER Container - Summary

TILER is a 128-MB virtual container arranged in 2 dimensions as 256 × 128 pages, each of 4KB.

Each 4-KB page is has 4 tiles.

Each 1-KB tile has 64 subtiles, each of size 128 bits.

Based on the mode of access, 8/16/32 bit, the data stored can be aligned differently, as explained in the previous section.

#### 6.2.2.3.1 Where Will the Tiled Date Be Stored in Physical Memory?



Using PAT Direct Access Translation:

By bypassing the LUT, the entire 128MB space has to be contiguous in the physical memory. Then each of the 8-bit 128 MB virtual container, 16-bit 128 MB virtual container, 32-bit 128 MB virtual container and paged container, can be mapped to either the same physical 128 MB space or at different locations. Refer to the PAT\_VIEW\_MAP register, which defines the base address of this 128 MB space. As can be seen, this base address is 256 MB aligned.

Using PAT In-Direct Access Translation:

A more common use case would be to use the two LUTs in the DMM to map the virtual data to physical address, at 4KB granularity. Then the physical 128MB need not be contiguous. With two LUTs in the system, only 256 MB of data is possible. Hence, the 8, 16, 32 bit and paged containers may need to be aliased to same pages. For example - use one LUT to map 8-bit, 16-bit, and 32-bit containers; hence, they would all correspond to the same physical memory pages. The other LUT would be used to map the 128 MB contained for paged accesses, as shown in Figure 6-24.

### 6.2.2.3.2 Addressing Formats

**Figure 6-22. Address Format**


1. The 33rd bit, noted T, is aimed at distinguishing the standard 4-GB system address map from the 4-GB TILER-specific address map. In the Device, only HD\_VPSS can generate accesses in the latter space.
2. The orientation bits, noted S, Y, and X, define the request orientation as specified in [Section 6.2.2.7](#).
3. The mode bits, noted M1 and M0, encoded as in [Section 6.2.2.8.1](#).
4. The remaining 27 bits, noted A0 to A26, define the mode and orientation specific virtual address.

### 6.2.2.4 TILER Modes

The TILER is supporting three major access modes - bypass, page and tiled - each having a specific output request generation.

#### 6.2.2.4.1 Bypass Mode

This mode is transparent at the TILER perspective. Bypass mode is for accesses generated by initiators with System addresses outside the virtual tiled address range, since TILER will bypass PAT. Still, at the DMM perspective:

- 2D block bursts are broken down on a line-basis in a set of incremental bursts
- Incremental bursts - including those issued by a 2D block burst breakdown - are split at the DMM atomic unit of the section hit by the burst at:
  - at the interleaving granularity of the section - 128 byte, 256 byte or 512 byte - in interleaved sections
  - at 1-KB boundary in non-interleaved sections

#### 6.2.2.4.2 Paged Mode

The purpose of this mode is to use the DMM PAT address translation mechanism for non-tiled accesses. In this respect it is similar to the bypass mode:

- 2D block bursts are broken down on a line-basis in a set of incremental bursts
- Incremental bursts - including those issued by a 2D block burst breakdown - are split at:
  - the interleaving granularity of the section - 128 byte, 256 byte or 512 byte - in interleaved sections
  - 1-KB boundary in non-interleaved sections

### 6.2.2.4.3 Tiled Mode

When the being accessed in tiled mode, it can be either of the following:

- A well formed 2D block requests - conforming to the orientation, mode and stride
- A 1D incremental requests and ill-formed 2D block requests

**Table 6-1. Stride for Well-formed Tiled Mode 2D Block Requests**

Orientation			Mode		Stride (bytes)	Description
S	Y	X	M1	M0		
0	x	x	0	0	16384	Plain access to an 8-bit progressive frame in 0° or 180°
					32768	Field access to an 8-bit interlaced frame in 0° or 180°
			0	1	32768	Plain access to a 16-bit progressive frame in 0° or 180°
					65536	Field access to a 16-bit interlaced frame in 0° or 180°
			1	0	32768	Plain access to a 32-bit progressive frame in 0° or 180°
					65536	Field access to a 32-bit interlaced frame in 0° or 180°
1	x	x	0	0	8192	Plain access to an 8-bit progressive frame in 90° or 270°
					16384	Field access to an 8-bit interlaced frame in 90° or 270°
			0	1	8192	Plain access to a 16-bit progressive frame in 90° or 270°
					16384	Field access to a 16-bit interlaced frame in 90° or 270°
			1	0	16384	Plain access to a 32-bit progressive frame in 90° or 270°
					32768	Field access to a 32-bit interlaced frame in 90° or 270°


### 6.2.2.5 Object Container Definition

The object container is the unique addressable entry point of the TILER. It is a 128-MB virtual address space, where all objects of a same kind - and orientation - are allocated. Four main types of containers are present in the TILER, each one being referred by a mode:

- A 8-bit element mode, for efficiently accessing bi-dimensional arrays of 8-bit data, example 8-bits per pixel Luma buffers of image.
- A 16-bit element mode, for efficiently accessing bi-dimensional arrays of 16-bit data, example 16-bits per pixel interleaved-Chroma(CbCr) buffers of image.
- A 32-bit element mode, for efficiently accessing bi-dimensional arrays of 32-bit data, example 32-bits per pixel, ARGB graphics buffers.
- A page mode, for efficient 1D accesses

Figure 6-23 shows the TILER object containers and views.


**Figure 6-23. TILER Object Containers and Views**



In the device, there are two LUTs in the PAT. Each LUT can map up to 128MB of objects at a 4KB page granularity. The four modes share the two LUTs.

One of the recommended usages, as shown in Figure 6-24, is - to use one LUT for 8,16, and 32-bit modes and the other LUT for paged mode accesses. With this scheme up to 128MB of objects can be available simultaneously in 8,16 and 32-bit modes and another 128MB of objects for paged mode accesses.

**Figure 6-24. Using LUT to Translate Tiled Virtual Address to Physical SDRAM Address**



**NOTE:** You need to ensure that an object allocated in a particular container mode does not physically overlap with any other object either in the same mode or other container modes.


### 6.2.2.6 Page Definition

A TILER page defines the granularity of object allocation in virtual TILER containers. Given that the sub-page structure is mode specific, the 4KB page is the smallest granularity common to all modes, making it the granularity to consider in the TILER resource manager for object allocation.

#### 6.2.2.6.1 Container Geometry with 4-kiB Pages

As pages size is 4KB, any 128MB object container is a set of  $256 \times 128 = 32768$  pages, organized in an array of 256 columns and 128 rows, as shown in Figure 6-25.


**Figure 6-25. Object Container Geometry with 4KB Pages**





This array of pages is mapped to the system address space as shown in Figure 6-26.

Figure 6-26. TILER Page Mapping When Using 4KB Pages



In any 128-MB object container, the 4KB page  $P_{x,y}$  at column  $x$  ( $0 \leq x < 256$ ) and row  $y$  ( $0 \leq y < 128$ ), is found at an offset of  $4096 \cdot (x + 256 \cdot y)$  bytes from the base address of the related object container.

Similarly, the page  $P_{x,y}$  at column  $x$  ( $0 \leq x < 256$ ) and row  $y$  ( $0 \leq y < 128$ ), is translated by the LUT entry  $E_x + 256 \cdot y$  found at the index  $x + 256 \cdot y$ .

### 6.2.2.6.2 Container Geometry and Page Mapping Summary

The TILER has a page size of 4096 bytes. The page  $P_{x,y}$ :


- has  $\text{max}_x = 256$  and  $\text{max}_y = 128$
- is found at an offset of:  $4096 \cdot (x + \text{max}_x \cdot y)$  bytes from the base address of the related object container
- is translated by the entry found at the index  $(x + \text{max}_x \cdot y)$  of the LUT table

### 6.2.2.7 Orientation

This section describes the eight on-the-fly orientation-related isometric transforms, corresponding to all available changes of orthonormal basis in the TILER container bi-dimensional space.

Figure 6-27 shows isometric transforms in the TILER container:

**Figure 6-27. Isometric Transforms in the TILER Container**



Mathematically speaking, all these transforms correspond to the composition of a 0°, 90°, 180°, or 270° rotation with an optional reflection. The nature of this orientation is based on the three following binary parameters:

- X to change the direction of the x axis of the TILER container
- Y to change the direction of the y axis of the TILER container
- S to swap the modified x and y axis

From now on, and in the rest of this document, the term orientation refers to any composition of a "quadrant" rotation with an optional horizontal - flip-flop - or vertical mirroring.

**Selection of orientation:**

1. For all initiators except, HD\_VPSS, the tiled space is accessed in the 512 MB address range of (6000 0000h to 7FFF FFFFh). These initiators use the access the any of the 8 views by using the respective DMM\_TILER\_OR0 or DMM\_TILER\_OR1 registers.
2. For HD\_VPSS, the TILER module supports its own 4-GB virtual addressing space, from address (1 0000 0000h to 1 FFFF FFFFh). These eight 512MB spaces correspond to the 8 availables views. With multiple display, capture and transcode path, using the unique 512 MB address space, these ports of HD\_VPSS can simultaneously generate access in any of the 8 views.

**6.2.2.8 Tile Definition**

A tile is a subdivision of a page, aimed at:

- Representing a 2D block to better balance the accesses in both directions
- Ensuring that any "tiled" access that fits within a tile is made atomic in the SDRAM controller, and fits in a single SDRAM memory page
- Minimising the number of SDRAM page openings per 2D block transfer

The tile is defined as a 1KB 2D block, and a 4KB page as an array of 2 lines of 2 tiles each, as described in section detailing a 4KB page.

When the considered page is in an interleaved DMM section, it is necessary that:

- the DMM memory interleaving size of tiled accesses is set to 1 KB - a tile size - so that any tiled request that fits within a tile, fits in a single SDRAM memory page
- any request that spans over 2 or 4 tiles, is distributed on a maximum number of SDRAM memory controllers

**6.2.2.8.1 TILER Virtual Addressing**

The TILER can be virtually accessed in four different modes, namely 8-bit, 16-bit, 32-bit and page modes. Each mode defines the element granularity to apply isometric transforms, as summarized in [Table 6-2](#).

**Table 6-2. TILER Modes Description**

Mode	Name	Granularity (element size)
0	8-bit tiled mode	8 bits
1	16-bit tiled mode	16 bits
2	32-bit tiled mode	32 bits
3	Page mode	4096 bytes

For instance, making a vertical mirroring of a 16-byte horizontal line containing the word 0001 0203 0405 0607 0809 0A0B 0C0D 0E0Fh, leads to:

- 0F0E 0D0C 0B0A 0908 0706 0504 0302 0100h in 8-bit tiled mode
- 0E0F 0C0D 0A0B 0809 0607 0405 0203 0001h in 16-bit tiled mode
- 0C0D 0E0F 0809 0A0B 0405 0607 0001 0203h in 32-bit tiled mode
- 0001 0203 0405 0607 0809 0A0B 0C0D 0E0Fh in page mode - unchanged as the element granularity is 4KB

Besides, as each of the eight orientations is available for any of the four modes, this gives 32 TILER addressing possibilities.

---

**NOTE:** The format in which TILER manages the tiled data is dictated by the which 4 modes (8,16,32-bit or paged) and which orientation (8 views), is used while accessing (read and write) the data.


As long as the data is accessed written and read in the same mode, it is guaranteed that the response to the access will be correct. While accessing in the same mode, if written in one view and read back in the other view, then the read back data will be rotated and/or mirrored as per the view used.

---

**6.2.2.8.2 Page Mode Virtual Addressing and Characteristics**

When used in page mode, the 128-MiB TILER space is seen as an orientation-specific sequence of 32768 pages of 4 kiB each. The access sequence inside a page is left unchanged. Therefore, in page mode, the TILER is accessed similarly to any 128-MiB memory, with a 27-bit byte-based address.

**Figure 6-28. Paged Mode Addressing**



**6.2.2.8.3 Tiled Mode Virtual Addressing and Characteristics**

When used in tiled mode, the 128-MiB TILER space is seen as a giant frame-buffer - the container. The addressing and characteristics of this giant frame-buffer depends on:

- The tiled mode, which defines the considered atomic element size
- The orientation, which potentially swaps its x and y axis - and hence the container geometry

[Table 6-3](#) summarizes tiled mode container characteristics.

**Table 6-3. Tiled Mode Container Characteristics**

Orientation			Element Size (bits)	Width (elements)	Height (elements)	Stride (bytes)	
S	Y	X				Progressive	Interlaced
0	x	x	8	16384	8192	16384	32768
			16	16384	4096	32768	65536
			32	8192	4096	32768	65536
1	x	x	8	8192	16384	8192	16384
			16	4096	16384	8192	16384
			32	4096	8192	16384	32768

As a result, the coordinate (x0, y0) of a pixel in an oriented view is translated in a virtual address as shown in [Figure 6-29](#) and [Figure 6-30](#), for all the four orientations.

**Figure 6-29. Tiled Mode Addressing in 0° or 180° Orientations, (S = 0)**

Bit	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8-bit tiled mode	y <sub>0</sub>											x <sub>0</sub>															
16-bit tiled mode	y <sub>0</sub>											x <sub>0</sub>															
32-bit tiled mode	y <sub>0</sub>											x <sub>0</sub>															

**Figure 6-30. Tiled Mode Addressing in 90° or 270° Orientations, (S = 1)**

Bit	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
8-bit tiled mode	y <sub>0</sub>											x <sub>0</sub>															
16-bit tiled mode	y <sub>0</sub> x <sub>0</sub>											x <sub>0</sub>															
32-bit tiled mode	y <sub>0</sub>											x <sub>0</sub>															

Having understood the characteristic of the tiled container and the how the data is stored in bi-dimensional manner, it is easy to understand how stride is calculated. Stride is calculated as the number bytes between pixel (m,n) and pixel (m,(n+1)), where m = x co-ordinate of the image buffer, n = y co-ordinate of the image buffer.

**For S = 0, that is, all views with 0° and 180°:**

- 8-bit mode: stride\_8bitmode = 4 bytes per sub-tile × 1 byte height of a sub-tile line × 8 sub-tiles per tile × 2 tiles per page × 256 pages = 4 × 1 × 8 × 2 × 256 = 16KB
- 16-bit mode: stride\_16bitmode = 4 bytes per sub-tile × 2 bytes height of a sub-tile line × 8 sub-tiles per tile × 2 tiles per page × 256 pages = 4 × 2 × 8 × 2 × 256 = 32KB
- 32-bit mode: stride\_32bitmode = 4 bytes per sub-tile × 2 bytes height of a sub-tile line × 8 sub-tiles per tile × 2 tiles per page × 256 pages = 4 × 2 × 8 × 2 × 256 = 32KB

**For S = 1, that is, all views with 90° and 270°:**

- 8-bit mode: stride\_8bitmode = 4 bytes per sub-tile × 1 byte height of a sub-tile line × 8 sub-tiles per tile × 2 tiles per page × 128 pages = 4 × 1 × 8 × 2 × 128 = 8KB
- 16-bit mode: stride\_16bitmode = 4 bytes per sub-tile × 1 byte height of a sub-tile line × 8 sub-tiles per tile × 2 tiles per page × 128 pages = 4 × 1 × 8 × 2 × 128 = 16KB
- 32-bit mode: stride\_32bitmode = 4 bytes per sub-tile × 2 bytes height of a sub-tile line × 8 sub-tiles per tile × 2 tiles per page × 128 pages = 4 × 2 × 8 × 2 × 128 = 16KB

#### 6.2.2.8.4 Element Ordering in the TILER Container

This section highlights how elements - 8-bit data, 16-bit data, 32-bit data or 4-kiB page - are ordered in the container. In other words, this section highlights how the path of incrementing virtual addresses is mapped in the container.

It is interesting to note that whatever the mode, and hence the element size, the sequence for ordering the elements in their related container is strictly similar and only depends on the related orientation. In other words:

- Mode is about element granularity
- Orientation is about change of orthonormal basis for ordering the elements in the mode-specific container

A corollary to the previous statements is that in a given mode the internal structure of an element is unchanged whatever the orientation. In page mode for instance, the offset of a word inside a page is invariant by orientation; the content of a page is always accessed in the same manner.

In the next sections, the natural container orthonormal basis is referenced as:  $(X_n, Y_n)$  and the oriented orthonormal basis as:  $(X_o, Y_o)$ .

### 6.2.2.8.4.1 Natural View or 0° View (Orientation 0)


This orientation defined by  $S=0$ ,  $Y=0$  and  $X=0$  and means that the operated change of basis is:

$$X_0 = X_n$$


$$Y_0 = Y_n$$

In any TILER mode, the elements are then ordered from left-to-right and then from top-to-bottom in their container, as shown in Figure 6-31 and Figure 6-32.

**Figure 6-31. Tiled Mode Ordering of Elements in Natural View**



**Figure 6-32. Page Mode Ordering of Elements in Natural View**



6.2.2.8.4.2 0° View with Vertical Mirror or 180° View with Horizontal Mirror (Orientation 1)

This orientation defined by S=0, Y=0 and X=1 and means that the operated change of basis is:

$$X_0 = -X_n$$

$$Y_0 = Y_n$$

In any TILER mode, the elements are then ordered from right-to-left and then from top-to-bottom in their container, as shown in Figure 6-33 and Figure 6-34.

Figure 6-33. Tiled Mode Ordering of Elements in 0° View with Vertical Mirror





Figure 6-34. Page Mode Ordering of Elements in 0° View with Vertical Mirror



**6.2.2.8.4.3 0° View with Horizontal Mirror or 180° View with Vertical Mirror (Orientation 2)**


This orientation defined by  $S=0, Y=1$  and  $X=0$  and means that the operated change of basis is:

$$X_0 = X_n$$


$$Y_0 = -Y_n$$

In any TILER mode, the elements are then ordered from left-to-right and then from bottom-to-top in their container, as shown in Figure 6-35 and Figure 6-36.

**Figure 6-35. Tiled Mode Ordering of Elements in 0° View with Horizontal Mirror**



**Figure 6-36. Page Mode Ordering of Elements in 0° View with Horizontal Mirror**





### 6.2.2.8.4.4 180° View (Orientation 3)

This orientation defined by  $S=0$ ,  $Y=1$  and  $X=1$  and means that the operated change of basis is:

$$X_0 = -X_n$$

$$Y_0 = -Y_n$$

In any TILER mode, the elements are then ordered from right-to-left and then from bottom-to-top in their container, as shown in Figure 6-37 and Figure 6-38.

Figure 6-37. Tiled Mode Ordering of Elements in 180° View





Figure 6-38. Page Mode Ordering of Elements in 180° View



**6.2.2.8.4.5 90° View with Vertical Mirror or 270° View with Horizontal Mirror (Orientation 4)**


This orientation defined by  $S=1$ ,  $Y=0$  and  $X=0$  and means that the operated change of basis is:

$$X_0 = Y_n$$


$$Y_0 = X_n$$

In any TILER mode, the elements are then ordered from top-to-bottom and then from left-to-right in their container, as shown in Figure 6-39 and Figure 6-40.

**Figure 6-39. Tiled Mode Ordering of Elements in 90° View with Vertical Mirror**



**Figure 6-40. Page Mode Ordering of Elements in 90° View with Vertical Mirror**



### 6.2.2.8.4.6 270° View (Orientation 5)

This orientation defined by  $S=1$ ,  $Y=0$  and  $X=1$  and means that the operated change of basis is:

$$X_0 = -Y_n$$

$$Y_0 = -X_n$$

In any TILER mode, the elements are then ordered from top-to-bottom and then from right-to-left in their container, as shown in Figure 6-41 and Figure 6-42.

Figure 6-41. Tiled Mode Ordering of Elements in 270° View





Figure 6-42. Page Mode Ordering of Elements in 270° View



### 6.2.2.8.4.7 90° View (Orientation 6)

This orientation defined by  $S=1$ ,  $Y=1$  and  $X=0$  and means that the operated change of basis is:

$$X_0 = -Y_n$$

$$Y_0 = X_n$$

In any TILER mode, the elements are then ordered from bottom-to-top and then from left-to-right in their container, as shown in Figure 6-43 and Figure 6-44.

Figure 6-43. Tiled Mode Ordering of Elements in 90° View





Figure 6-44. Page Mode Ordering of Elements in 90° View



**6.2.2.8.4.8 90° View with Horizontal Mirror or 270° View with Vertical Mirror (Orientation 7)**


This orientation defined by S=1, Y=1 and X=1 and means that the operated change of basis is:

$$X_0 = -Y_n$$


$$Y_0 = -X_n$$

In any TILER mode, the elements are then ordered from bottom-to-top and then from right-to-left in their container, as shown in Figure 6-45 and Figure 6-46.

**Figure 6-45. Tiled Mode Ordering of Elements in 90° View with Horizontal Mirror**



**Figure 6-46. Page Mode Ordering of Elements in 90° View with Horizontal Mirror**



### 6.2.2.8.5 Tiled and Rotational Efficiency

Because of the distribution of the image data in both direction and co-locating them, using sub-tiling, the Image processing algorithms running on the HDVICPs are more efficient by making fewer accesses to the SDRAM, to fetch Macro-blocks of data.

In the Device, the DMA engine of HD\_VPSS, also known as VPDMA, has internal line buffers of its clients. For every tiled access, it is ensured that rastering tiled data has zero overhead, when processing an entire frame, or  $2^{2n}$  number of lines.

## 6.3 Use Case

### 6.3.1 DMM Basic Register Setup

This section describes basic steps to initialize the DMM, in the device.

1. Set base address, DMM\_PAT\_VIEW\_MAP\_BASE to value 8000 0000h, which corresponds to base SDRAM address in the device memory map.
2. Program the four PAT views, by writing DMM\_PAT\_VIEW\_MAP\_\_0..3 registers. By default, all the four PAT views are having value of 0, which implies Direct access translation for all the four tiled modes of (8,16,32-bit and paged mode) and all the four containers will overlap with their base address mapped to 8000 0000h.
3. Program PAT views for all initiators, indexed by ConnID, by programming the DMM\_PAT\_VIEW\_\_0..1 registers. There are 4 possible views available in device. Default is for all initiators to use PAT view 0.
4. Program PEG priority for all the initiators. By default - all are having priority = 0.
5. Program the TILER orientation for all the initiators, by writing to DMM\_TILER\_OR\_\_0..1 registers. By default - all will access tiled data in Orientation = 0, which is the normal view.
6. Program Section mapping, based on the SDRAM configuration of the system, which depends on the size of the SDRAM on one or both the banks.
  - Example 1: Symmetrical DDRs on both EMIF banks. Each size = 512MB to add up to 1GB of total SDRAM memory. In all DMM\_LISA\_MAP\_\_0..3 registers, program value 8064 0300h, which implies 1GB section starting from System address : 8000 0000h, mapped to 0000 0000h of both EMIF0 and EMIF1, with interleaving of 128 bytes enabled. Note that the above example uses only one DMM section and the three other are identical. There are other ways to define up-to 4 sections and configure each differently

#### 6.3.1.1 PAT Direct Access Translation with Distinct 128 MB Containers for Each of the 4 Modes

Following is a simplistic use case, bypassing the LUTs for address translation and setting aside a chunk of 128MB contiguous memory, with base address 128MB aligned, for each of the 4 modes (8, 16,32-bit and paged mode). The same addresses will be used by all initiators in the system.

Configure PAT view 0:

Program DMM\_PAT\_VIEW\_MAP\_\_0 to a value of 0302 0100h. Here : 8-bit mode container will be mapped to 8000 0000h. 16-bit mode container will be mapped to 8800 0000h. 32-bit mode container will be mapped to 9000 0000h. Paged mode container will be mapped to 9800 0000h.

Configure all initiators to use PAT view 0:

Program DMM\_PAT\_VIEW\_\_0..1 to a value of 0.

### 6.3.2 Simple LUT Bypass Use Case: Arrangement of Video Buffers

This section describes one possible arrangement of H.264 video buffers which are in YUV 420 format. Setup is as follows:

1. The buffers size if 1920 × 1080
2. The Luma buffers are allocated in the 8-bit mode container
3. The Chroma buffers are allocated in the 16-bit mode container
4. The H.264 algorithm needs 32 bytes of padding on each side for Luma buffer and 16 bytes padding in each side for a chroma buffer
5. All buffers are allocated on a 4K aligned address


#### 6.3.2.1 Luma Buffers

In 8-bit tiled mode (Figure 6-47), each 4K page is arranged as 64 pixels wide and 64 pixels high, where each pixel is of size 8-bits. In YUV 420 format, the Luma buffer of the image is 1920 × 1080 and each pixel is 8-bits. Thus each buffer is 1920 bytes wide. With a pad of 32 bytes on each side, the buffer (1920 + 64 = ) 1984 bytes wide. So one video buffer needs (1984/64 = ) 31 pages, along the width of the tiler container. So the tiler container can fit (256/31 ~) 8 buffers, along its width.

Similarly, with pad of 32 bytes on top and bottom , the buffer (1080 + 64 = ) 1144. Rounding it to (1144 + 8= ) 1152, so that buffer is allocated on page boundary. So one video buffer needs (1152/64 = ) 18 pages, along the height of the tiler container. So the tiler container can fit (128/18 ~) 7 buffers, along its height.

Figure 6-47. Buffer Arrangement for HD Luma Buffers in 128MB 8-bit Mode Container

Simple Use Case: Buffer arrangement in a 128-MB contiguous memory dedicated for 8-bit mode buffers




### 6.3.2.2 Chroma Buffers

In 16-bit tiled mode (Figure 6-48), each 4K page is arranged as 64 pixels wide and only 32 pixels high, where each pixel is of size 16-bits. In YUV 420 format, the Chroma buffer of the image is 960 × 540 and each pixel is 16-bits. Thus each buffer is 960 bytes wide. With a pad of 16 bytes on each side, the buffer (960 + 32 = ) 992 bytes wide. Rounding it to (992 + 32 = ) 1024, so that buffer is allocated on page boundary. So one video buffer needs (1024/64 = ) 16 pages, along the width of the tiler container. So the tiler container can fit (256/16 = ) 16 buffers, along it's width.

Similarly, with pad of 16 bytes on top and bottom , the buffer (540 + 32 = ) 572. Rounding it to (572 + 4 = ) 576, so that buffer is allocated on page boundary. So one video buffer needs (576/32 = ) 18 pages, along the height of the tiler container. So the tiler container can fit (128/18 ~) 7 buffers, along it's height.

**Figure 6-48. Buffer Arrangement for HD Chroma Buffers in 128MB 16-bit Mode Container**

#### Simple Use Case: Buffer arrangement in a 128-MB contiguous memory dedicated for 16-bit mode buffers



**NOTE:** The above scheme of Luma and Chroma buffer arrangement can be optimized further, by allocating buffers on sub-tile boundary, instead of page boundary (which is required when using LUT for address translation).



### 6.3.3 LUT Refill Using the PAT Refill Engines

There are two LUTs, each of size 256 × 128 elements, in the device.

There four refill engines, along with their own set of registers, to program the LUTs.

Also in this section are described in five different ways to program the LUT.

1. Simple manual area refill
2. Single auto-configured area refill
3. Chained auto-configured area refill
4. Synchronised auto-configured area refill
5. Cyclic synchronised auto-configured area refill

Some of the guidelines, in programming the LUTs are mentioned below:


1. Entry table must be in DDR and cannot be split between 2 EMIF banks, when data interleaving enabled.
2. The data table should start from address 16-byte aligned.
3. With one set of descriptor, up to 64 LUT entries can be programmed, in any 2D area dimension.

#### 6.3.3.1 PAT Memory Mapped Refill Descriptors

A PAT descriptor is a singly-linked list node as shown in [Figure 6-49](#), containing:

- a description of the LUT area to reload
- a description of how to reload the defined LUT area
- a pointer to the location where the corresponding LUT entries are stored

**Figure 6-49. PAT Descriptor Node**




The PAT descriptor node and the entry data pointer must both be 16-byte aligned. A typical 'C' language description of this node is as follows:

```
struct PAT_desc {
    struct PAT_desc *next;
    u32_t          area;
    u32_t          ctrl;
    PAT_data      *data;
} __attribute__((aligned(16)));
```

### 6.3.3.1.1 PAT Area Refill Description

The area refill description is actually describing the top-left and bottom right corner of the PAT vector table as shown in Figure 6-50.

**Figure 6-50. PAT Area Description**



### 6.3.3.1.2 PAT Data Description

The pointer to the address in SDRAM, containing the memory based Data table, should be 16 byte aligned. Each field in this table is a 32 bit value, corresponding to the value to be programmed in one LUT entry. Though it is a 32 bit value, only 19 bits [30:12] are relevant. Bit 31 and bits [0:11] are ignored by the PAT refill engine.

### 6.3.3.1.3 PAT Memory Dump

This section presents how to dump the PAT LUT. This has to be done using the direct access mode of PAT, following the below steps:

1. Set at least one of the refill engine to direct LUT access mode. This has to be done using DMM\_PAT\_CONFIG register. Only bit 0 to 3 are used for mode of refill engine 0 to 3. (Value 0 is normal mode, value 1 is direct LUT access mode).
2. Set system coordinates we would like to read/write in the LUT. This has to be done using DMM\_PAT\_AREA\_x. x is the refill engine index that has to be coherent with the refill engine used in direct mode (DMM\_PAT\_CONFIG). Only  $(x_0, y_0)$  is used in direct mode.
3. Select the LUT\_ID using DMM\_PAT\_CTRL\_x register.
4. Read (or write) the data in DMM\_PAT\_DATA\_x register. x is the refill engine index.

### 6.3.3.1.4 PAT Refill Direction

The DMM\_PAT\_CTRL\_x.DIRECTION field gives the “order” of the area refill with the same “SYX” encoding as in the TILER orientations:

- 0: from left to right then from top to bottom
- 1: from right to left then from top to bottom
- 2: from left to right then from bottom to top
- 3: from right to left then from bottom to top
- 4: from top to bottom then from left to right
- 5: from top to bottom then from right to left
- 6: from bottom to top then from left to right
- 7: from bottom to top then from right to left

This feature allows the initiators HD\_VPSS and HDVICPs to start an access to an on going refill area. In this case, the direction field is set in accordance with the orientation accesses made by the initiators. The DMM\_PAT\_STATUS\_x.ERROR is asserted to 1 if an access is done to a not yet refilled page.

### 6.3.3.2 Simple Manual Area Refill


These steps have to be performed to create the 16-byte aligned memory-mapped entry table containing all entries of the defined area, as seen in [Figure 6-51](#).

- Write the DMM\_PAT\_AREA\_i register with the relevant (x0, y0) (x1, y1) area definition
- Write the DMM\_PAT\_DATA\_i register with the physical address of the created entry table
- Write the DMM\_PAT\_CTRL\_i register with the requested refill direction and assert the

DMM\_PAT\_CTRL\_i[0] START bit:

- The refill is done when the DMM\_PAT\_STATUS\_i[3] DONE bit is set.
- A new refill can be initiated when the DMM\_PAT\_STATUS\_i[0] READY bit is set.

**Figure 6-51. DMM Simple Manual Area Refill**




### 6.3.3.3 Single Auto-Configured Area Refill

These steps have to be performed to create the 16-byte aligned memory-mapped entry table containing all entries of the defined area, as seen in [Figure 6-52](#).

1. Create a 16-byte aligned memory-mapped descriptor structure where:
  - (a) the next field is set to NULL
  - (b) the area field is set with the relevant (x0, y0) (x1, y1) area definition
  - (c) the ctrl field is set with the requested direction D and the start bit asserted to start refilling as soon as this descriptor enters the PAT refill engine
  - (d) the data field is set to the physical address of the created entry table
2. The DMM\_PAT\_DESCR\_i register with the physical address of the created descriptor.
3. The refill is done when the DMM\_PAT\_STATUS\_i[3] DONE bit is set.
4. A new refill can be initiated when the DMM\_PAT\_STATUS\_i[0] READY bit is set.

**Figure 6-52. DMM Single Auto-configured Area Refill**




### 6.3.3.4 Chained Auto-Configured Area Refill

These steps have to be performed to create one 16-byte aligned memory-mapped entry table per area containing the entries for the corresponding area, as seen in Figure 6-53.

1. Create one 16-byte aligned memory-mapped descriptor structures per area where:
  - (a) the next field is set to the physical address of the next descriptor or NULL for the last one
  - (b) the area field is set with the relevant (x0, y0) (x1, y1) area definition
  - (c) the ctrl field is set with the requested direction D and the START bit asserted to start refilling as soon as the previous area refill is done
  - (d) the data field is set to the physical address of the corresponding entry table
2. Write the DMM\_PAT\_DESCR\_i register with the physical address of the first created descriptor.
3. Each area refill is done when the DMM\_PAT\_STATUS\_i[3] DONE bit is set.
4. All area refills are done when the DMM\_PAT\_STATUS\_i[0] READY bit is set.
5. A new refill can be initiated when the DMM\_PAT\_STATUS\_i[0] READY bit is set.

Figure 6-53. DMM Chained Auto-configured Area Refill




### 6.3.3.5 Synchronised Auto-configured Area Refill

These steps have to be performed to create one 16-byte aligned memory-mapped entry table per area containing the entries for the corresponding area, as seen in [Figure 6-54](#).

1. Create one 16-byte aligned memory-mapped descriptor structures per area where:
  - (a) the next field is set to the physical address of the next descriptor or NULL for the last one
  - (b) the area field is set with the relevant (x0, y0) (x1, y1) area definition
  - (c) the ctrl field is set with the synchronising initiator identifier I, the SYNC bit asserted, the requested direction D, and the START bit asserted to start refilling as soon as the previous area refill is done and initiator I has made one access in the previous area
  - (d) the data field is set to the physical address of the corresponding entry table
2. Write the DMM\_PAT\_DESCR\_i register with the physical address of the first created descriptor.
3. Each area refill is done when the DMM\_PAT\_STATUS\_i[3] DONE bit is set.
4. All area refills are done when the DMM\_PAT\_STATUS\_i[0] READY bit is set.
5. A new refill can be initiated when the DMM\_PAT\_STATUS\_i[0] READY bit is set.

**Figure 6-54. DMM Synchronised Auto-configured Area Refill**




### 6.3.3.6 Cyclic Synchronised Auto-Configured Area Refill

These steps have to be performed to create one 16-byte aligned memory-mapped entry table per area containing the entries for the corresponding area, as seen in Figure 6-55.

1. Create one 16-byte aligned memory-mapped descriptor structures per area where:
  - (a) the next field is set to the physical address of the next descriptor in the circular list
  - (b) the area field is set with the relevant (x0, y0) (x1, y1) area definition
  - (c) the ctrl field is set with the synchronizing initiator identifier I, the SYNC bit asserted, the requested direction D, and the START bit asserted to start refilling as soon as the previous area refill is done and initiator I has made one access in the previous area
  - (d) the data field is set to the physical address of the corresponding entry table
2. Write the DMM\_PAT\_DESCR\_i register with the physical address of the initial descriptor.
3. Each area refill is done when the DMM\_PAT\_STATUS\_i[3] DONE bit is set.
4. A new refill can be initiated by writing any value to the DMM\_PAT\_DESCR\_i to abort the current one.

Figure 6-55. DMM Cyclic Synchronised Auto-configured Area Refill



### 6.3.4 Address Management Using LISA Sections

In the device, there are either one or two memory controllers (EMIFs).

#### 6.3.4.1 DMM Sections

The DMM section definition is certainly the very first step in the DMM software configuration, as it is about defining the system address map to be used when accessing the SDRAM controllers.

A DMM section description fits in a single 32-bit register (DMM\_LISA\_MAP\_x), where:

- SYS\_ADDR defines the base address of the decoding range for the section
- SYS\_SIZE defines the size of the section. Note that the encoding of this parameter is the number of bits actually used in the upper 8-bits of the incoming system address.
- SDRC\_ADDR defines the physical base address of the section in the external memory controller
- SDRC\_ADDRSPC defines the address space used on the SDRAM controller when hitting this section. The address space feature is not supported.
- SDRC\_MAP defines the target memory controllers for this section. A section may hit a one or two controllers. The section is not used if this parameter is set to zero.
- SDRC\_INTL defines the granularity of the interleaving if the section is mapped on more than one memory controllers

A couple of examples are given in the next subsections.



### 6.3.4.1.1 Case 1: Two Memory Controllers, 2GB DDR Symmetrical Distribution

Use Case: In this example we assume 2GB of external memory, spread evenly between 2 SDRAM controllers.

**Table 6-4. Case 1 Memory Controllers**

System Address Range	Memory Controller	EMIF Address Range
8000 0000-FFFF FFFFh	1 and 2, interleaved at 256 Bytes	0000 0000h-7FFF FFFFh

#### Configuration:

**Table 6-5. Controller Configuration**

Bit	Field	Section 0
31-24	SYS_ADDR	80h (incoming System Address MSB)
22-20	SYS_SIZE	7h (2 GB)
19-18	SDRC_INTL	2h (256 bytes interleaving)
17-16	SDRC_ADDRSPC	0 (Unused Reserved field)
8	SDRC_MAP	3h (Map to both EMIF0 and EMIF1)
7-0	SDRC_ADDR	0 (SDRC address MSB)

---

**NOTE:** Section 1, Section 2 and Section 3 - identical to Section 0.

---

#### How DMM decodes and translates:

1. To check if an address hits a section, use the eight upper address bits of the address and mask them with the hit mask ( $2^8 - 2^7 = 80h$ ). If the result is equal to SYS\_ADDR, the section is hit.
2. To define the physical address to be issued to the memory controller, use the eight upper address of the system address, mask them with the address mask ( $2^{\text{SYS\_SIZE}} - 1$ ), and then OR them with SDRC\_ADDR. This will give the resulting eight upper physical address bits. All lower address bits are forwarded unchanged.
3. If interleaving enabled, the physical address generation is modified. In case of a 256 bytes interleaving, the first chunk of 256 bytes is mapped to the first controller, the second chunk to the second controller, and so on. This results in system address bit 8 to be decoded as the SDRAM controller ID, 0 for the first controller and 1 for the second one (system address bit 7 would be used for interleaving at 128 bytes boundary, and bit 9 for 512 bytes). This bit is not included in the computed physical address, meaning the upper system address bits 9 to 31 are shifted to bits 8 to 30 when generating the physical address.

#### Example with above configuration:

1. Incoming access's System address 99AE 37F0h:
2. Hit mask:  $2^8 - 2^7 = 80h$
3. Masked upper address bits:  $80h \text{ AND } 80h = 80h$  (the SYS\_ADDR), thus hits section 0
4. Address mask:  $2^7 - 1 = 7Fh$
5. Masked upper address bits:  $99h \text{ AND } 7Fh = 19h$
6. Full masked address: 19AE 37F0h
7. Bit 8 is 1 -> targets the second memory controller
8. Full masked shifted address (suppressing bit 8): 0CD7 1BF0h
9. OR upper physical address bits with SDRC\_ADDR: 0CD7 1BF0h
10. Physical address: 0CD7 1BF0h

This request will be forwarded to address 0CD7 1BF0h, of the second memory controller, that is, EMIF1.

#### 6.3.4.1.2 Case 2: Two Memory Controllers, 1152 MB (1 GB + 128 MB) DDR Symmetrical Distribution

In this example we assume 2GB of external memory, spread evenly between two EMIF controllers.

**Table 6-6. Case 2 Memory Controllers**

System Address Range	SDRAM Controller	EMIF Address Range
8000 0000h-C7FF FFFFh	1 and 2, interleaved at 256 Bytes	0000 0000h-47FF FFFFh

#### Configuration:

**Table 6-7. Controller Configuration**

Bit	Field	Section 0	Section 1
31-24	SYS_ADDR	80h (incoming System Address MSB)	C0h (incoming System Address MSB)
22-20	SYS_SIZE	6h (1 GB)	3h (128 MB)
19-18	SDRC_INTL	2h (256 bytes interleaving)	1 (128 bytes interleaving)
17-16	SDRC_ADDRSPC	0 (Unused Reserved field)	0 (Unused Reserved field)
8	SDRC_MAP	3h (Map to both EMIF0 and EMIF1)	3h (Map to both EMIF0 and EMIF1)
7-0	SDRC_ADDR	0 (SDRC address MSB)	20h (SDRC address MSB)

---

**NOTE:** Section 2 and Section 3 are identical to Section 1.

---

#### How DMM decodes and translates:

Identical to [Section 6.3.4.1.1](#).

See [Figure 6-56](#) for System Address Memory Range and its mapping to EMIFs.


#### Example with above configuration:

Incoming accesses System address C022 34C0h:

1. Upper address bits: C0h
2. Hit mask:  $2^8 - 2^3 = F8h$
3. Masked upper address bits: C0h AND F8h = C0h (the SYS\_ADDR) , thus hits section 1
4. Address mask:  $2^3 - 1 = 7h$
5. Masked upper address bits: C0h AND 7h = 0
6. Full masked address: 0022 34C0h
7. Bit 7 is 1 -> targets the second memory controller
8. Full masked shifted address (suppressing bit 7): 0011 1A60h
9. OR upper physical address bits with SDRC\_ADDR: 0011 1A60h
10. Physical address: 0011 1A60h

This request will be forwarded to address 0011 1A60h, of the second memory controller; that is, EMIF1.

Figure 6-56. DMM Section Use-Case 2



### 6.3.4.1.3 Case 3: Two SDRAM Controllers, 1152 MB (1 GB + 128 MB) DDR Asymmetrical Distribution

**NOTE:** For optimal system performance, symmetric configuration is HIGHLY recommended. Unless dictated by system cost and other constraints, Asymmetrical distribution of memory should not be considered.

There are many ways to configure the section mapping in this use case.

Option 1: Asymmetrical section of EMIF0 is mapped to system address C000 0000h-C7FF FFFFh, higher portion of the SDRAM in system memory map.

**Table 6-8. Section Mapping Option 1**

Bit	Field	Section 0	Section 1
31-24	SYS_ADDR	80h (incoming System Address MSB)	88h (incoming System Address MSB)
22-20	SYS_SIZE	3h (128 MB)	6h (1 GB)
19-18	SDRC_INTL	0 (No interleaving)	2h (256 bytes interleaving)
17-16	SDRC_ADDRSPC	0 (Unused Reserved field)	0 (Unused Reserved field)
8	SDRC_MAP	1 (Map to EMIF0)	3h (Map to both EMIF0 and EMIF1)
7-0	SDRC_ADDR	20h (SDRC address MSB)	0 (SDRC address MSB)

Option 2: Asymmetrical section of EMIF0 is mapped to system address 8000 0000h-87FF FFFFh, Lower portion of the SDRAM in system memory map.

**Table 6-9. Section Mapping Option 2**

Bit	Field	Section 0	Section 1
31-24	SYS_ADDR	80h (incoming System Address MSB)	C0h (incoming System Address MSB)
22-20	SYS_SIZE	6h (1 GB)	3h (128 MB)
19-18	SDRC_INTL	2h (256 bytes interleaving)	0 (No interleaving)
17-16	SDRC_ADDRSPC	0 (Unused Reserved field)	0 (Unused Reserved field)
8	SDRC_MAP	3h (Map to both EMIF0 and EMIF1)	1 (Map to EMIF0)
7-0	SDRC_ADDR	0 (SDRC address MSB)	20h (SDRC address MSB)

## 6.4 DMM/TILER Registers

Table 6-10 lists the DMM/TILER registers. For the base address of these registers.


**Table 6-10. DMM/TILER Registers**

Address Offset	Register Name	Section
0	DMM_REVISION	<a href="#">Section 6.4.1</a>
10h	DMM_SYSCONFIG	<a href="#">Section 6.4.2</a>
1Ch	DMM_LISA_LOCK	<a href="#">Section 6.4.3</a>
40h-4Ch	DMM_LISA_MAP_0-3	<a href="#">Section 6.4.4</a>
220h-224h	DMM_TILER_OR_0-1	<a href="#">Section 6.4.5</a>
410h	DMM_PAT_CONFIG	<a href="#">Section 6.4.6</a>
420h-424h	DMM_PAT_VIEW_0-3	<a href="#">Section 6.4.7</a>
440h-44Ch	DMM_PAT_VIEW_MAP_0-3	<a href="#">Section 6.4.8</a>
460h	DMM_PAT_VIEW_MAP_BASE	<a href="#">Section 6.4.9</a>
478h	DMM_PAT_IRQ_EOI	<a href="#">Section 6.4.10</a>
480h	DMM_PAT_IRQSTATUS_RAW	<a href="#">Section 6.4.11</a>
490h	DMM_PAT_IRQSTATUS	<a href="#">Section 6.4.12</a>
4A0h	DMM_PAT_IRQENABLE_SET	<a href="#">Section 6.4.13</a>
4B0h	DMM_PAT_IRQENABLE_CLR	<a href="#">Section 6.4.14</a>
4C0h-4CCh	DMM_PAT_STATUS_0-3	<a href="#">Section 6.4.15</a>
500h-530h	DMM_PAT_DESCR_0-3	<a href="#">Section 6.4.16</a>
504h-534h	DMM_PAT_AREA_0-3	<a href="#">Section 6.4.17</a>
508h-538h	DMM_PAT_CTRL_0-3	<a href="#">Section 6.4.18</a>
50Ch-53Ch	DMM_PAT_DATA_0-3	<a href="#">Section 6.4.19</a>
620h-624h	DMM_PEG_PRIO_0-1	<a href="#">Section 6.4.20</a>
640h	DMM_PEG_PRIO_PAT	<a href="#">Section 6.4.21</a>

### 6.4.1 DMM Revision Register: DMM\_REVISION

The DMM Revision register is shown in [Figure 6-57](#) and described in [Table 6-11](#).

**Figure 6-57. DMM\_REVISION Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-11. DMM\_REVISION Register Field Descriptions**

Bit	Field	Value	Description	Type
31-30	SCHEME	1	Used to distinguish between old scheme and current.	R
29-28	Reserved	0	Reserved	R
27-16	FUNC	0	Software compatibility level	R
15-11	RRTL	0	RTL Version (R)	R
10-8	XMAJOR	0	Major Revision (X)	R
7-6	CUSTOM	0	Special DMM version	R
5-0	YMINOR	8h	Minor Revision (Y)	R

### 6.4.2 DMM Clock Management Configuration: DMM\_SYSCONFIG

The DMM Clock Management Configuration register is shown in [Figure 6-58](#) and described in [Table 6-12](#).

**Figure 6-58. DMM\_SYSCONFIG Register**

31	Reserved	4	3	2	1	0
R-0				IDLEMODE	Rsvd	
R-0				R/W-2h	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-12. DMM\_SYSCONFIG Register Field Descriptions**

Bit	Field	Value	Description	Type
31-4	Reserved	0	Reserved	R
3-2	IDLEMODE	0	Configuration of the local target state management mode.	R/W
		1h	Force-idle mode. Backup mode, for debug only.	
		2h	No idle mode. Backup mode, for debug only.	
		3h	Smart-idle mode: local target's idle state eventually follows systems IDLE request.	
1-0	Reserved	0	Reserved	R

### 6.4.3 LISA Configuration Locking Register: DMM\_LISA\_LOCK

The LISA Configuration Locking register is shown in [Figure 6-59](#) and described in [Table 6-13](#).

**Figure 6-59. DMM\_LISA\_LOCK Register**

31	Reserved	1	0
R-0			LOCK
R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 6-13. DMM\_LISA\_LOCK Register Field Descriptions**

Bit	Field	Value	Description	Type
31-1	Reserved	0	Reserved	R
0	LOCK		DMM lock map	R/W
		R0	DMM_LISA_MAP__x un-locked	
		W0	No effect (clear on reset only)	
		R1	DMM_LISA_MAP__xlocked	
	W1	Locking DMM_LISA_MAP__x registers		

#### 6.4.4 DMM LISA MAP Registers: DMM\_LISA\_MAP\_0-DMM\_LISA\_MAP\_3

The DMM LISA MAP register is shown in [Figure 6-60](#) and described in [Table 6-14](#).

**Figure 6-60. DMM\_LISA\_MAP Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-14. DMM\_LISA\_MAP Registers Field Descriptions**

Bit	Field	Value	Description	Type
31-24	SYS_ADDR	0	DMM system section address MSB	R/W
23	Reserved	0	Reserved	R
22-20	SYS_SIZE	0h 1h 2h 3h 4h 5h 6h 7h	DMM system section size 16-MB section 32-MB section 64-MB section 128-MB section 256-MB section 512-MB section 1-GB section 2-GB section	R/W
19-18	SDRC_INTL	0h 1h 2h 3h	SDRAM controller interleaving mode No interleaving 128-byte interleaving 256-byte interleaving 512-byte interleaving	R/W
17-16	SDRC_ADDRSPC	0h	Reserved. Should be 0.	R/W
15-10	Reserved	0	Reserved	R
9-8	SDRC_MAP	0h 1h 2h 3h	SDRAM controller mapping Un-mapped Mapped on SDRC 0 only (not interleaved) Mapped on SDRC 1 only (not interleaved) Mapped on SDRC 0 and SDRC 1 (interleaved)	R/W
7-0	SDRC_ADDR	0h	SDRAM controller address MSB	R/W

### 6.4.5 DMM TILER Orientation Registers: DMM\_TILER\_OR0-DMM\_TILER\_OR1

The DMM TILER Orientation register is shown in [Figure 6-61](#) and described in [Table 6-15](#).

**Figure 6-61. DMM\_TILER\_OR Registers**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
W7	OR7			W6	OR6			W5	OR5			W4	OR4		
R/W-0	R/W-0			R/W-0	R/W-0			R/W-0	R/W-0			R/W-0	R/W-0		
15	14	12		11	10	8			7	6	4		3	2	0
W3	OR3			W2	OR2			W1	OR1			W0	OR0		
R/W-0	R/W-0			R/W-0	R/W-0			R/W-0	R/W-0			R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-15. DMM\_TILER\_OR Registers Field Descriptions**

Bit	Field	Value	Description	Type
31	W7	0	Write-enable for OR7 bit-field; OR7 field is unchanged	R/W
30-28	OR7	0	Orientation for initiator 8.n+7	R/W
27	W6	0	Write-enable for OR6 bit-field; OR6 field is unchanged	R/W
26-24	OR6	0	Orientation for initiator 8.n+6	R/W
23	W5	0	Write-enable for OR5 bit-field; OR5 field is unchanged	R/W
22-20	OR5	0	Orientation for initiator 8.n+5	R/W
19	W4	0	Write-enable for OR4 bit-field; OR4 field is unchanged	R/W
18-16	OR4	0	Orientation for initiator 8.n+4	R/W
15	W3	0	Write-enable for OR3 bit-field; OR3 field is unchanged	R/W
14-12	OR3	0	Orientation for initiator 8.n+3	R/W
11	W2	0	Write-enable for OR2 bit-field; OR2 field is unchanged	R/W
10-8	OR2	0	Orientation for initiator 8.n+2	R/W
7	W1	0	Write-enable for OR1 bit-field; OR1 field is unchanged	R/W
6-4	OR1	0	Orientation for initiator 8.n+1	R/W
3	W0	0	Write-enable for OR0 bit-field; OR0 field is unchanged	R/W
2-0	OR0	0	Orientation for initiator 8.n+0	R/W

### 6.4.6 DMM PAT Configuration Register: DMM\_PAT\_CONFIG

The DMM PAT Configuration register is shown in [Figure 6-62](#) and described in [Table 6-16](#).

**Figure 6-62. DMM\_PAT\_CONFIG Register**

31	Reserved			4	3	2	1	0
R-0				MODE3	MODE2	MODE1	MODE0	
				R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-16. DMM\_PAT\_CONFIG Register Field Descriptions**

Bit	Field	Value	Description	Type
31-4	Reserved	0	Reserved	R
3	MODE3	0	Mode of Refill Engine 3 0 : Normal Mode 1h : Direct LUT access	R/W
2	MODE2	0	Mode of Refill Engine 1 0 : Normal Mode 1h : Direct LUT access	R/W
1	MODE1	0	Mode of Refill Engine 2 0 : Normal Mode 1h : Direct LUT access	R/W
0	MODE0	0	Mode of Refill Engine 0 0 : Normal Mode 1h : Direct LUT access	R/W



### 6.4.7 DMM PAT View Registers: DMM\_PAT\_VIEW\_0-DMM\_PAT\_VIEW\_2

The DMM PAT View register is shown in [Figure 6-63](#) and described in [Table 6-17](#).

**Figure 6-63. DMM\_PAT\_VIEW Registers**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
W7	Rsvd	V7		W6	Rsvd	V6		W5	Rsvd	V5		W4	Rsvd	V4	
R/W-0	R-0	R/W-0		R/W-0	R-0	R/W-0		R/W-0	R-0	R/W-0		R/W-0	R-0	R/W-0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W3	Rsvd	V3		W2	Rsvd	V2		W1	Rsvd	V1		W0	Rsvd	V0	
R/W-0	R-0	R/W-0		R/W-0	R-0	R/W-0		R/W-0	R-0	R/W-0		R/W-0	R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-17. DMM\_PAT\_VIEW Registers Field Descriptions**

Bit	Field	Value	Description	Type
31	W7	0	Write-enable for V7 bit-field; V7 field is unchanged	R/W
30	Reserved	0	Reserved	R
29-28	V7	0	PAT view for initiator 8.n+7	R/W
27	W6	0	Write-enable for V6 bit-field; V6 field is unchanged	R/W
26	Reserved	0	Reserved	R
25-24	V6	0	PAT view for initiator 8.n+6	R/W
23	W5	0	Write-enable for V5 bit-field; V5 field is unchanged	R/W
22	Reserved	0	Reserved	R
21-20	V5	0	PAT view for initiator 8.n+5	R/W
19	W4	0	Write-enable for V4 bit-field; V4 field is unchanged	R/W
18	Reserved	0	Reserved	R
17-16	V4	0	PAT view for initiator 8.n+4	R/W
15	W3	0	Write-enable for V3 bit-field; V3 field is unchanged	R/W
14	Reserved	0	Reserved	R
13-12	V3	0	PAT view for initiator 8.n+3	R/W
11	W2	0	Write-enable for V2 bit-field; V2 field is unchanged	R/W
10	Reserved	0	Reserved	R
9-8	V2	0	PAT view for initiator 8.n+2	R/W
7	W1	0	Write-enable for V1 bit-field; V1 field is unchanged	R/W
6	Reserved	0	Reserved	R
5-4	V1	0	PAT view for initiator 8.n+1	R/W
3	W0	0	Write-enable for V0 bit-field; V0 field is unchanged	R/W
2	Reserved	0	Reserved	R
1-0	V0	0	PAT view for initiator 8.n+0	R/W

### 6.4.8 DMM View Map Registers: DMM\_PAT\_VIEW\_MAP\_0-DMM\_PAT\_VIEW\_MAP\_4

The DMM View Map register is shown in [Figure 6-64](#) and described in [Table 6-18](#).

**Figure 6-64. DMM\_PAT\_VIEW\_MAP Registers**

31	30	28	27	24	23	22	20	19	16
ACCESS_PAGE	Reserved		CONT_PAGE		ACCESS_32	Reserved		CONT_32	
R/W-0	R-0		R/W-0		R/W-0	R-0		R/W-0	
15	14	12	11	8	7	6	4	3	0
ACCESS_16	Reserved		CONT_16		ACCESS_8	Reserved		CONT_8	
R/W-0	R-0		R/W-0		R/W-0	R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-18. DMM\_PAT\_VIEW\_MAP Registers Field Descriptions**

Bit	Field	Value	Description	Type
31	ACCESS_PAGE	0 1	Kind of access for this page mode container Direct access, container base address given in CONT_PAGE indirect access through the LUT indexed by CONT_PAGE	R/W
30-28	Reserved	0	Reserved	R
27-24	CONT_PAGE	0	Base address of Container for page mode -or - LUT index	R/W
23	ACCESS_32	0 1	Kind of access for this 32-bit mode container Direct access, container base address given in CONT_32 indirect access through the LUT indexed by CONT_32	R/W
22-20	Reserved	0	Reserved	R
19-16	CONT_32	0	Base address of Container for 32-bit mode -or - LUT index	R/W
15	ACCESS_16	0 0 1	Kind of access for this 16-bit mode container Direct access, container base address given in CONT_16 indirect access through the LUT indexed by CONT_16	R/W
14-12	Reserved	0	Reserved	R
11-8	CONT_16	0	Base address of Container for 16-bit mode -or - LUT index	R/W
7	ACCESS_8	0 1h	Kind of access for this 8-bit mode container Direct access, container base address given in CONT_8 indirect access through the LUT indexed by CONT_8	R/W
6-4	Reserved	0	Reserved	R
3-0	CONT_8	0	Base address of Container for 8-bit mode -or - LUT index	R/W

### 6.4.9 DMM PAT View Mapping Base Address Register: DMM\_PAT\_VIEW\_MAP\_BASE

The DMM PAT View Mapping Base Address register is shown in [Figure 6-65](#) and described in [Table 6-19](#).

**Figure 6-65. DMM\_PAT\_VIEW\_MAP\_BASE Register**

31	30	0
BASEADDR	Reserved	
R/W-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-19. DMM\_PAT\_VIEW\_MAP\_BASE Register Field Descriptions**

Bit	Field	Value	Description	Type
31	BASEADDR	0	MSB of the PAT view mapping base address	R/W
30-0	Reserved	0	Reserved	R

### 6.4.10 DMM PAT End of Interrupt Register: DMM\_PAT\_IRQ\_EOI

The DMM PAT End of Interrupt register is shown in [Figure 6-66](#) and described in [Table 6-20](#). This register is per-event raw interrupt status vector. The purpose is mostly for debug. Raw status is set even if the related event is not enabled. Write 1 to set the (raw) status.

**Figure 6-66. DMM\_PAT\_IRQ\_EOI Register**

31	30	29	28	27	26	25	24
ERR_LUT_MISS3	ERR_UPD_DATA3	ERR_UPD_CTRL3	ERR_UPD_AREA3	ERR_INV_DATA3	ERR_INV_DSC3	FILL_LST3	FILL_DSC3
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
23	22	21	20	19	18	17	16
ERR_LUT_MISS2	ERR_UPD_DATA2	ERR_UPD_CTRL2	ERR_UPD_AREA2	ERR_INV_DATA2	ERR_INV_DSC2	FILL_LST2	FILL_DSC2
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
15	14	13	12	11	10	9	8
ERR_LUT_MISS1	ERR_UPD_DATA1	ERR_UPD_CTRL1	ERR_UPD_AREA1	ERR_INV_DATA1	ERR_INV_DSC1	FILL_LST1	FILL_DSC1
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
7	6	5	4	3	2	1	0
ERR_LUT_MISS0	ERR_UPD_DATA0	ERR_UPD_CTRL0	ERR_UPD_AREA0	ERR_INV_DATA0	ERR_INV_DSC0	FILL_LST0	FILL_DSC0
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-20. DMM\_PAT\_IRQ\_EOI Register Field Descriptions**

Bit	Field	Value	Description	Type
31	ERR_LUT_MISS3	0	Unexpected Access to a yet-to-be-refilled area event in area 3	R/W1S
30	ERR_UPD_DATA3	0	Data register update whilst refilling error event in area 3	R/W1S
29	ERR_UPD_CTRL3	0	Control register update whilst refilling error event in area 3	R/W1S
28	ERR_UPD_AREA3	0	Area register update whilst refilling error event in area 3	R/W1S
27	ERR_INV_DATA3	0	Invalid entry-table pointer error event in area 3	R/W1S
26	ERR_INV_DSC3	0	Invalid descriptor pointer error event in area 3	R/W1S
25	FILL_LST3	0	End of refill event for the last descriptor in area 3	R/W1S
24	FILL_DSC3	0	End of refill event for any descriptor in area 3	R/W1S
23	ERR_LUT_MISS2	0	Unexpected Access to a yet-to-be-refilled area event in area 2	R/W1S

**Table 6-20. DMM\_PAT\_IRQ\_EOI Register Field Descriptions (continued)**

Bit	Field	Value	Description	Type
22	ERR_UPD_DATA2	0	Data register update whilst refilling error event in area 2	R/W1S
21	ERR_UPD_CTRL2	0	Control register update whilst refilling error event in area 2	R/W1S
20	ERR_UPD_AREA2	0	Area register update whilst refilling error event in area 2	R/W1S
19	ERR_INV_DATA2	0	Invalid entry-table pointer error event in area 2	R/W1S
18	ERR_INV_DSC2	0	Invalid descriptor pointer error event in area 2	R/W1S
17	FILL_LST2	0	End of refill event for the last descriptor in area 2	R/W1S
16	FILL_DSC2	0	End of refill event for any descriptor in area 2	R/W1S
15	ERR_LUT_MISS1	0	Unexpected Access to a yet-to-be-refilled area event in area 1	R/W1S
14	ERR_UPD_DATA1	0	Data register update whilst refilling error event in area 1	R/W1S
13	ERR_UPD_CTRL1	0	Control register update whilst refilling error event in area 1	R/W1S
12	ERR_UPD_AREA1	0	Area register update whilst refilling error event in area 1	R/W1S
11	ERR_INV_DATA1	0	Invalid entry-table pointer error event in area 1	R/W1S
10	ERR_INV_DSC1	0	Invalid descriptor pointer error event in area 1	R/W1S
9	FILL_LST1	0	End of refill event for the last descriptor in area 1	R/W1S
8	FILL_DSC1	0	End of refill event for any descriptor in area 1	R/W1S
7	ERR_LUT_MISS0	0	Unexpected Access to a yet-to-be-refilled area event in area 0	R/W1S
6	ERR_UPD_DATA0	0	Data register update whilst refilling error event in area 0	R/W1S
5	ERR_UPD_CTRL0	0	Control register update whilst refilling error event in area 0	R/W1S
4	ERR_UPD_AREA0	0	Area register update whilst refilling error event in area 0	R/W1S
3	ERR_INV_DATA0	0	Invalid entry-table pointer error event in area 0	R/W1S
2	ERR_INV_DSC0	0	Invalid descriptor pointer error event in area 0	R/W1S
1	FILL_LST0	0	End of refill event for the last descriptor in area 0	R/W1S
0	FILL_DSC0	0	End of refill event for any descriptor in area 0	R/W1S

### 6.4.11 DMM PAT Raw Interrupt Status Register: DMM\_PAT\_IRQSTATUS\_RAW

The DMM PAT Raw Interrupt Status Register is shown in Figure 6-67 and described in Table 6-21. Per-event raw interrupt status vector. Raw status is set even if the related event is not enabled. Write 1 to set the (raw) status, mostly for debug.

**Figure 6-67. DMM\_PAT\_IRQSTATUS\_RAW Register**

31	30	29	28	27	26	25	24
ERR_LUT_MISS3	ERR_UPD_DATA3	ERR_UPD_CTRL3	ERR_UPD_AREA3	ERR_INV_DATA3	ERR_INV_DSC3	FILL_LST3	FILL_DSC3
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
23	22	21	20	19	18	17	16
ERR_LUT_MISS2	ERR_UPD_DATA2	ERR_UPD_CTRL2	ERR_UPD_AREA2	ERR_INV_DATA2	ERR_INV_DSC2	FILL_LST2	FILL_DSC2
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
15	14	13	12	11	10	9	8
ERR_LUT_MISS1	ERR_UPD_DATA1	ERR_UPD_CTRL1	ERR_UPD_AREA1	ERR_INV_DATA1	ERR_INV_DSC1	FILL_LST1	FILL_DSC1
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
7	6	5	4	3	2	1	0
ERR_LUT_MISS0	ERR_UPD_DATA0	ERR_UPD_CTRL0	ERR_UPD_AREA0	ERR_INV_DATA0	ERR_INV_DSC0	FILL_LST0	FILL_DSC0
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-21. DMM\_PAT\_IRQSTATUS\_RAW Register Field Descriptions**

Bit	Field	Value	Description	Type
31	ERR_LUT_MISS3	0	Unexpected Access to a yet-to-be-refilled area event in area 3	R/W1S
30	ERR_UPD_DATA3	0	Data register update whilst refilling error event in area 3	R/W1S
29	ERR_UPD_CTRL3	0	Control register update whilst refilling error event in area 3	R/W1S
28	ERR_UPD_AREA3	0	Area register update whilst refilling error event in area 3	R/W1S
27	ERR_INV_DATA3	0	Invalid entry-table pointer error event in area 3	R/W1S
26	ERR_INV_DSC3	0	Invalid descriptor pointer error event in area 3	R/W1S
25	FILL_LST3	0	End of refill event for the last descriptor in area 3	R/W1S
24	FILL_DSC3	0	End of refill event for any descriptor in area 3	R/W1S
23	ERR_LUT_MISS2	0	Unexpected Access to a yet-to-be-refilled area event in area 2	R/W1S
22	ERR_UPD_DATA2	0	Data register update whilst refilling error event in area 2	R/W1S
21	ERR_UPD_CTRL2	0	Control register update whilst refilling error event in area 2	R/W1S
20	ERR_UPD_AREA2	0	Area register update whilst refilling error event in area 2	R/W1S
19	ERR_INV_DATA2	0	Invalid entry-table pointer error event in area 2	R/W1S
18	ERR_INV_DSC2	0	Invalid descriptor pointer error event in area 2	R/W1S
17	FILL_LST2	0	End of refill event for the last descriptor in area 2	R/W1S
16	FILL_DSC2	0	End of refill event for any descriptor in area 2	R/W1S
15	ERR_LUT_MISS1	0	Unexpected Access to a yet-to-be-refilled area event in area 1	R/W1S
14	ERR_UPD_DATA1	0	Data register update whilst refilling error event in area 1	R/W1S
13	ERR_UPD_CTRL1	0	Control register update whilst refilling error event in area 1	R/W1S
12	ERR_UPD_AREA1	0	Area register update whilst refilling error event in area 1	R/W1S
11	ERR_INV_DATA1	0	Invalid entry-table pointer error event in area 1	R/W1S
10	ERR_INV_DSC1	0	Invalid descriptor pointer error event in area 1	R/W1S
9	FILL_LST1	0	End of refill event for the last descriptor in area 1	R/W1S
8	FILL_DSC1	0	End of refill event for any descriptor in area 1	R/W1S
7	ERR_LUT_MISS0	0	Unexpected Access to a yet-to-be-refilled area event in area 0	R/W1S

**Table 6-21. DMM\_PAT\_IRQSTATUS\_RAW Register Field Descriptions (continued)**

Bit	Field	Value	Description	Type
6	ERR_UPD_DATA0	0	Data register update whilst refilling error event in area 0	R/W1S
5	ERR_UPD_CTRL0	0	Control register update whilst refilling error event in area 0	R/W1S
4	ERR_UPD_AREA0	0	Area register update whilst refilling error event in area 0	R/W1S
3	ERR_INV_DATA0	0	Invalid entry-table pointer error event in area 0	R/W1S
2	ERR_INV_DSC0	0	Invalid descriptor pointer error event in area 0	R/W1S
1	FILL_LST0	0	End of refill event for the last descriptor in area 0	R/W1S
0	FILL_DSC0	0	End of refill event for any descriptor in area 0	R/W1S

### 6.4.12 DMM PAT Interrupt Status Register: DMM\_PAT\_IRQSTATUS

The DMM PAT Interrupt Status register is shown in [Figure 6-68](#) and described in [Table 6-22](#). Per-event "enabled" interrupt status vector. Error status is not set unless the event is enabled.

**Figure 6-68. DMM\_PAT\_IRQSTATUS Register**

31	30	29	28	27	26	25	24
ERR_LUT_MISS3	ERR_UPD_DATA3	ERR_UPD_CTRL3	ERR_UPD_AREA3	ERR_INV_DATA3	ERR_INV_DSC3	FILL_LST3	FILL_DSC3
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
23	22	21	20	19	18	17	16
ERR_LUT_MISS2	ERR_UPD_DATA2	ERR_UPD_CTRL2	ERR_UPD_AREA2	ERR_INV_DATA2	ERR_INV_DSC2	FILL_LST2	FILL_DSC2
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
15	14	13	12	11	10	9	8
ERR_LUT_MISS1	ERR_UPD_DATA1	ERR_UPD_CTRL1	ERR_UPD_AREA1	ERR_INV_DATA1	ERR_INV_DSC1	FILL_LST1	FILL_DSC1
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
7	6	5	4	3	2	1	0
ERR_LUT_MISS0	ERR_UPD_DATA0	ERR_UPD_CTRL0	ERR_UPD_AREA0	ERR_INV_DATA0	ERR_INV_DSC0	FILL_LST0	FILL_DSC0
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-22. DMM\_PAT\_IRQSTATUS Register Field Descriptions**

Bit	Field	Value	Description	Type
31	ERR_LUT_MISS3	0	Unexpected Access to a yet-to-be-refilled area event in area 3	R/W1C
30	ERR_UPD_DATA3	0	Data register update whilst refilling error event in area 3	R/W1C
29	ERR_UPD_CTRL3	0	Control register update whilst refilling error event in area 3	R/W1C
28	ERR_UPD_AREA3	0	Area register update whilst refilling error event in area 3	R/W1C
27	ERR_INV_DATA3	0	Invalid entry-table pointer error event in area 3	R/W1C
26	ERR_INV_DSC3	0	Invalid descriptor pointer error event in area 3	R/W1C
25	FILL_LST3	0	End of refill event for the last descriptor in area 3	R/W1C
24	FILL_DSC3	0	End of refill event for any descriptor in area 3	R/W1C
23	ERR_LUT_MISS2	0	Unexpected Access to a yet-to-be-refilled area event in area 2	R/W1C
22	ERR_UPD_DATA2	0	Data register update whilst refilling error event in area 2	R/W1C
21	ERR_UPD_CTRL2	0	Control register update whilst refilling error event in area 2	R/W1C
20	ERR_UPD_AREA2	0	Area register update whilst refilling error event in area 2	R/W1C
19	ERR_INV_DATA2	0	Invalid entry-table pointer error event in area 2	R/W1C
18	ERR_INV_DSC2	0	Invalid descriptor pointer error event in area 2	R/W1C
17	FILL_LST2	0	End of refill event for the last descriptor in area 2	R/W1C
16	FILL_DSC2	0	End of refill event for any descriptor in area 2	R/W1C
15	ERR_LUT_MISS1	0	Unexpected Access to a yet-to-be-refilled area event in area 1	R/W1C
14	ERR_UPD_DATA1	0	Data register update whilst refilling error event in area 1	R/W1C
13	ERR_UPD_CTRL1	0	Control register update whilst refilling error event in area 1	R/W1C
12	ERR_UPD_AREA1	0	Area register update whilst refilling error event in area 1	R/W1C
11	ERR_INV_DATA1	0	Invalid entry-table pointer error event in area 1	R/W1C
10	ERR_INV_DSC1	0	Invalid descriptor pointer error event in area 1	R/W1C
9	FILL_LST1	0	End of refill event for the last descriptor in area 1	R/W1C
8	FILL_DSC1	0	End of refill event for any descriptor in area 1	R/W1C
7	ERR_LUT_MISS0	0	Unexpected Access to a yet-to-be-refilled area event in area 0	R/W1C
6	ERR_UPD_DATA0	0	Data register update whilst refilling error event in area 0	R/W1C

**Table 6-22. DMM\_PAT\_IRQSTATUS Register Field Descriptions (continued)**

Bit	Field	Value	Description	Type
5	ERR_UPD_CTRL0	0	Control register update whilst refilling error event in area 0	R/W1C
4	ERR_UPD_AREA0	0	Area register update whilst refilling error event in area 0	R/W1C
3	ERR_INV_DATA0	0	Invalid entry-table pointer error event in area 0	R/W1C
2	ERR_INV_DSC0	0	Invalid descriptor pointer error event in area 0	R/W1C
1	FILL_LST0	0	End of refill event for the last descriptor in area 0	R/W1C
0	FILL_DSC0	0	End of refill event for any descriptor in area 0	R/W1C



### 6.4.13 DMM PAT Interrupt Enable Register: **DMM\_PAT\_IRQENABLE\_SET**

The DMM PAT Interrupt Enable register is shown in [Figure 6-69](#) and described in [Table 6-23](#). Per-event interrupt enable bit vector. Write 1 to set (enable interrupt).

**Figure 6-69. DMM\_PAT\_IRQENABLE\_SET Register**

31	30	29	28	27	26	25	24
ERR_LUT_MISS3	ERR_UPD_DATA3	ERR_UPD_CTRL3	ERR_UPD_AREA3	ERR_INV_DATA3	ERR_INV_DSC3	FILL_LST3	FILL_DSC3
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
23	22	21	20	19	18	17	16
ERR_LUT_MISS2	ERR_UPD_DATA2	ERR_UPD_CTRL2	ERR_UPD_AREA2	ERR_INV_DATA2	ERR_INV_DSC2	FILL_LST2	FILL_DSC2
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
15	14	13	12	11	10	9	8
ERR_LUT_MISS1	ERR_UPD_DATA1	ERR_UPD_CTRL1	ERR_UPD_AREA1	ERR_INV_DATA1	ERR_INV_DSC1	FILL_LST1	FILL_DSC1
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0
7	6	5	4	3	2	1	0
ERR_LUT_MISS0	ERR_UPD_DATA0	ERR_UPD_CTRL0	ERR_UPD_AREA0	ERR_INV_DATA0	ERR_INV_DSC0	FILL_LST0	FILL_DSC0
R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0	R/W1S-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-23. DMM\_PAT\_IRQENABLE\_SET Register Field Descriptions**

Bit	Field	Value	Description	Type
31	ERR_LUT_MISS3	0	Unexpected Access to a yet-to-be-refilled area event in area 3	R/W1S
30	ERR_UPD_DATA3	0	Data register update whilst refilling error event in area 3	R/W1S
29	ERR_UPD_CTRL3	0	Control register update whilst refilling error event in area 3	R/W1S
28	ERR_UPD_AREA3	0	Area register update whilst refilling error event in area 3	R/W1S
27	ERR_INV_DATA3	0	Invalid entry-table pointer error event in area 3	R/W1S
26	ERR_INV_DSC3	0	Invalid descriptor pointer error event in area 3	R/W1S
25	FILL_LST3	0	End of refill event for the last descriptor in area 3	R/W1S
24	FILL_DSC3	0	End of refill event for any descriptor in area 3	R/W1S
23	ERR_LUT_MISS2	0	Unexpected Access to a yet-to-be-refilled area event in area 2	R/W1S
22	ERR_UPD_DATA2	0	Data register update whilst refilling error event in area 2	R/W1S
21	ERR_UPD_CTRL2	0	Control register update whilst refilling error event in area 2	R/W1S
20	ERR_UPD_AREA2	0	Area register update whilst refilling error event in area 2	R/W1S
19	ERR_INV_DATA2	0	Invalid entry-table pointer error event in area 2	R/W1S
18	ERR_INV_DSC2	0	Invalid descriptor pointer error event in area 2	R/W1S
17	FILL_LST2	0	End of refill event for the last descriptor in area 2	R/W1S
16	FILL_DSC2	0	End of refill event for any descriptor in area 2	R/W1S
15	ERR_LUT_MISS1	0	Unexpected Access to a yet-to-be-refilled area event in area 1	R/W1S
14	ERR_UPD_DATA1	0	Data register update whilst refilling error event in area 1	R/W1S
13	ERR_UPD_CTRL1	0	Control register update whilst refilling error event in area 1	R/W1S
12	ERR_UPD_AREA1	0	Area register update whilst refilling error event in area 1	R/W1S
11	ERR_INV_DATA1	0	Invalid entry-table pointer error event in area 1	R/W1S
10	ERR_INV_DSC1	0	Invalid descriptor pointer error event in area 1	R/W1S
9	FILL_LST1	0	End of refill event for the last descriptor in area 1	R/W1S
8	FILL_DSC1	0	End of refill event for any descriptor in area 1	R/W1S
7	ERR_LUT_MISS0	0	Unexpected Access to a yet-to-be-refilled area event in area 0	R/W1S
6	ERR_UPD_DATA0	0	Data register update whilst refilling error event in area 0	R/W1S

**Table 6-23. DMM\_PAT\_IRQENABLE\_SET Register Field Descriptions (continued)**

Bit	Field	Value	Description	Type
5	ERR_UPD_CTRL0	0	Control register update whilst refilling error event in area 0	R/W1S
4	ERR_UPD_AREA0	0	Area register update whilst refilling error event in area 0	R/W1S
3	ERR_INV_DATA0	0	Invalid entry-table pointer error event in area 0	R/W1S
2	ERR_INV_DSC0	0	Invalid descriptor pointer error event in area 0	R/W1S
1	FILL_LST0	0	End of refill event for the last descriptor in area 0	R/W1S
0	FILL_DSC0	0	End of refill event for any descriptor in area 0	R/W1S

#### 6.4.14 DMM PAT Interrupt Disable Register: DMM\_PAT\_IRQENABLE\_CLR

The DMM PAT Interrupt Disable register is shown in Figure 6-70 and described in Table 6-24. Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt).

**Figure 6-70. DMM\_PAT\_IRQENABLE\_CLR Register**

31	30	29	28	27	26	25	24
ERR_LUT_MISS3	ERR_UPD_DATA3	ERR_UPD_CTRL3	ERR_UPD_AREA3	ERR_INV_DATA3	ERR_INV_DSC3	FILL_LST3	FILL_DSC3
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
23	22	21	20	19	18	17	16
ERR_LUT_MISS2	ERR_UPD_DATA2	ERR_UPD_CTRL2	ERR_UPD_AREA2	ERR_INV_DATA2	ERR_INV_DSC2	FILL_LST2	FILL_DSC2
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
15	14	13	12	11	10	9	8
ERR_LUT_MISS1	ERR_UPD_DATA1	ERR_UPD_CTRL1	ERR_UPD_AREA1	ERR_INV_DATA1	ERR_INV_DSC1	FILL_LST1	FILL_DSC1
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
7	6	5	4	3	2	1	0
ERR_LUT_MISS0	ERR_UPD_DATA0	ERR_UPD_CTRL0	ERR_UPD_AREA0	ERR_INV_DATA0	ERR_INV_DSC0	FILL_LST0	FILL_DSC0
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-24. DMM\_PAT\_IRQENABLE\_CLR Register Field Descriptions**

Bit	Field	Value	Description	Type
31	ERR_LUT_MISS3	0	Unexpected Access to a yet-to-be-refilled area event in area 3	R/W1C
30	ERR_UPD_DATA3	0	Data register update whilst refilling error event in area 3	R/W1C
29	ERR_UPD_CTRL3	0	Control register update whilst refilling error event in area 3	R/W1C
28	ERR_UPD_AREA3	0	Area register update whilst refilling error event in area 3	R/W1C
27	ERR_INV_DATA3	0	Invalid entry-table pointer error event in area 3	R/W1C
26	ERR_INV_DSC3	0	Invalid descriptor pointer error event in area 3	R/W1C
25	FILL_LST3	0	End of refill event for the last descriptor in area 3	R/W1C
24	FILL_DSC3	0	End of refill event for any descriptor in area 3	R/W1C
23	ERR_LUT_MISS2	0	Unexpected Access to a yet-to-be-refilled area event in area 2	R/W1C
22	ERR_UPD_DATA2	0	Data register update whilst refilling error event in area 2	R/W1C
21	ERR_UPD_CTRL2	0	Control register update whilst refilling error event in area 2	R/W1C
20	ERR_UPD_AREA2	0	Area register update whilst refilling error event in area 2	R/W1C
19	ERR_INV_DATA2	0	Invalid entry-table pointer error event in area 2	R/W1C
18	ERR_INV_DSC2	0	Invalid descriptor pointer error event in area 2	R/W1C
17	FILL_LST2	0	End of refill event for the last descriptor in area 2	R/W1C
16	FILL_DSC2	0	End of refill event for any descriptor in area 2	R/W1C
15	ERR_LUT_MISS1	0	Unexpected Access to a yet-to-be-refilled area event in area 1	R/W1C
14	ERR_UPD_DATA1	0	Data register update whilst refilling error event in area 1	R/W1C
13	ERR_UPD_CTRL1	0	Control register update whilst refilling error event in area 1	R/W1C
12	ERR_UPD_AREA1	0	Area register update whilst refilling error event in area 1	R/W1C
11	ERR_INV_DATA1	0	Invalid entry-table pointer error event in area 1	R/W1C
10	ERR_INV_DSC1	0	Invalid descriptor pointer error event in area 1	R/W1C
9	FILL_LST1	0	End of refill event for the last descriptor in area 1	R/W1C
8	FILL_DSC1	0	End of refill event for any descriptor in area 1	R/W1C
7	ERR_LUT_MISS0	0	Unexpected Access to a yet-to-be-refilled area event in area 0	R/W1C
6	ERR_UPD_DATA0	0	Data register update whilst refilling error event in area 0	R/W1C


**Table 6-24. DMM\_PAT\_IRQENABLE\_CLR Register Field Descriptions (continued)**

Bit	Field	Value	Description	Type
5	ERR_UPD_CTRL0	0	Control register update whilst refilling error event in area 0	R/W1C
4	ERR_UPD_AREA0	0	Area register update whilst refilling error event in area 0	R/W1C
3	ERR_INV_DATA0	0	Invalid entry-table pointer error event in area 0	R/W1C
2	ERR_INV_DSC0	0	Invalid descriptor pointer error event in area 0	R/W1C
1	FILL_LST0	0	End of refill event for the last descriptor in area 0	R/W1C
0	FILL_DSC0	0	End of refill event for any descriptor in area 0	R/W1C

### 6.4.15 DMM PAT Status Registers: DMM\_PAT\_STATUS\_0-DMM\_PAT\_STATUS\_3

The DMM PAT Status register is shown in [Figure 6-71](#) and described in [Table 6-25](#).

**Figure 6-71. DMM\_PAT\_STATUS Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-25. DMM\_PAT\_STATUS Registers Field Descriptions**


Bit	Field	Value	Description	Type
31-25	Reserved	0	Reserved	R
24-16	CNT	0	Counter of remaining lines to re-load for engine n	R
15-10	ERROR	0	No error	R
		1h	Invalid descriptor provided	
		2h	Invalid data pointer provided	
		4h	Unexpected area register update whilst refilling	
		8h	Unexpected control register update whilst refilling	
		10h	Unexpected data register update whilst refilling	
		20h	Unexpected access to a yet-to-be-refilled location	
9-8	Reserved	0	Reserved	R
7	BYPASSED	0	Engine n is bypassed. Direct access to the LUT is provided.	R
6-4	Reserved	0	Reserved	R
3	DONE	0	Area reloading finished for engine n	R
2	RUN	0	Area currently reloading for engine n	R
1	VALID	0	Valid area description for engine n	R
0	READY	1	Area registers ready for engine n	R

### 6.4.16 DMM PAT Descriptor Registers: DMM\_PAT\_DESCR\_0-DMM\_PAT\_DESCR\_3

The DMM PAT Descriptor register is shown in [Figure 6-72](#) and described in [Table 6-26](#).

- Physical address of the next table refill descriptor
- Writing to this register aborts the current ongoing area reload
- Write also resets the corresponding DMM\_PAT\_AREA\_x, DMM\_PAT\_CTRL\_x and DMM\_PAT\_DATA\_x registers
- The descriptor address must be in the DDR and not any other internal memory

**Figure 6-72. DMM\_PAT\_DESCR Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 6-26. DMM\_PAT\_DESCR Registers Field Descriptions**

Bit	Field	Value	Description	Type
31-4	ADDR	0	Physical address of the next table refill descriptor.	R/W
3-0	Reserved	0	Reserved	R

### 6.4.17 DMM PAT Area Geometry Registers: DMM\_PAT\_AREA\_0-DMM\_PAT\_AREA\_3

The DMM PAT Area Geometry register is shown in [Figure 6-73](#) and described in [Table 6-27](#).

**Figure 6-73. DMM\_PAT\_AREA Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 6-27. DMM\_PAT\_AREA Registers Field Descriptions**

Bit	Field	Value	Description	Type
31	Reserved	0	Reserved	R
30-24	Y1	0	Y-coordinate of the bottom right corner of the PAT area	R/W
23-16	X1	0	X-coordinate of the bottom right corner of the area	R/W
15	Reserved	0	Reserved	R
14-8	Y0	0	Y-coordinate of the top left corner of the PAT area	R/W
7-0	X0	0	X-coordinate of the top left corner of the PAT area	R/W

### 6.4.18 DMM PAT Control Registers: DMM\_PAT\_CTRL\_0-DMM\_PAT\_CTRL\_3

The DMM PAT Control register is shown in [Figure 6-74](#) and described in [Table 6-28](#).

**Figure 6-74. DMM\_PAT\_CTRL Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-28. DMM\_PAT\_CTRL Registers Field Descriptions**


Bit	Field	Value	Description	Type
31-28	INITIATOR	0	CONT_ID of the initiator for synchronisation	R/W
27-17	Reserved	0	Reserved	R
16	SYNC	0 1	DMM PAT table reload synchronisation Not synchronized Synchronized	R/W
15-10	Reserved	0	Reserved	R
9-8	LUT_ID	0	PAT LUT index	R/W
7	Reserved	0	Reserved	R
6-4	DIRECTION	0	Direction of this PAT table refill	R/W
3-1	Reserved	0	Reserved	R
0	START	0	Starting a PAT table refill	R/W

### 6.4.19 DMM PAT Area Entry Data Registers: DMM\_PAT\_DATA\_0-DMM\_PAT\_DATA\_3

The DMM PAT Area Entry Data register is shown in [Figure 6-75](#) and described in [Table 6-29](#).

- Physical address of the current table refill entry data
- The entry data table must in the DDR and the address should be 32 bytes aligned

**Figure 6-75. DMM\_PAT\_DATA Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-29. DMM\_PAT\_DATA Registers Field Descriptions**

Bit	Field	Value	Description	Type
31-4	ADDR	0	Physical address of the current table refill entry data or single actual entry data when in manual mode	R/W
3-0	Reserved	0	Reserved	R

### 6.4.20 DMM PEG Priority Registers: DMM\_PEG\_PRIO\_0-DMM\_PEG\_PRIO\_1

The DMM PEG Priority register is shown in [Figure 6-76](#) and described in [Table 6-30](#).

**Figure 6-76. DMM\_PEG\_PRIO Registers**

31	30	28	27	26	24	23	22	20	19	18	16		
W7	P7		W6	P6		W5	P5		W4	P4			
R/W-0	R/W-4h		R/W-0	R/W-4h		R/W-0	R/W-4h		R/W-0	R/W-4h			
15	14	13	12	11	10	9	8	7	6	4	3	2	0
W3	P3		W2	P2		W1	P1		W0	P0			
R/W-0	R/W-4h		R/W-0	R/W-4h		R/W-0	R/W-4h		R/W-0	R/W-4h			

LEGEND: R/W = Read/Write; R = Read only; n = 0 for the first priority register; n = 1 for the second priority register

**Table 6-30. DMM\_PEG\_PRIO Registers Field Descriptions**

Bit	Field	Value	Description	Type
31	W7	0	Write-enable for P7 bit-field; P7 field is updated	R/W
30-28	P7	4h	Priority for initiator 8.n+7	R/W
27	W6	0	Write-enable for P6 bit-field; P6 field is updated	R/W
26-24	P6	4h	Priority for initiator 8.n+6	R/W
23	W5	0	Write-enable for P5 bit-field; P5 field is updated	R/W
22-20	P5	4h	Priority for initiator 8.n+5	R/W
19	W4	0	Write-enable for P4 bit-field; P4 field is updated	R/W
18-16	P4	4h	Priority for initiator 8.n+4	R/W
15	W3	0	Write-enable for P3 bit-field; P3 field is updated	R/W
14-12	P3	4h	Priority for initiator 8.n+3	R/W
11	W2	0	Write-enable for P2 bit-field; P2 field is updated	R/W
10-8	P2	4h	Priority for initiator 8.n+2	R/W
7	W1	0	Write-enable for P1 bit-field; P1 field is updated	R/W
6-4	P1	4h	Priority for initiator 8.n+1	R/W
3	W0	0	Write-enable for P0 bit-field; P0 field is updated	R/W
2-0	P0	4h	Priority for initiator 8.n	R/W

### 6.4.21 DMM PEG Priority Registers for PAT: DMM\_PEG\_PRIO\_PAT

The DMM PEG Priority register for PAT is shown in [Figure 6-77](#) and described in [Table 6-31](#). The DMM PEG Priority register is for the internal PAT engine.

**Figure 6-77. DMM\_PEG\_PRIO\_PAT Register**

31	Reserved		4	3	2	0
R-0				W_PAT	P_PAT	
				R/W-0	R/W-4h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 6-31. DMM\_PEG\_PRIO\_PAT Register Field Descriptions**

Bit	Field	Value	Description	Type
31-4	Reserved	0	Reserved	R
3	W_PAT	0	Write-enable for P_PAT bit-field; P_PAT field is updated	R/W
2-0	P_PAT	4h	Priority for PAT engine.	R/W



## DDR2/3 Memory Controller

---

---

This document describes the DDR2/3 memory controller specifications and general information.

Topic	Page
7.1 Introduction .....	1004
7.2 Architecture .....	1004
7.3 DDR PHY .....	1023
7.4 Electrical Characteristics Control .....	1025
7.5 DDR2/3 SDRAM Memory Initialization .....	1027
7.6 Interfacing the DDR2/3 Memory Controller to DDR Memory Devices .....	1030
7.7 DDR2/3 SDRAM Device Configuration Steps .....	1039
7.8 DDR2/3 Configuration Registers .....	1040

## 7.1 Introduction

This document describes the DDR2/3 memory controller specifications and general information.

### 7.1.1 Purpose of the Peripheral

The DDR2/3 memory controller is used to interface with JESD79-2E/JESD79-3C standard-compliant DDR2/3 SDRAM devices, respectively. Memory types such as DDR1 SDRAM, SDR SDRAM, SBSRAM, and asynchronous memories are not supported.

### 7.1.2 Features Supported

The DDR2/3 memory controller supports the following features:

- JESD79-2E standard compliant DDR2 SDRAM
- JESD79-3C standard compliant DDR3 SDRAM
- 1024 Mbyte memory space
- Data bus width of 32 or 16 bits
- CAS latencies(DDR2): 3,4,5,6 and 7
- CAS latencies(DDR3): 5,6,7,8,9,10 and 11
- Internal banks DDR2/3: 1,2,4,8
- Capable of supporting two chip select signals (refer to the device data manual for the exact number of chip selects supported)
- Burst length:8
- Burst type: Sequential
- Page sizes: 256, 512, 1024 and 2048 word
- SDRAM auto-initialization on configuration change
- Self-refresh and power-down modes for low power
- Periodic ZQ calibration (DDR3 only)
- Self-refresh mode
- Prioritized refresh
- Programmable refresh rate and backlog counter
- Programmable timing parameters
- Little endian
- Write/read leveling (calibration) and data eye training
- Support for fly-by topology board routing for DDR3 interfaces via leveling
- ODT on DDR2 and DDR3
- Class of service support


### 7.1.3 Features Not Supported

- DDR1, LPDDR1, and LPDDR2 memory types
- Burst Length other than 8
- Interleave burst type
- OCD calibration for DDR2
- DDR3 burst chop support

## 7.2 Architecture

[Figure 7-1](#) shows the DDR subsystem interconnection to the rest of the system and the data paths. This chapter focuses only on the DDR subsystem and various sub-blocks inside the DDR subsystem.


Figure 7-1. DDR Block Diagram



### 7.2.1 Signal Descriptions

The DDR2/3 memory controller signals are shown in [Figure 7-2](#) and described in [Table 7-1](#). The following features are included:

- The maximum width for the data bus (DDR[0]\_D[31:0]) is 32-bits
- The address bus (DDR[0]\_A[14:0]) is 15-bits wide with an additional 3-bank address pins (DDR[0]\_BA[2:0])
- Two differential output clocks (DDR[0]\_CLK and  $\overline{\text{DDR[0]_CLK}}$  driven by internal clock sources
- Command signals: Row and column address strobe ( $\overline{\text{DDR[0]_RAS}}$  and  $\overline{\text{DDR[0]_CAS}}$ ), write enable strobe ( $\overline{\text{DDR[0]_WE}}$ ), data strobe (DDR[0]\_DQS[3:0] and  $\overline{\text{DDR[0]_DQS[3:0]}}$ ), and data mask (DDR[0]\_DQM[3:0]).
- Two chip-select signals ( $\overline{\text{DDR[0]_CS[1:0]}}$ ) and one clock enable signal (DDR[0]\_CKE)
- Two on-die termination output signals (DDR[0]\_ODT[0])

**Figure 7-2. DDR2/3 Memory Controller Signals**

**Table 7-1. DDR2/3 Memory Controller Signal Descriptions**

Pin	Description
DDR[0]_D[31:0]	Bidirectional data bus. Input for data reads and output for data writes.
DDR[0]_A[15:0]	External address output.
$\overline{\text{DDR[0]_CS[0]}}$	Chip select output. Allows two banks of DDR2/3.
DDR[0]_DQM[3:0]	Active-low output data mask.
DDR[0]_CLK/ $\overline{\text{DDR[0]_CLK}}$	Differential clock outputs. All DDR2/3 interface signals are synchronous to these clocks.
DDR[0]_CKE	Clock enable. Used to select power-down and self-refresh operations.
$\overline{\text{DDR[0]_CAS}}$	Active-low column address strobe.
$\overline{\text{DDR[0]_RAS}}$	Active-low row address strobe.
$\overline{\text{DDR[0]_WE}}$	Active-low write enable.
DDR[0]_DQS[3:0]/ $\overline{\text{DDR[0]_DQS[3:0]}}$	Differential data strobe bidirectional signals. Edge-aligned inputs on reads and center-aligned outputs on writes.
DDR[0]_ODT[0]	ODT[0] On-die termination signals to external DDR2/3 SDRAM per chip select.
DDR[0]_BA[2:0]	Bank-address control outputs.
VREFSSTL_DDR[0]	Memory Controller reference voltage. This voltage must be supplied externally. See the device-specific data manual for more details.
DDR[0]_VTP	DDR2/3 VTP Compensation Resistor Connection.
DDR[0]_RST	Reset output. Asynchronous reset for DDR3 devices.

## 7.2.2 Memory Map

Please see the device-specific data manual for information describing the device memory map.

## 7.2.3 Clock Control

The DDR2/3 clock is derived directly from the DDR PLL's VCO output. The frequency of DDR[0]\_CLK can be determined by using the following formula:

$$\text{DDR[0]_CLK frequency} = (\text{DDRPLL input clock frequency} \times \text{multiplier}) / ((\text{pre-divider} + 1) \times \text{post-divider})$$

The second output clock of the DDR2/3 memory controller  $\overline{\text{DDR[0]_CLK}}$ , is the inverse of DDR[0]\_CLK. You can change the multiplier, pre-divider and post-divider to get the desired DDR[0]\_CLK frequency.

Where  $x=0,1$

For detailed information on DDRPLL, see the chip level resources.


## 7.2.4 DDR2/3 Memory Controller Subsystem Overview

The DDR2/3 memory controller can gluelessly interface to most standard DDR2/3 SDRAM devices and supports such features as self-refresh mode and prioritized refresh. In addition, it provides flexibility through programmable parameters such as the refresh rate, CAS latency, and many SDRAM timing parameters. The DDR2/3 subsystem consists of the following:

- DDR2/3 memory controller
- Command macro
- Data macro
- VTP controller macro
- IO's for DQS gate

The subsystem supports JEDEC standard-compliant DDR2 and DDR3 devices. It does not support CAS latency of two for DDR2 due to data and command macro limitations. It supports a 128-bit wide OCP interface on the core side for programmability. The subsystem can be used to connect to 16- or 32-bit memory devices.

[Figure 7-3](#) shows the DDR2/3 subsystem block diagram.

**Figure 7-3. DDR2/3 Subsystem Block Diagram**


Where

fifo\_we\_out = DQS enable output for timing match between DQS and system (Memory) clock.


fifo\_we\_in = DQS enable input for timing match between DQS and system (Memory) clock.

#### 7.2.4.1 DDR2/3 Memory Controller Interface

To move data efficiently from on-chip resources to the external DDR2/3 SDRAM device, the DDR2/3 memory controller makes use of a command FIFO, a write data FIFO, a return command FIFO, and two read data FIFOs. The purpose of each FIFO is described below.

Figure 7-4 shows the block diagram of the DDR2/3 memory controller FIFOs. Commands, write data, and read data arrive at the DDR2/3 memory controller parallel to each other. The same peripheral bus is used to write and read data from external memory as well as internal memory-mapped registers.

Figure 7-4. DDR2/3 Memory Controller FIFO Block Diagram



The command FIFO stores all the commands coming in on the OCP command interface.

The Write Data FIFO stores the write data for all the write transactions coming in on the OCP write data interface.

The Return Command FIFO stores all the return transactions that are to be issued to the OCP return interface. These include the write status return and the read data return commands.

There are two Read Data FIFOs that store the read data to be sent to the OCP return interface. One Read Data FIFO stores read data from the memory mapped registers and other Read Data FIFO stores read data from external memory.

**7.2.4.2 Data Macro**

The data macro consists of eight data channels, one pair of complementary strobes (one pair for 8 bits of data), and one data mask channel (one for eight bits of data).

The data macros consists of PHY data macro, DLLs and IOs integrated into a macro.

The data macro is a bidirectional interface. It is used to transmit data from the memory controller to the external memory chip during a write operation and receive data from memory and transmit it to the memory controller during a read operation.

During a write operation, the data macro translates 32/16-bit words from memory controller to 8-bit words and transmits them at double the bit rate to the memory along with the strobe. The strobe is center-aligned to the data. Data can be prevented from writing to the memory using data mask signal.

During a read operation, the data macro receives 8-bit DDR data along with the strobe and converts it to 32/16-bit words and transmits them to the memory controller along with the read-valid signals.

### 7.2.4.3 Command Macro

It consists of the PHY command macro, DLLs and the IOs integrated together. The command macro acts as a unidirectional macro that transmits address and control bits from memory controller to the memory chip. The clocks `DDR[0]_CLK` and `DDR[0]_CLK` are used by the memory to register the command and address transmitted on the transmit channels. All address and control signals are transmitted clock-centered with respect to `DDR[0]_CLK` and `DDR[0]_CLK`. The memory, on the positive edge of `DDR[0]_CLK` and the negative edge of `DDR[0]_CLK[x]`, samples all address and control signals.

### 7.2.4.4 VTP Controller Macro

The VTP controller macro evaluates silicon performance at current voltage, temperature, and process (VTP) to enable IO drivers to set constant predetermined output driver impedance. The controller operates by comparing driver impedances to the external reference resistor and adjusting driver impedance to obtain an impedance match. The VTP controller supports the following features:

- The VTP controller generates information regarding the voltage, temperature, and process(VTP) on a chip to be shared with the device's IO drivers
- Requires a clock input from the core running at 20 MHz or less
- Requires 56 clock cycles to guarantee the VTP outputs are initially set after reset is removed
- Can be used in static or dynamic update mode of operation
- The VTP controller has internal noise filtering which allows it to control spurious update requests due to noise

Impedance of the drivers and terminations must be updated often even while in operation. In such scenarios where voltage and temperature are variables VTP macro can be configured in dynamic update mode. In contrast, static mode of operation does not allow dynamic calibration of IO impedance, and hence consumes lesser power compared to dynamic update mode.

It is possible that under noisy conditions, dynamic update controller can generate too frequent update requests. Noise can cause the controller to request a change in the impedance that can again be quickly reversed on subsequent clock cycles. To prevent the controller from making excessive numbers of impedance changes, a digital filter is included which can be configured to regulate the update rate. For example, if the user configures the filter value as `F2=0,F1=1` and `F0=1`, then an impedance update will be performed only if four successive update requests are generated from the VTP controller. It is recommended to use a filter value of `011'b`.

Table 7-2 shows the configuration details of the digital filter.

**Table 7-2. Digital Filter Configuration**

F2	F1	F0	Description
0	0	0	Off
0	0	1	Update on 2 consecutive update requests
0	1	0	Update on 3 consecutive update requests
0	1	1	Update on 4 consecutive update requests
1	0	0	Update on 5 consecutive update requests
1	0	1	Update on 6 consecutive update requests
1	1	0	Update on 7 consecutive update requests



**Table 7-2. Digital Filter Configuration (continued)**

F2	F1	F0	Description
1	1	1	Update on 8 consecutive update requests

#### 7.2.4.5 DQS-Gate IOs

To effectively model the I/O delay on the DQS gating signal during a read request (the DQS receiver and the CLK driver I/Os), the signal is expected to be looped on a single I/O connecting `fifo_we_in` to `fifo_we_out`. The board and memory delay, being fairly constant across PTV variations, are calibrated within the IDID using a compensated delay line. The loop-back is done at the die level without bringing the signals out to the package level. Each data macro supports delay compensation independent of each other.

The data and command macros are responsible for system level flight time compensation. The following controls are supported by the DDR2/3 controller subsystem.

- Aligning DDR[0]\_DQS w.r.t DDR[0]\_CLK during Write Cycle: For DDR3 operation, initiate the write leveling state machine on each rank in turn to capture the proper delay settings to align DDR[0]\_DQS with DDR[0]\_CLK clock for each memory chip. To do this in a manual way, write to the control register that controls the delay of DDR[0]\_DQS vs DDR[0]\_CLK clock position. To produce a given amount of skew to center the DDR[0]\_DQS vs. Clock at the SDRAM the following register can be programmed.

Data Macro 0/1/2/3 Write DQS Slave Ratio Register= $256 \times ((\text{command delay}) - [\text{DDR}[0]_{\text{DQS}} \text{ delay}]) / \text{DDR}[0]_{\text{CLK}} \text{ clock period}$ .

- Aligning ADDR/CMD w.r.t DDR[0]\_CLK
- Aligning DDR[0]\_DQ[31:0] w.r.t DDR[0]\_DQS during write operation
- Offset DDR[0]\_D[31:0] w.r.t DDR[0]\_DQS during read operation
- Align FIFO WE window

#### 7.2.5 Address Mapping

Each DDR2/3 memory controller views external DDR2/3 SDRAM as one continuous block of memory. This statement is true regardless of the number of memory devices located on the chip select space. The DDR2/3 memory controller receives DDR2/3 memory access requests along with a 32-bit logical address from the rest of the system. In turn, this memory controller uses the logical address to generate a row/page, column, and bank address for the DDR2/3 SDRAM. The number of column, row, and bank address bits used is determined by the IBANK, RSIZE, and PAGESIZE fields (see [Table 7-3](#)). The DDR2/3 memory controller uses up to 15 bits for the row/page address.

**Table 7-3. IBANK, RSIZE and PAGESIZE Fields Information**

Bit Field	Bit Value	Bit Description
RSIZE		Defines the number of address lines to be connected to DDR2/3 memory device
	0	9 row bits
	1h	10 row bits
	2h	11 row bits
	3h	12 row bits
	4h	13 row bits
	5h	14 row bits
PAGESIZE	6h	15 row bits
		Defines the page size of each page of the external DDR2/3 memory device
	0	256 words (requires 8 column address bits)
	1h	512 words (requires 9 column address bits)
	2h	1024 words (requires 10 column address bits)
IBANK	3h	2048 words (requires 11 column address bits)
		Defines the number of internal banks on the external DDR2/3 memory device

**Table 7-3. IBANK, RSIZE and PAGESIZE Fields Information (continued)**

Bit Field	Bit Value	Bit Description
	0	1 bank
	1h	2 banks
	2h	4 banks
	3h	8 banks
EBANK		Defines whether DDR2/3 memory controller accesses will use 1 or 2 chip selects
	0	CS0 only
	1h	CS0, CS1

When addressing SDRAM, if the IBANK\_POS field in the SDRAM Config register is set to 0, and the EBANK\_POS field in the SDRAM Config 2 register is also set to 0, the DDR2/3 memory controller uses the three fields, IBANK, EBANK and PAGESIZE in the SDRAM Config register to determine the mapping from source address to SDRAM row, column, bank, and chip select.

If the IBANK\_POS field in the SDRAM Config register is set to 1, 2, or 3, or the EBANK\_POS field in the SDRAM Config 2 register is set to 1, the DDR2/3 memory controller uses the four fields - IBANK, EBANK, PAGESIZE, and ROWSIZE in the SDRAM Config register to determine the mapping from source address to SDRAM row, column, bank, and chip select.

In all cases, the DDR2/3 memory controller considers its SDRAM address space to be a single logical block, regardless of the number of physical devices or whether the devices are mapped across 1 or 2 memory controller chip selects.

#### 7.2.5.1 Address Mapping when IBANK\_POS=0 and EBANK\_POS=0

For IBANK\_POS=0 and EBANK\_POS=0, the effect of address mapping scheme is that, as the source address increments across DDR2/3 memory device page boundaries, the DDR2/3 controller moves onto the same page in the next bank in the current device  $\overline{\text{DDR}}[0]_{\text{CS}}[0]$ . This movement along the banks of the current proceeds to the same page in the next device (if EBANK=1,  $\overline{\text{DDR}}[0]_{\text{CS}}[1]$ ) and proceeds through the same page in all its banks before moving over to the next page in the first device ( $\overline{\text{DDR}}[0]_{\text{CS}}[0]$ ). The DDR2/3 controller exploits this traversal across internal banks and chip selects while remaining on the same page, to maximize the number of open DDR2/3 memory device banks within the overall memory device space.

Thus, the DDR2/3 controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, and can interleave among all of them.

**Table 7-4. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=0 and EBANK\_POS=0**

Logical Address			
Row Address	Chip Select	Bank Address	Column Address
	# of bits defined by EBANK of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
15 bits	EBANK=0 => 0 bits	IBANK=0 => 0 bits	PAGESIZE=0 => 8 bits
	EBANK=1 => 1 bit	IBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
		IBANK=2 => 2 bits	PAGESIZE=2 => 10 bits
		IBANK=3 => 3 bits	PAGESIZE=3 => 11 bits

#### 7.2.5.2 Address Mapping when IBANK\_POS= 1 and EBANK\_POS = 0

For IBANK\_POS= 1 and EBANK\_POS = 0, the interleaving of banks within a device (per chip select) is limited to four banks. However, it can still interleave banks between the two chip selects. Thus, the DDR2/3 controller can keep a maximum of 16 banks (8 internal banks across two chip selects) open at a time, but can only interleave among eight of them.

**Table 7-5. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=1 and EBANK\_POS=0**

Logical Address				
Bank Address[2]	Row Address	Chip Select	Bank Address[1:0]	Column Address
# of bits defined by IBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by EBANK of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
IBANK=0 => 0 bits	RSIZE=0 => 9 bits	EBANK=0 => 0 bits	IBANK=0 => 0 bits	PAGESIZE=0 => 8 bits
IBANK=1 => 0 bits	RSIZE=1 => 10 bits	EBANK=1 => 1 bit	IBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
IBANK=2 => 0 bits	RSIZE=2 => 11 bits		IBANK=2 => 2 bits	PAGESIZE=2 => 10 bits
IBANK=3 => 1 bit	RSIZE=3 => 12 bits		IBANK=3 => 3 bits	PAGESIZE=3 => 11 bits
	RSIZE=4 => 13 bits			
	RSIZE=5 => 14 bits			
	RSIZE=6 => 15 bits			

### 7.2.5.3 Address Mapping when IBANK\_POS=2 and EBANK\_POS = 0

For IBANK\_POS=2 and EBANK\_POS = 0, the interleaving of banks within a device (per chip select) is limited to two banks. However, it can still interleave banks between the two chip selects. Thus, the DDR2/3 controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, but can only interleave among four of them.

**Table 7-6. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=2 and EBANK\_POS=0**

Logical Address				
Bank Address[2:1]	Row Address	Chip Select	Bank Address[0]	Column Address
# of bits defined by IBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by EBANK of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
IBANK=0 => 0 bits	RSIZE=0 => 9 bits	EBANK=0 => 0 bits	IBANK=0 => 0 bits	PAGESIZE=0 => 8 bits
IBANK=1 => 0 bits	RSIZE=1 => 10 bits	EBANK=1 => 1 bit	IBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
IBANK=2 => 1 bit	RSIZE=2 => 11 bits		IBANK=2 => 1 bit	PAGESIZE=2 => 10 bits
IBANK=3 => 2 bits	RSIZE=3 => 12 bits		IBANK=3 => 1 bit	PAGESIZE=3 => 11 bits
	RSIZE=4 => 13 bits			
	RSIZE=5 => 14 bits			
	RSIZE=6 => 15 bits			

### 7.2.5.4 Address Mapping when IBANK\_POS= 3 and EBANK\_POS = 0

For IBANK\_POS= 3 and EBANK\_POS = 0, the DDR2/3 controller cannot interleave banks within a device (per chip select). However, it can still interleave banks between the two chip selects. Thus, the DDR2/3 controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, but can only interleave among two of them.

**Table 7-7. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=3 and EBANK\_POS=0**

Logical Address			
Bank Address	Row Address	Chip Select	Column Address
# of bits defined by IBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by EBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
IBANK=0 => 0 bits	RSIZE=0 => 9 bits	EBANK=0 => 0 bits	PAGESIZE=0 => 8 bits
IBANK=1 => 1 bit	RSIZE=1 => 10 bits	EBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
IBANK=2 => 2 bits	RSIZE=2 => 11 bits		PAGESIZE=2 => 10 bits
IBANK=3 => 3 bits	RSIZE=3 => 12 bits		PAGESIZE=3 => 11 bits
	RSIZE=4 => 13 bits		
	RSIZE=5 => 14 bits		
	RSIZE=6 => 15 bits		

### 7.2.5.5 Address Mapping when IBANK\_POS = 0 and EBANK\_POS = 1

For IBANK\_POS = 0 and EBANK\_POS = 1, the DDR2/3 memory controller interleaves among all the banks within a device (per chip select). However, the DDR2/3 memory controller cannot interleave banks between the two chip selects. Thus, the DDR2/3 memory controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, but can only interleave among 8 of them.

**Table 7-8. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=0 and EBANK\_POS=1**

Logical Address			
Chip Select	Row Address	Bank Address	Column Address
# of bits defined by EBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
EBANK=0 => 0 bits	RSIZE=0 => 9 bits	IBANK=0 => 0 bits	PAGESIZE=0 => 8 bits
EBANK=1 => 1 bit	RSIZE=1 => 10 bits	IBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
	RSIZE=2 => 11 bits	IBANK=2 => 2 bits	PAGESIZE=2 => 10 bits
	RSIZE=3 => 12 bits	IBANK=3 => 3 bits	PAGESIZE=3 => 11 bits
	RSIZE=4 => 13 bits		
	RSIZE=5 => 14 bits		
	RSIZE=6 => 15 bits		

### 7.2.5.6 Address Mapping when IBANK\_POS = 1 and EBANK\_POS = 1

For IBANK\_POS = 1 and EBANK\_POS = 1, the interleaving of banks within a device (per chip select) is limited to four banks. Also, the DDR2/3 memory controller cannot interleave banks between the two chip selects. Thus, the DDR2/3 memory controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, but can only interleave among four of them.

**Table 7-9. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=1 and EBANK\_POS = 1**

Logical Address				
Chip Select	Bank Address[2]	Row Address	Bank Address[1:0]	Column Address
# of bits defined by EBANK of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
EBANK=0 => 0 bits	IBANK=0 => 0 bits	RSIZE=0 => 9 bits	IBANK=0 => 0 bits	PAGESIZE=0 => 8 bits
EBANK=1 => 1 bit	IBANK=1 => 0 bits	RSIZE=1 => 10 bits	IBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
	IBANK=2 => 0 bits	RSIZE=2 => 11 bits	IBANK=2 => 2 bits	PAGESIZE=2 => 10 bits
	IBANK=3 => 1 bit	RSIZE=3 => 12 bits	IBANK=3 => 2 bits	PAGESIZE=3 => 11 bits
		RSIZE=4 => 13 bits		
		RSIZE=5 => 14 bits		
		RSIZE=6 => 15 bits		

### 7.2.5.7 Address Mapping when IBANK\_POS = 2 and EBANK\_POS = 1

For IBANK\_POS = 2 and EBANK\_POS = 1, the interleaving of banks within a device (per chip select) is limited to two banks. Also, the DDR2/3 memory controller cannot interleave banks between the two chip selects. Thus, the DDR2/3 memory controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, but can only interleave among two of them.

**Table 7-10. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=2 and EBANK\_POS = 1**

Logical Address				
Chip Select	Bank Address[2:1]	Row Address	Bank Address[0]	Column Address
# of bits defined by EBANK of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by PAGESIZE of SDRCR
EBANK=0 => 0 bits	IBANK=0 => 0 bits	RSIZE=0 => 9 bits	IBANK=0 => 0 bits	PAGESIZE=0 => 8 bits

**Table 7-10. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=2 and EBANK\_POS = 1 (continued)**

Logical Address				
Chip Select	Bank Address[2:1]	Row Address	Bank Address[0]	Column Address
EBANK=1 => 1 bit	IBANK=1 => 0 bits	RSIZE=1 => 10 bits	IBANK=1 => 1 bit	PAGESIZE=1 => 9 bits
	IBANK=2 => 1 bit	RSIZE=2 => 11 bits	IBANK=2 => 1 bit	PAGESIZE=2 => 10 bits
	IBANK=3 => 2 bits	RSIZE=3 => 12 bits	IBANK=3 => 1 bit	PAGESIZE=3 => 11 bits
		RSIZE=4 => 13 bits		
		RSIZE=5 => 14 bits		
		RSIZE=6 => 15 bits		

### 7.2.5.8 Address Mapping when IBANK\_POS = 3 and EBANK\_POS = 1

For IBANK\_POS = 3 and EBANK\_POS = 1, the DDR2/3 memory controller cannot interleave banks within a device (per chip select) or between the two chip selects. Thus, the DDR2/3 memory controller can keep a maximum of 16 banks (eight internal banks across two chip selects) open at a time, but cannot interleave among of them.

**Table 7-11. OCP Address to DDR2/3 Address Mapping for IBANK\_POS=3 and EBANK\_POS=1**

Logical Address			
Chip Select	Bank Address	Row Address	Column Address
# of bits defined by EBANK of SDRCR	# of bits defined by IBANK of SDRCR	# of bits defined by RSIZE of SDRCR	# of bits defined by PAGESIZE of SDRCR
EBANK=0 => 0 bits	IBANK=0 => 0 bits	RSIZE=0 => 9 bits	PAGESIZE=0 => 8 bits
EBANK=1 => 1 bit	IBANK=1 => 1 bit	RSIZE=1 => 10 bits	PAGESIZE=1 => 9 bits
	IBANK=2 => 2 bits	RSIZE=2 => 11 bits	PAGESIZE=2 => 10 bits
	IBANK=3 => 3 bits	RSIZE=3 => 12 bits	PAGESIZE=3 => 11 bits
		RSIZE=4 => 13 bits	
		RSIZE=5 => 14 bits	
		RSIZE=6 => 15 bits	

Since the DDR2/3 memory controller interleaves among less number of banks when IBANK\_POS!= 0 or EBANK\_POS= 1, these cases are lower in performance than the IBANK\_POS= 0 case. Thus these cases are only recommended to be used along with partial array self-refresh where performance can be traded off for power savings.

## 7.2.6 Performance Management

### 7.2.6.1 Command Ordering and Scheduling

The DDR2/3 memory controller performs command re-ordering and scheduling in an attempt to achieve efficient transfers with maximum throughput. The goal is to maximize the utilization of the data, address, and command buses while hiding the overhead of opening and closing DDR2/3 SDRAM rows. Command re-ordering takes place within the command FIFO.

The DDR2/3 memory controller examines all the commands stored in the command FIFO to schedule commands to the external memory. All commands from same master will complete in order, regardless of the master priority. The memory controller does not guarantee ordering between commands from different masters. However, the memory controller will maintain data coherency. Therefore, the memory controller will block a command, regardless of master priority, if that command is to the same block address (2048 bytes) as an older command. Thus, the memory controller might have one or more pending read or write for each master. Among all pending reads, the memory controller selects all reads that have their corresponding SDRAM banks already open. Similarly, among all pending writes, the memory controller selects all writes that have their corresponding SDRAM banks already open.

As a result of the above reordering, at any point of time the memory controller might have several pending reads and writes that have their corresponding banks open. The memory controller then selects the highest priority read from pending reads, and the highest priority write from pending writes. If two or more commands have the highest priority, the memory controller selects the oldest command. As a result, the memory controller might now have a final read and a final write command. The memory controller will pick either the read or the write command depending on the value programmed in the Read Write Execution Threshold register. The memory controller will keep executing reads until the read threshold is met and then switch to executing writes. The memory controller will then keep executing writes until the write threshold is met and then switch back to executing reads. The memory controller will satisfy meeting the threshold values only if that type of command is available for execution, otherwise it will switch to the other type. Similarly, the memory controller will satisfy meeting the threshold value only if the FIFOs for that type have space (Read Data FIFO for reads and Write Status FIFO for writes), otherwise it will switch to the other type.

The memory controller completes executing an OCP command before it switches to another command.

All the accesses to an SDRAM are pipe-lined to maximize the external bus utilization. In other words accesses to an SDRAM are issued back to back such that there are minimum idle cycles between any two accesses. This includes the scheduling listed above to minimize the overhead of opening and closing of SDRAM banks. All of these is done while fulfilling the access timing requirements of an SDRAM.

Besides commands received from on-chip resources, the DDR2/3 memory controller also issues refresh commands. The DDR2/3 memory controller attempts to delay refresh commands as long as possible to maximize performance while meeting the SDRAM refresh requirements. As the DDR2/3 memory controller issues read, write, and refresh commands to DDR2/3 SDRAM device, it follows the following priority scheme:

1. (Highest priority) SDRAM refresh request due to Refresh Must level of refresh urgency reached ([Section 7.2.6.5](#))
2. Request for a read or a write.
3. SDRAM Activate commands.
4. SDRAM Deactivate commands.
5. SDRAM Deep Power-Down request.
6. SDRAM clock stop or Power-Down request.
7. SDRAM refresh request due to Refresh May or Release level of refresh urgency reached ([Section 7.2.6.5](#))
8. (Lowest priority) SDRAM self-refresh request.

### 7.2.6.2 Command Starvation

The reordering and scheduling rules listed above may lead to command starvation, which is the prevention of certain commands from being processed by the DDR2/3 memory controller. Command starvation results from the following conditions:

- A continuous stream of high-priority read commands can block a low-priority write command
- A continuous stream of DDR2/3 SDRAM commands to a row in an open bank can block commands to the closed row in the same bank.

To avoid these conditions, the DDR2/3 memory controller can momentarily raise the priority of the oldest command in the command FIFO after a set number of transfers have been made. The COS\_COUNT\_1, COS\_COUNT\_2 field in the Peripheral Bus Burst Priority Register (PBBPR) sets the number of the transfers that must be made before the DDR2/3 memory controller will raise the priority of the oldest command. See the [Section 7.2.6.4](#) section for more details.



---

**NOTE:** Leaving the COS bits at their default value (FFh) in the PBBPR register disables this feature of the DDR2/3 memory controller. This means commands can stay in the command FIFO indefinitely. Therefore, these bits should be set to FEh immediately following reset, to enable this feature with the highest level of allowable memory transfers. It is suggested that system-level prioritization be set to avoid placing high-bandwidth masters on the highest priority levels. These bits can be left as FEh unless advanced bandwidth/prioritization control is required.

---

### 7.2.6.3 Possible Race Condition

A race condition may exist when certain masters write data to the DDR2/3 memory controller. For example, if master A passes a software message via a buffer in DDR2/3 memory and does not wait for indication that the write completes, when master B attempts to read the software message it may read stale data and therefore receive an incorrect message. In order to confirm that a write from master A has landed before a read from master B is performed, master A must wait for the write completion status from the DDR2/3 memory controller before indicating to master B that the data is ready to be read. If master A does not wait for indication that a write is complete, it must perform the following workaround:

1. Perform the required write.
2. Perform a dummy write to the DDR2/3 memory controller module ID and revision register.
3. Perform a dummy read to the DDR2/3 memory controller module ID and revision register.
4. Indicate to master B that the data is ready to be read after completion of the read in step 3.

The completion of the read in step 3 ensures that the previous write was done.

For a list of the master peripherals that need this workaround, see the device-specific data manual.

### 7.2.6.4 Class of Service (COS)

The commands in the Command FIFO can be mapped to 2 classes of service namely 1 and 2. The mapping of commands to a particular class of service can be done based on the priority or the connection ID.

The mapping based on priority can be done by setting the appropriate values in the Priority to Class of Service Mapping register (PRI\_COS\_MAP).

The mapping based on connection ID can be done by setting the appropriate values of connection ID and the masks in the Connection ID to Class of Service Mapping registers (CONNID\_COS\_1\_MAP and CONNID\_COS\_2\_MAP).

There are three connection ID and mask values that can be set for each class of service. In conjunction with the masks, each class of service can have a maximum of 144 connection IDs mapped to it. For example, a connection ID value of 0xFF, along with a mask value of 0x3, will map all connection IDs from 0xF8 to 0xFF to that particular class of service.

Each class of service has an associated latency counter (COS\_COUNT). The value of this counter can be set in the Peripheral Bus Burst Priority Register (PBBPR). When the latency counter for a command expires, that is, reaches the value programmed for the class of service to which the command belongs, that command will be the one that is executed next. If there is more than one command that has expired latency counters, the command with the highest priority will be executed first. One exception to this rule is, if the oldest command in the queue has an expired PR\_OLD\_COUNT, that command will be executed first, irrespective of priority or class of service. This is done to prevent a continuous block effect.

The connection ID mapping allows the same connection ID to be put in both class of service 1 and 2. Also, a transaction might belong to one class of service if viewed by connection ID and might belong to another class of service if viewed by priority. In these cases, the command will belong to both class of service. The DDR2/3 memory controller will try executing the command as soon as possible, when the smaller of the two counters ( COS\_COUNT\_1 or COS\_COUNT\_2) expire.

### 7.2.6.5 Refresh Scheduling

The DDR2/3 memory controller issues autorefresh (REFR) commands to DDR2/3 SDRAM devices at a rate defined in the refresh rate (REFRESH\_RATE) bit field in the SDRAM refresh control register (SDRFC). A refresh interval counter is loaded with the value of the REFRESH\_RATE bit field and decrements by 1 each cycle until it reaches zero. Once the interval counter reaches zero, it reloads with the value of the REFRESH\_RATE bit. Each time the interval counter expires, a refresh backlog counter increments by 1. Conversely, each time the DDR2/3 memory controller performs a REFR command, the backlog counter decrements by 1. This means the refresh backlog counter records the number of REFR commands the DDR2/3 memory controller currently has outstanding.

The DDR2/3 memory controller issues REFR commands based on the level of urgency. The level of urgency is defined below. Whenever the refresh level of urgency is reached, the DDR2/3 memory controller issues a REFR command before servicing any new memory access requests. Following a REFR command, the DDR2/3 memory controller waits  $T_{RFC}$  cycles, defined in the SDRAM timing 1 register (SDRTIM1), before rechecking the refresh urgency level.

The refresh counters do not operate when the SDRAM memory is in self-refresh mode.

**Table 7-12. Refresh Modes**

Urgency Level	Description
Refresh May	Backlog count is greater than 0. Indicates there is a backlog of REFR commands, when the DDR2/3 memory controller is not busy it will issue the REFR command.
Refresh Release	Backlog count is greater than 4. Indicates that the refresh backlog of REFR commands is getting high and when DDR2/3 memory controller is not busy it should issue the REFR command.
Refresh Must	Backlog count is greater than 7. Indicates that the refresh backlog of REFR commands is getting excessive and DDR2/3 memory controller should perform an auto refresh cycle before servicing any new memory access requests.

The DDR2/3 memory controller starts servicing new memory accesses after Refresh Release level is cleared. If any of the commands in the Command FIFO have class of service latency counters that are expired, the DDR2/3 memory controller will not wait for Refresh Release level to be cleared but will only perform one refresh command and exit the refresh state.

### 7.2.7 Performance Counter Usage

There are two performance counters on each memory controller that can be configured to monitor the DDR bandwidth utilization by various masters in the system. The PERF\_CNT\_1 and PERF\_CNT\_2 registers can be used to monitor or calculate the EMIF bandwidth and efficiency. These counters can be configured to count events such as total SDRAM accesses, SDRAM activates, reads, writes, etc. Each counter counts events independent of the other counter. In addition to the ability to count events, the counters can also be configured to filter the events from a particular master based on the Master Connection ID (MConnID). The events to be counted and the filter enabling can be configured using the PERF\_CNT\_CFG register. The filter value to be used can be configured using the PERF\_CNT\_SEL register. Each counter can be configured independently.

[Table 7-13](#) shows all the events that can be counted and whether or not a filter can be applied to that particular event.



**Table 7-13. Performance Counter Filter Configuration**

CNTRn_CFG	CNTRn_MCONNID_EN	Description
0x0	0x0 or 0x1	Count total SDRAM accesses.
0x1	0x0 or 0x1	Count total SDRAM activates.
0x2	0x0 or 0x1	Count total reads.
0x3	0x0 or 0x1	Count total writes.
0x4 - 0xF	0x0	Reserved for future use.

**Note:** The DDR performance counters do NOT count the bytes but the events (commands from various masters). As different commands could be for different byte counts, the performance counter values may not directly correlate with the amount of data that is being transferred. However performance counters can be effectively used to monitor the DDR bus utilization by different masters.

**Example 1**

PERF\_CNT\_1 register needs to count all write accesses from master 0x7. To enable counting writes, the CNTR1\_CFG field in the PERF\_CNT\_CFG register must be set to 0x3. The MCONNID1 field in the PERF\_CNT\_SEL must be set to 0x7. Finally, to enable filtering, the CNTR1\_MCONNID\_EN bit in the PERF\_CNT\_CFG register must be set to 0x1.

With the above configuration, PERF\_CNT\_1 will count every write made to the DDR from master 0x7. This will not include accesses from other masters and will not include commands other than writes.

**Example 2**

PERF\_CNT\_2 register needs to count total accesses to SDRAM irrespective of masters. To enable counting all SDRAM accesses, the CNTR2\_CFG field in the PERF\_CNT\_CFG must be set to 0x0. Finally, to disable filtering, the CNTR1\_MCONNID\_EN bit in the PERF\_CNT\_CFG register must be set to 0x0.

With the above configuration, PERF\_CNT\_2 will count every access made to the DDR. This will include all accesses from all masters.

**7.2.8 DDR3 Read-Write Leveling**

The DDR2/3 memory controller supports read-write leveling in conjunction with the DDR PHY. The DDR2/3 memory controller supports two types of write/read leveling:

1. Full leveling
2. Incremental leveling

---

**NOTE:** Please refer the device specific data sheet to know the type of leveling supported.

---

Each leveling type has three parts:

1. Write leveling
2. Read DQS gate training
3. Read data eye training

Read and write leveling is only supported to DDR3 memory.

The DDR2/3 memory controller does not perform full leveling after initialization upon reset deassertion. Full leveling must be triggered by software after the DDR2/3 memory controller registers are properly configured. The DDR2/3 memory controller supports triggering of full leveling through software through the use of the RDWRLVLFULL\_START field in the Read-Write Leveling Control register(RWLCR). Since full leveling takes considerable amount of time and refreshes cannot be issued to DDR3 when DDR3 is put in leveling mode, refresh interval will be violated and data inside DDR3 can be lost. Although, this is not an issue at power-up, this might be an issue if full leveling is triggered when DDR3 is functional.

The memory controller supports incremental leveling to better track voltage and temperature changes during normal operation. The incremental leveling can be enabled by writing a non-zero value to the WRLVLINC\_INT, RDLVLGATEINC\_INT, and RDLVLINC\_INT fields in the Read-Write Leveling Control register (RWLCR). The memory controller periodically triggers incremental write leveling every time WRLVLINC\_INT expires. In other words, the WRLVLINC\_INT defines the interval between successive incremental write leveling.

Similarly, the memory controller periodically triggers incremental read DQS gate training every time RDLVLGATEINC\_INT expires, and triggers incremental read data eye training every time RDLVLINC\_INT expires.

To minimize impact on bandwidth, the software can program these intervals such that these three intervals do not expire at same time. The value of interval programmed is dependent on the slope of voltage and temperature changes.

The memory controller supports increasing the rate of incremental leveling automatically for a defined period of time. This can be achieved by programming the Read-Write Leveling Ramp Window register (RDWR\_LVL\_RMP\_WIN) and the Read-Write Leveling Ramp Control register (RDWR\_LVL\_RMP\_CTRL). Whenever a pulse is received, the memory controller would use the intervals programmed in the Read-Write Leveling Ramp Control register until the RDWR\_LVL\_RMP\_WIN in the Read-Write Leveling Ramp Window register expires. After the expiration of RDWR\_LVL\_RMP\_WIN the memory controller switches back to use the intervals programmed in the Read-Write Leveling Control register.

To guarantee none of the incremental leveling events are missed, the RDWR\_LVL\_RMP\_WIN must be programmed greater than the intervals in the Read-Write Leveling Ramp Control register.

If the memory controller is in Self-Refresh or Power-Down modes when any of the incremental leveling intervals expire, the memory controller will exit Self-Refresh or Power-Down mode, perform the required leveling, and then re-enter the Self-Refresh or Power-Down mode. The memory controller also triggers incremental leveling on Self-Refresh exit.

### **7.2.9 PRCM Sequence for DDR2/3 Memory Controller**

The memory controller clock, reset and power are handled by the device PRCM module. Refer to the Power Reset Clock Management (PRCM) chapter for the PRCM register details.

### **7.2.10 Interrupt Support**

The controller supports generation of an error interrupt if an unsupported command or a command with unsupported addressing mode is received. The controller supports only Idle, Write, Read, and WriteNonPost commands and only incrementing, wrapping, and 2-dimensional block addressing modes.

### **7.2.11 EDMA Event Support**

The DDR2/3 memory controller is a DMA slave peripheral and therefore does not generate EDMA events. Data read and write requests may be made directly by masters including the EDMA controller.

### **7.2.12 Emulation Considerations**

The DDR2/3 memory controller will remain fully functional during emulation halts to allow emulation access to external memory.

### **7.2.13 Power Management**

This section defines the power management capabilities and requirements.

### 7.2.13.1 Self-Refresh Mode

The DDR2/3 memory controller supports self-refresh mode for low power. The memory controller automatically puts the SDRAM into self-refresh after the memory controller is idle for SR\_TIM number of DDR clock cycles and the LP\_MODE field is set to 2. The LP\_MODE and SR\_TIM fields can be programmed in the Power Management Control register (PMCR). The memory controller will complete all pending refreshes before it puts the SDRAM into self-refresh. Therefore, after the expiration of SR\_TIM, the memory controller will start issuing refreshes to complete the refresh backlog, and then issue a SELF-REFRESH command to the SDRAM.

In self-refresh mode, the memory controller automatically stops the clocks DDR[0]\_CLK to the SDRAM. The memory controller maintains DDR[0]\_CKE low to maintain the self-refresh state. When the SDRAM is in self-refresh, the memory controller services register accesses as normal. If the LP\_MODE field is set not equal to 2, or an SDRAM access is requested while it is in self-refresh, and T\_CKE + 1 cycles have elapsed since the SELF-REFRESH command was issued, the memory controller will bring the SDRAM out of self-refresh. The value of T\_CKE is taken from SDRAM Timing 2 register. For DDR3, memory controller will also exit self-refresh to perform incremental leveling.

**Exit sequence of self-refresh mode for DDR2 device:** The memory controller:

- Enables clocks
- Drives DDR[0]\_CKE high
- Waits for T\_XSNR + 1 cycles. The value of T\_XSNR is taken from SDRAM Timing 2 register
- If the DDR\_DISABLE\_DLL bit in the SDRAM Config register is 1, issues a LOAD MODE REGISTER command to the extended mode register 1 with the DDR address lines set as follows:

Bits	Value	Description
DDR[0]_A[15:13]	0x0	Reserved
DDR[0]_A[12]	0x0	Output buffer enabled
DDR[0]_A[11]	0x0	RDQS disable
DDR[0]_A[10]	DDR2_DDQS	Differential DQS enable value from SDRAM Config register
DDR[0]_A[9:7]	0x0	Exit OCD calibration mode
DDR[0]_A[6]	DDR_TERM[1]	DDR2 termination resistor value from SDRAM Config register
DDR[0]_A[5:3]	0x0	Additive latency = 0
DDR[0]_A[2]	DDR_TERM[0]	DDR2 termination resistor value from SDRAM Config register
DDR[0]_A[1]	SDRAM_DRIVE	SDRAM drive strength from SDRAM Config register
DDR[0]_A[0]	0x1	Disable DLL

- Starts an auto-refresh cycle in the next cycle.
- Enters its idle state and can issue any other commands except a write or a read. A write or a read will only be issued after T\_XSRD + 1 clock cycles have elapsed since DDR[0]\_CKE is driven high. The value of T\_XSRD is taken from SDRAM Timing 2 register.

**Exit sequence of self-refresh mode for DDR3 device:** The memory controller:

- Enables clocks.
- Drives DDR[0]\_CKE high.
- Waits for T\_XSNR + 1 cycles. The value of T\_XSNR is taken from SDRAM Timing 2 register.
- If the DDR\_DISABLE\_DLL bit in the SDRAM Config register is 1, issues a LOAD MODE REGISTER command to the extended mode register 1 with the DDR address lines set as follows:

Bits	Value	Description
DDR[0]_A[15:13]	0x0	Reserved
DDR[0]_A[12]	0x0	Output buffer enabled
DDR[0]_A[11]	0x0	TDQS disable
DDR[0]_A[10]	0x0	Reserved
DDR[0]_A[9]	DDR_TERM[2]	DDR3 termination resistor value from SDRAM Config register

Bits	Value	Description
DDR[0]_A[8]	0x0	Reserved
DDR[0]_A[7]	0x0	Write leveling disabled
DDR[0]_A[6]	DDR_TERM[1]	DDR3 termination resistor value from SDRAM Config register
DDR[0]_A[5]	SDRAM_DRIVE[1]	SDRAM drive strength from SDRAM Config register
DDR[0]_A[4:3]	0x0	Additive latency = 0
DDR[0]_A[2]	DDR_TERM[0]	DDR3 termination resistor value from SDRAM Config register
DDR[0]_A[1]	SDRAM_DRIVE[0]	SDRAM drive strength from SDRAM Config register
DDR[0]_A[0]	0x1	Disable DLL

- Starts an auto-refresh cycle in the next cycle.
- Performs one write incremental leveling.
- Performs read DQS incremental training.
- Performs read data-eye incremental training.
- Enters its idle state and can issue any other commands except a write or a read. A write or a read will only be issued after  $T_{XSRD} + 1$  clock cycles have elapsed since DDR[0]\_CKE is driven high. The value of  $T_{XSRD}$  is taken from SDRAM Timing 2 register.

### 7.2.13.2 Power-Down Mode

The memory controller also supports power-down mode for low power. The memory controller automatically puts the SDRAM into power-down mode after the memory controller is idle for PD\_TIM number of DDR clock cycles and the LP\_MODE field is set to 4. The LP\_MODE and PD\_TIM fields can be programmed in the Power Management Control register (PMCR). If the Refresh Must level is not reached before the entry into power-down, the memory controller will not precharge all banks before issuing the POWER-DOWN command. This will result in SDRAM entering active power-down mode.

If the Refresh Must level is reached before the entry into power-down, the memory controller will precharge all banks and issue refreshes until the Refresh Release Level is reached before issuing the POWER-DOWN command. This will result in SDRAM entering precharge power-down mode.

In power-down mode, the memory controller does not stop the clocks DDR[0]\_CLK to the SDRAM. The memory controller maintains DDR[0]\_CKE low to maintain the power-down state.

When the SDRAM is in power-down, the memory controller services register accesses as normal. If the LP\_MODE field is set not equal to 4, or an SDRAM access is requested, or the Refresh Must level is reached while the SDRAM is in power-down, the memory controller will bring the SDRAM out of power-down. For DDR3, memory controller will also exit power-down to perform incremental leveling.

Exit sequence of power-down mode for DDR2 and DDR3: The memory controller

- Drives DDR[0]\_CKE high after  $T_{CKE} + 1$  cycles have elapsed since the POWER-DOWN command was issued. The value of  $T_{CKE}$  is taken from SDRAM Timing 2 register.
- Waits for  $T_{XP} + 1$  cycles. The value of  $T_{XP}$  is taken from SDRAM Timing 2 register.
- Enters its idle state and can issue any commands.

### 7.2.13.3 Save and Restore Mode

The DDR2/3 memory controller supports save and restore mechanism to completely switch off power to the DDR2/3 memory controller. The following sequence of operations is followed to put DDR2/3 memory controller in off mode:

An external master reads the following memory mapped registers and saves their value external to the DDR2/3 memory controller.

1. SDRAM Config register (SDRCR)
2. SDRAM Config 2 register
3. SDRAM Refresh Control register (SDRRCR)
4. SDRAM Refresh Control Shadow register (SDRRCSR)

5. SDRAM Timing 1 register (SDRTIM1)
6. SDRAM Timing 1 Shadow register (SDRTIM1SR)
7. SDRAM Timing 2 register (SDRTIM2)
8. SDRAM Timing 2 Shadow register (SDRTIM2SR)
9. SDRAM Timing 3 register (SDRTIM3)
10. SDRAM Timing 3 Shadow register (SDRTIM3SR)
11. Power Management Control register (PMCR)
12. Power Management Control Shadow register (PMCSR)
13. Peripheral Bus Burst Priority Register (PBBPR)
14. System OCP Interrupt Enable Set Register (SOIESR)
15. DDR PHY Control 1 register (DDRPHYCR)
16. DDR PHY Control 1 Shadow register (DDRPHYCSR)
  - Memory controller completes all pending transactions and drains all its FIFOs.
  - Memory controller puts the SDRAM in Self Refresh.
  - Memory controller copies all shadow memory mapped registers to its main registers. It is assumed that the shadow register always has the same value as its corresponding main register.
  - Memory controller waits for all interrupts to be serviced.
  - Memory controller acknowledges assertion of internal power down request.
  - The internal module reset signal is asserted.
  - The clocks and power to the memory controller can now be switched off.

To restore power to the memory controller, the following sequence of operations is followed:

- The power and clocks to the Memory controller are switched on.
- The internal module reset signal is deasserted, indicating to the Memory controller that it is waking up from off mode.
- The memory controller does not perform SDRAM initialization and forces its state machine to be in self-refresh.
- The external master restores all of the above memory mapped registers.
- The external master restores all of the above memory mapped registers.
- The system can now perform access to the external memory.

#### 7.2.13.4 EMIF PHY Clock Gating

The clock to the DDR2/3 PHY can be gated off to achieve power saving. Refer to the EMIF0 Clock Gate Control register (EMIF\_CLK\_GATE).

## 7.3 DDR PHY

### 7.3.1 Functional Overview

DDR PHY is a fully digital, flexible and advanced solution to get the ultimate performance from their memory interface. The DDR PHY supports:

- Bi-directional DQS
- Read Data eye training
- Gate training
- Write leveling

for DDR3, while maintaining a backward compatibility with the DDR2 standard.

DDR PHY consists of three separate blocks:

- Control Block (Address and Command Block)

- Byte-wide data block
- Master DLL block

The control block handles all the address and command signals. The primary function of the PHY control block is to control the timing of the generation of all the SDRAM address and control signals such as CKE, ODT, CSN, RASN, CASN, WEN, BA (bank address) and ADDR (column/row address). The data slices or macros contain the data signal path and the slave DLLs for write data, write DQS, and read DQS. The master DLL block controls the Ratio logic functions are used to adjust the signal timing for each signal edge. The operations of these blocks are explained in detail in the following sections.

### 7.3.2 Data Slice Block

The data slice block contains all the logic required to support read and write interface for a single memory data slice of 8 bits. It handles the DQ, DM, DQS, FIFO\_WE signals. The block consists of the following modules:

- Data Macro
- Write Data/DQS Training FSM
- Read Data Eye Training FSM
- Read Gate Training FSM
- Multi-Rank Ratio Logic

### 7.3.3 Master DLL

The master DLL measures the cycle period in terms of a number of taps and passes this number through the ratio logic to the slave delay lines. The DLL is comprised of a delay line, an FSM, a clock divider, a phase detector and output filter. The FSM sends different control values to the delay line until phase detector detects transition from 0 to 1. When cross is detected, control values are provided to output filter which generates dll lock as well as final full cycle delay value. The master DLL manages on-chip variation (OCV) and continuously monitors core clock over PVT.

### 7.3.4 Ratio Logic Block

The ratio logic takes the output from the master DLL, which indicates the number of delay taps required to form a full-cycle shift, and scales it by an input ratio value in the range of 0 to 511 in units of 1/256th of a clock cycle. The result from ratio logic is the number of delay taps for slave delay line.

### 7.3.5 Command Write, Write, and Read Operation

#### 7.3.5.1 Memory Clock inversion Feature

DDR[0]\_CLK must be properly delayed with respect to DDR[0]\_DQS[3:0] to start write leveling; otherwise, the write-leveling operation cannot be guaranteed. To ensure proper functionality, there is a feature for pushing out the DDR[0]\_CLK and the corresponding address/command by one half cycle, enabled by asserting CMD0/1/2\_PHY\_INVERT\_CLKOUT\_0. There is no need configuring this register if:

- There is no fly-by routing on the board.
- There is no multiple fanout on DDR[0]\_CLK (multiple ranks).

#### 7.3.5.2 Write Operation

On a write operation, the DDR PHY accepts signals synchronous to the core or memory clock from controller. DDR[0]\_CLK/DDR[0]\_CLK are generated inside the DDR PHY and sent out edge-aligned with DDR[0]\_CLK/DDR[0]\_CLK for DDR2 operation, and delayed from core clock by the write-leveling delay for DDR3 operation. DDR[0]\_D[31:0] and DDR[0]\_DQM[3:0] are phase shifted by approximately 90 degrees with respect to DDR[0]\_DQS[3:0].



### 7.3.5.3 Read Operation

For a read operation, the DDR[0]\_D[31:0] signal sent by memory is edge-aligned with DDR[0]\_DQS[3:0], so DDR[0]\_DQS[3:0] must be shifted by PHY data slice to center-align DDR[0]\_D[31:0] with DDR[0]\_DQS[3:0]. This is approximately a 90-degree phase shift, with the exact shift dependent on the result of read DQS eye training in DDR3 applications, or register programming for DDR2 applications. After DDR[0]\_D[31:0] is sampled by DDR[0]\_DQS[3:0] and converted from DDR to SDR domain, the sampled data is re-synchronized by the core clock through a FIFO. Read data is then sent to the controller along with a data-valid signal.

### 7.3.6 DDR PHY Training Process

This section describes various processes used for DDR3 operation to determine the proper timing for correct PHY operation. The DDR PHY is responsible for determining the correct delay programming for read DQS, read DQS gate and write DQS signals. The PHY adjusts the delays and evaluates the results to locate the appropriate edges. The memory controller assists by enabling and disabling the leveling logic in the DRAMs and the PHY and by generating the necessary read commands or write strobes. The PHY informs the memory controller when it has completed training, which triggers the memory controller to stop generating commands and to return to normal operation.

The PHY training process involves

- Write Leveling
- Read Data Eye Training
- Read DQS Gate Training

#### 7.3.6.1 Write Leveling

The goal of write leveling is to locate the delay at which the write DQS rising edge aligns with the rising edge of the memory clock. By identifying this delay, the system can accurately align the write DQS with the memory clock. During Write leveling, the ODT function must be on. During write leveling the controller must set the proper ODT values to the memory.

#### 7.3.6.2 Read Data Eye Training

The goal of data eye training is to identify the delay at which the read DQS rising edge aligns with the beginning and end transitions of the associated DQ data eye. By identifying these delays, the system can calculate the midpoint between the delays and accurately center the read DQS within the DQ data eye.

#### 7.3.6.3 Read DQS Gate Training

The goal of gate training is to locate the shortest delay that can be applied to the DQS gate such that it will function properly; then find the longest delay that can be applied to the DQS such that it will function properly, and then align the DQS gate delay midpoint between these two. The gate training operation requires that the read DQS gate be placed within the bounds of the beginning of the read DQS preamble and the rising edge of the first read DQS for the response to properly indicate the alignment of gate to the first read DQS.

## 7.4 Electrical Characteristics Control

### 7.4.1 Output Impedance Calibration

The DDR2/3 controller supports automatic output impedance calibration for DDR3. The ZQ calibration can be enabled per chip select by setting ZQ\_CS0EN and ZQ\_CS1EN fields in the SDRAM Output Impedance Calibration Config register. The DDR2/3 memory controller supports following three types of ZQ calibration commands:

- ZQINIT – ZQ calibration command during initialization
- ZQCS – ZQ calibration short command
- ZQCL – ZQ calibration long command

For DDR3, the memory controller will automatically issue a ZQINIT command during initialization. The memory controller will wait and block any other command for  $(ZQ\_ZQINIT\_MULT+1)*(ZQ\_ZQCL\_MULT+1)*(T\_ZQCS+1)$  number of clock DDR3 clock cycles every time a ZQINIT command is issued.

The memory controller periodically issues a ZQCS command every time ZQ\_REFINTERVAL expires. In other words, the ZQ\_REFINTERVAL defines the interval between ZQCS commands. The memory controller will wait and block any other command for  $(T\_ZQCS+1)$  number of DDR3 clock cycles every time a ZQCS command is issued.

If the ZQ\_SFEXITEN field is set to a 1, the memory controller will issue a ZQCL command every time it exits Self-Refresh, Active Power-Down, and Precharge Power-Down. The memory controller will wait and block any other command for  $(ZQ\_ZQCL\_MULT+1)*(T\_ZQCS+1)$  number of clock DDR clock cycles every time a ZQCL command is issued.

If a separate calibration resistor is used per device, the ZQ calibration can be performed simultaneously over both the chip selects. To enable ZQ calibration to be performed simultaneously over both chip selects, the ZQ\_DUALCALEN field must be set to a 1. If ZQ\_DUALCALEN is set to a 0, the EMIF will perform ZQ calibration per chip select serially.

### 7.4.2 IO Configuration and Slew Rate Control

On this device, programmability is given to control the output driver strength/impedance and slew rate.

Where Rext is the external resistor between device VTP pin and ground. Recommended value is 50 Ohm with 1% tolerance.

The IO output Impedance for each DDR interface is configurable through the corresponding DDRn\_IO\_CTRL Control Registers, described in this document.

The supported output impedance settings are shown in [Table 7-14](#). The recommended IO buffer impedance setting is 011'b.

**Table 7-14. Output Impedance Settings**

I2	I1	I0	Output Impedance (Ron)	Ron for Rext=50 Ohms	Drive Strength (mA) for Rext=50 Ohms
0	0	0	1.6*Rext	80	5
0	0	1	1.33*Rext	67	6
0	1	0	1.14*Rext	57	7
0	1	1	Rext	50	8 Recommended Setting
1	0	0	0.88*Rext	44	9
1	0	1	0.80*Rext	40	10
1	1	0	0.73*Rext	36	11
1	1	1	0.67*Rext	33	12

To achieve optimal noise/frequency trade off, the slew rate of the output signal can also be programmed using the slew rate control bits of the corresponding DDRn\_IO\_CTRL Control Registers described in this document. [Table 7-15](#) shows the programmable slew-rate settings. The recommended value is 00'b.

**Table 7-15. Programmable Slew-rate Settings**

SR0	SR1	Description
0	0	Fastest Slew Rate Recommended Setting
0	1	Fast Slew Rate
1	0	Slow Slew Rate
1	1	Slowest Slew Rate



### 7.4.3 ODT Control

The DDR2/3 controller supports ODT programming. ODT may be required for better system level signal integrity and performance. ODT strength level is a function of output driver strength. [Table 7-16](#) shows the ODT settings.

The READ ODT for each DDR interface is configurable through the corresponding DDRPHYCR registers described in the register description section of this document.

**Table 7-16. ODT Settings**

ODT1	ODT0	Description
0	0	ODT off
0	1	Reserved
1	0	Termination=Ron (eg., Rth = 50 ohms with Ron=50 ohms)
1	1	Termination=2*Ron (eg., Rth = 100 ohms with Ron=50 ohms)

Refer to DDR PHY Control Register (DDRPHYCR) and DDR PHY Control Shadow register (DDRPHYCSR) for register programming.

## 7.5 DDR2/3 SDRAM Memory Initialization

### 7.5.1 DDR2 SDRAM Memory Initialization

After cold reset, if the MEMTYPE field in the SDRCCR is equal to 2 and the INITREF\_DIS bit in the SDRRCR is set to 0, DDR2/3 controller performs DDR2 SDRAM initialization sequence as follows.

1. Drives DDR[0]\_CKE low
2. After 16 SDRAM refresh rate intervals, issues a NOP command with DDR[0]\_CKE held high. The SDRAM refresh rate is as defined in SDRRCR.
3. Issues PRECHARGE command with DDR[0]\_A[10] held high to indicate all banks.
4. Issues a LOAD MODE REGISTER command to the extended mode register 2(DDR[0]\_BA[2:0]=2h) with DDR[0]\_A[x] set as follows:

Bits	Value	Description
DDR[0]_A[15:8]	0x0	Reserved
DDR[0]_A[7]	SRT	Self-Refresh temperature range from SDRAM Refresh Control register
DDR[0]_A[6:4]	0x0	Reserved
DDR[0]_A[3]	0x0	DCC disable
DDR[0]_A[2:0]	PASR	Partial array self-refresh from SDRAM Refresh Control register

5. Issues a LOAD MODE REGISTER command to the extended mode register 3(DDR[0]\_BA[2:0]=3h) with DDR[0]\_A[x]=0h.
6. Issues a LOAD MODE REGISTER command to the extended mode register 1(DDR[0]\_BA[2:0]=0x1) with DDR[0]\_A[x] set as follows:

Bits	Value	Description
DDR[0]_A[15:13]	0x0	Reserved
DDR[0]_A[12]	0x0	Output buffer enabled
DDR[0]_A[11]	0x0	RDQS disable
DDR[0]_A[10]	DDR2_DDQS	Differential DQS enable value from SDRAM Config register
DDR[0]_A[9:7]	0x0	Exit OCD calibration mode
DDR[0]_A[6]	DDR_TERM[1]	DDR2 termination resistor value from SDRAM Config register
DDR[0]_A[5:3]	0x0	Additive latency = 0
DDR[0]_A[2]	DDR_TERM[0]	DDR2 termination resistor value from SDRAM Config register
DDR[0]_A[1]	SDRAM_DRIVE	SDRAM drive strength from SDRAM Config register

Bits	Value	Description
DDR[0]_A[0]	0x0	Enable DLL

7. Issues a LOAD MODE REGISTER command to the mode register (DDR[0]\_BA[2:0]=0x0) with DDR[0]\_A[x] set as follows:

Bits	Value	Description
DDR[0]_A[15:13]	0x0	Reserved
DDR[0]_A[12]	0x0	Fast exit active power-down exit time
DDR[0]_A[11:9]	T_WR[2:0]	Write recovery for auto precharge from SDRAM Timing 1 register
DDR[0]_A[8]	0x1	DLL reset
DDR[0]_A[7]	0x0	Normal mode
DDR[0]_A[6:4]	CL[2:0]	CAS latency from SDRAM Config register
DDR[0]_A[3]	0x0	Sequential burst type
DDR[0]_A[2:0]	0x3	Burst length of 8

8. After 267 clock cycles, issues a PRECHARGE command with DDR[0]\_A[10] held high to indicate all banks.
9. After two AUTO REFRESH commands, issues LOAD MODE REGISTER command to the mode register(DDR[0]\_BA[2:0]=0h) with DDR[0]\_A bits set as follows:

Bits	Value	Description
DDR[0]_A[15:9]	Equal to step 7	
DDR[0]_A[8]	0x0	DLL not reset
DDR[0]_A[7:0]	Equal to step 7	

10. Issues a LOAD MODE REGISTER command to the extended mode register 1(DDR[0]\_BA[2:0]=1h) with DDR[0]\_A bits set as follows:

Bits	Value	Description
DDR[0]_A[15:10]	Equal to step 6	
DDR[0]_A[9:7]	0x7	Default OCD calibration
DDR[0]_A[6:0]	Equal to step 6	

11. Issues a LOAD MODE REGISTER command to the extended mode register 1(DDR[0]\_BA[2:0]) with DDR[0]\_A bits equal to step 6.
12. If the DDR\_DISABLE\_DLL bit in the SDRAM Config register is 1, issues a LOAD MODE REGISTER command to extended mode register 1(DDR[0]\_BA[2:0]=1h) with DDR[0]\_A bits, set as follows:

Bits	Value	Description
DDR[0]_A[15:1]	Equal to step 6	
DDR[0]_A[0]	0x1	Disable DLL

13. The DDR2/3 controller enters it idle state.

The controller also performs the initialization sequence whenever the SDRCCR is written, if already INITREF\_DIS bit of SDRRCR is set to 1. But in this case, the controller starts at step 3.

## 7.5.2 DDR3 SDRAM Memory Initialization

After cold reset, if the MEMTYPE field in the SDRCCR is equal to 3 and the INITREF\_DIS bit in the SDRRCR is set to 0, DDR2/3 controller performs DDR3 SDRAM initialization sequence as follows.

1. Drives DDR[0]\_CKE low.
2. After 16 SDRAM refresh rate intervals, issues a NOP command with DDR[0]\_CKE held high. The SDRAM refresh rate is as defined in SDRRCR.
3. Issues a LOAD MODE REGISTER command to the extended mode register 2(DDR[0]\_BA[2:0]=2h) with DDR[0]\_A[x] set as follows:

Bits	Value	Description
DDR[0]_A[15:11]	0x0	Reserved
DDR[0]_A[10:9]	DYN_ODT	Dynamic ODT value from SDRAM Config register
DDR[0]_A[8]	0x0	Reserved
DDR[0]_A[7]	SRT	Self-Refresh temperature range from SDRAM Refresh Control register
DDR[0]_A[6]	ASR	Auto self-refresh enable from SDRAM Refresh Control register
DDR[0]_A[5]	0x0	Reserved
DDR[0]_A[5:3]	CWL	CAS write latency from SDRAM Config register
DDR[0]_A[2:0]	PASR	Partial array self-refresh from SDRAM Refresh Control register

- Issues a LOAD MODE REGISTER command to the extended mode register 3(DDR[0]\_BA[2:0]=3h) with DDR[0]\_A[15:0]=0h.
- Issues a LOAD MODE REGISTER command to the extended mode register 1(DDR[0]\_BA[2:0]=0x1) with DDR[0]\_A[x] set as follows:

Bits	Value	Description
DDR[0]_A[15:13]	0x0	Reserved
DDR[0]_A[12]	0x0	Output buffer enabled
DDR[0]_A[11]	0x0	TDQS disable
DDR[0]_A[10]	0x0	Reserved
DDR[0]_A[9]	DDR_TERM[2]	DDR3 termination resistor value from SDRAM Config register
DDR[0]_A[8]	0x0	Reserved
DDR[0]_A[7]	0x0	Write leveling disabled
DDR[0]_A[6]	DDR_TERM[1]	DDR3 termination resistor value from SDRAM Config register
DDR[0]_A[5]	SDRAM_DRIVE[1]	SDRAM drive strength from SDRAM Config register
DDR[0]_A[4:3]	0x0	Additive latency = 0
DDR[0]_A[2]	DDR_TERM[0]	DDR3 termination resistor value from SDRAM Config register
DDR[0]_A[1]	SDRAM_DRIVE[0]	SDRAM drive strength from SDRAM Config register
DDR[0]_A[0]	0x0	DDR_DISABLE_DLL value from SDRAM Config register

- Issues a LOAD MODE REGISTER command to the mode register 0(DDR[0]\_BA[2:0]=0x0) with DDR[0]\_A[x] set as follows:

Bits	Value	Description
DDR[0]_A[15:13]	0x0	Reserved
DDR[0]_A[12]	0x0	Fast exit active power-down exit time
DDR[0]_A[11:9]	T_WR[2:0]	Write recovery for auto precharge from SDRAM Timing 1 register
DDR[0]_A[8]	0x1	DLL reset
DDR[0]_A[7]	0x0	Normal mode
DDR[0]_A[6:4]	CL[3:1]	CAS latency from SDRAM Config register
DDR[0]_A[3]	0x0	Sequential burst type
DDR[0]_A[2]	CLI[0]	CAS latency from SDRAM Config register
DDR[0]_A[1:0]	0x0	Burst length of 8

- Issues a ZQCL command to start long ZQ calibration.
- Issues an AUTO REFRESH command.
- The memory controller enters its idle state.

The controller also performs the initialization sequence, whenever the SDRRCR is written, if already INITREF\_DIS bit of SDRRCR was set to 1. But in this case, the controller starts at step 3.

## 7.6 Interfacing the DDR2/3 Memory Controller to DDR Memory Devices

The following sections describe the architecture of the DDR2/3 memory controller and how to configure it to perform read and write operations to DDR2/3 SDRAM devices. Refer the device-specific data manual to get details of supported configurations and topologies.

### 7.6.1 Configuring DDR2/3 Memory Controller Registers to Meet DDR2 SDRAM Specifications

The DDR2/3 memory controller allows a high degree of programmability for shaping DDR2 accesses. This provides the DDR2/3 memory controller with the flexibility to interface with a variety of DDR2 devices. By programming the SDRAM Configuration Register (SDRCR), SDRAM Refresh Control Register (SDRRCR), SDRAM Timing 1 Register (SDRTIM1), SDRAM Timing 2 Register (SDRTIM2), and SDRAM Timing 3 Register (SDRTIM3), the DDR2/3 memory controller can be configured to meet the data sheet specification for JESD79-2E compliant DDR2 SDRAM devices.

As an example, the following sections describe how to configure each of these registers for access to two 1Gb, 16-bit wide DDR2 SDRAM devices, where each device has the following configuration:

- SDRAM Clock Frequency : 400 MHz
- SDRAM Data Rate : 800 MHz
- Number of banks: 8
- Page size: 1024 words
- CAS latency: 5

#### 7.6.1.1 Programming the SDRAM Configuration Register (SDRCR)

The SDRAM configuration register (SDRCR) contains register fields that configure the DDR2 memory controller to match the data bus width, CAS latency, number of banks, and page size of the attached DDR2 memory. [Table 7-17](#) shows the resulting SDRCR configuration.

**Table 7-17. SDRCR Configuration**

Field	Value	Function Selection
SDRAM_TYPE	2h	To select DDR2 Memory Type
DDR_TERM	3h	To select 50 ohm termination register
DDR2_DDQS	1h	To select Differential Ended DQS
DDR_DISABLE_DLL	0h	Enable DLL for Normal Operation
SDRAM_DRIVE	0h	To select a drive strength
NARROW_MODE	0h	To configure the DDR2 memory controller for a 32-bit data bus width
CL	5h	To select CAS latency of 5
IBANK	3h	To select 8 internal DDR2 banks
EBANK	0h	To select single chip select, CS0
PAGESIZE	2h	To select 1024-word page size

#### 7.6.1.2 Programming the SDRAM Refresh Control Register (SDRRCR)

The SDRAM refresh control register (SDRRCR) configures the DDR2 memory controller to meet the refresh requirements of the attached DDR2 device. SDRRCR also allows the DDR2 memory controller to enter and exit self refresh. In this example, we assume that the DDR2 memory controller is in self-refresh mode.

The RR field in SDRRCR is defined as the rate at which the attached DDR2 device is refreshed in DDR2 cycles. The value of this field may be calculated using the following equation:

$$\text{Refresh\_Rate} = \text{DDR2 clock frequency (in MHz)} \times \text{DDR2 memory fresh rate (in } \mu\text{s)}$$

[Table 7-18](#) displays the DDR2-800 refresh rate specification.

**Table 7-18. DDR2-800 Refresh Rate Specification**

Symbol	Value	Description
tREF	7.8μs	Average Periodic Refresh Interval

Therefore, the value for the Refresh Rate (RR) can be calculated as follows:

$$RR = 400MHz \times 7.8\mu s = 3120 = C30h$$

Table 7-19 shows the RR calculated value.

**Table 7-19. Refresh Rate Calculated Value**

Filed	Value	Function Selection
INITREF_DIS	0h	To enable DDR3 Initialization and Refreshes
RR	C30h	Set to C30h DDR2 clock cycles to meet the DDR2 memory refresh rate requirement

### 7.6.1.3 Configuring SDRAM Timing Registers (SDRTIM1, SDRTIM2 and SDTIM3)

The SDRAM timing 1 register (SDRTIM1), SDRAM timing 2 register (SDRTIM2), and SDRAM timing 3 register (SDTIM3) configure the DDR2 memory controller to meet the data sheet timing parameters of the attached DDR2 device. Each field in SDRTIM1, SDRTIM2 and SDTIM3 register corresponds to a timing parameter in the DDR2 data sheet specification. Table 7-20, Table 7-21, and Table 7-22 display the register field name and corresponding DDR2 data sheet parameter name, along with the data sheet value. These tables also provide a formula to calculate the register field value and displays the resulting calculation. Each of the equations include a minus 1 because the register fields are defined in terms of DDR2|| clock cycles minus 1.

**Table 7-20. SDRTIM1 Configuration**

Register Field Name	DDR3 SDRAM Data Sheet Parameter Name	Description	Example Data Sheet Value	Unit	Formula (Register Field Must be ≥)	Field Value
T_RP	tRP	Precharge command to refresh or activate command	15	ns	(tRP x fDDR[0]_CLK)-1	5
T_RCD	tRCD	Activate command to read/write command	15	ns	(tRCD x fDDR[0]_CLK)-1	5
T_WR	tWR	Write recovery time	15	ns	(tWR x fDDR[0]_CLK)-1	5
T_RAS	tRAS	Active to precharge command	40	ns	(tRAS x fDDR[0]_CLK)-1	15
T_RC	tRC	Activate to Activate command in the same bank	55	ns	(tRC x fDDR[0]_CLK)-1	21
T_RRD	tRRD/tFAW	Activate to Activate command in a different bank	50 (For x16 mode)	ns	(tFAW x fDDR[0]_CLK/4)-1 for 8 bank DDR3 memory	4
T_WTR	tWTR	Write to read command delay	7.5	ns	(tWTR x fDDR[0]_CLK)-1	2

**Table 7-21. SDRTIM2 Configuration**

Register Field Name	DDR3 SDRAM Data Sheet Parameter Name	Description	Example Data Sheet Value	Unit	Formula(Register Field Must be ≥)	Field Value
T_XP	tXP	Exit precharge power-down to any non-read command	2	ns	(tXP x fDDR[0]_CLK)-1	1

**Table 7-21. SDRTIM2 Configuration (continued)**

Register Field Name	DDR3 SDRAM Data Sheet Parameter Name	Description	Example Data Sheet Value	Unit	Formula(Register Field Must be $\geq$ )	Field Value
T_XSNR	tXSNR	Exit self-refresh to a non-read command	137.5	ns	$(tXSNR \times fDDR[0\_CLK]) - 1$	54
T_XSRD	tXSRD	Exit self-refresh to a read command	200	tCK	$(tXSRD - 1)$	199
T_RTP	tRTP	Read to precharge command delay	7.5	ns	$(tRTP \times fDDR[0\_CLK]) - 1$	2
T_CKE	tCKE	CKE minimum pulse width (high and low pulse width)	3	tCK	$(tCKE - 1)$	2

**Table 7-22. SDRTIM3 Configuration**

Register Field Name	DDR3 SDRAM Data Sheet Parameter Name	Description	Example Data Sheet Value	Unit	Formula(Register Field Must be $\geq$ )	Field Value
T_RFC	tRFC	Auto-refresh to active/auto-refresh command time	127.5	ns	$(tRFC \times fDDR[0\_CLK]) - 1$	50
T_RASMAX		Maximum number of refresh rate intervals from Active to Precharge command			This field must be programmed to 0xF for DDR2/3	15

#### 7.6.1.4 Configuring the DDR PHY Control Register

The DDR2/3 PHY control register (DDRPHYCR) contains a read latency (RL) and ODT fields that need to be configured properly for the DDR2 memory controller to register data properly.

**Table 7-23. DDR2/3 Memory Controller Control Register (DDRPHYCR)**

Field	Value	Description
DYN_PWRDN_EN	1	When set to 1, dynamic power down is enabled. IO receiver is powered down when not doing any reads
IDLE_LOCAL_ODT	0x3	ODT when receiver is powered down (recommended value)
RD_LOCAL_ODT	0x2	Read ODT (recommended value)
READ_LATENCY	8	CL + 4 cycles selected. Should be $CL + 1 < RL < CL + 7$ cycles.

The value to write to register DDRPHYCR is 0x00173208.

#### 7.6.1.5 Configuring the DDR IO Control Register(DDRn\_IO\_CTRL)

The DDR2/3 IO\_CTRL register has to be configured with appropriate values to select the IO output impedance and Slew rates. A high precision 50 Ohm resistor should be connected between VTP pin and ground in order to achieve the output impedance as mentioned below.

**Table 7-24. Configuring DDRn\_IO\_CTRL**

Field	Value	Function Selection
CS_SLEW	0h	Fastest slew rate for chip select
CS_Impedance	3h	Chip select signal impedance = 50 Ohms (=8mA Drive Strength)
CMD_SLEW	0h	Fastest slew rate for command lines
CMD_Impedance	3h	Command lines impedance = 50 Ohms (=8mA drive strength)

**Table 7-24. Configuring DDRn\_IO\_CTRL (continued)**

Field	Value	Function Selection
DATA_SLEW	0h	Fastest slew rate for data pins
DATA_Impedance	3h	Data impedance = 50 Ohms (=8mA Drive Strength)

The value to write to DDRn\_IO\_CTRL register is 0x00030303.

## 7.6.2 Configuring DDR2/3 Memory Controller Registers to Meet DDR3 SDRAM Specifications

This section describes the memory controller setup for DDR3. The following sections describe how to configure each of the registers for access to four 1Gb, 8-bit wide DDR3 SDRAM devices, where each device has the following configuration:

- SDRAM Clock Frequency : 400 MHz
- SDRAM Data Rate : 800 MHz
- Number of banks: 8
- Page size: 1024 words
- CAS latency: CL = 6

### 7.6.2.1 Programming the SDRAM Configuration Register (SDRCR)

The SDRAM configuration register (SDRCR) contains register fields that configure the DDR3 memory controller to match the data bus width, CAS latency, number of banks, and page size of the attached DDR3 memory. [Table 7-25](#) shows the resulting SDRCR configuration.

**Table 7-25. SDRCR Configuration**

Field	Value	Function Selection
SDRAM_TYPE	3h	To select DDR3 Memory Type
DDR_TERM	1h	To select RZQ/4
DDR2_DDQS	1h	To select Differential Ended DQS (DDR3 only supports differential ended)
DYN_ODT	2h	DDR3 Dynamic ODT (RZQ/2)
DDR_DISABLE_DLL	0h	0h Enable DLL for Normal Operation
SDRAM_DRIVE	0h	To select a drive strength of RZQ/6
CWL	0h	DDR3 CAS Write Latency of 5
NARROW_MODE	0h	To configure the DDR3 memory controller for a 32-bit data bus width
CL	4h	To select CAS latency of 6
IBANK	3h	To select 8 internal DDR3 banks
EBANK	0h	To select single chip select, CS0
PAGESIZE	2h	To select 1024-word page size

The value to write to register SDRCR is 0x61C01032.

### 7.6.2.2 Programming the SDRAM Refresh Control Register (SDRRCR)

The SDRAM refresh control register (SDRRCR) configures the DDR3 memory controller to meet the refresh requirements of the attached DDR3 device. SDRRCR also allows the DDR3 memory controller to enter and exit self refresh. In this example, we assume that the DDR3 memory controller is in self-refresh mode.

The RR field in SDRRCR is defined as the rate at which the attached DDR3 device is refreshed in DDR3 cycles. The value of this field may be calculated using the following equation:

$$\text{Refresh\_Rate} = \text{DDR2/3 clock frequency (in MHz)} \times \text{DDR2/3 fresh rate (in } \mu\text{s)}$$

[Table 7-26](#) displays the DDR3-800 refresh rate specification.



**Table 7-26. Periodic Refresh Interval Specification**

Symbol	Value	Description
tREF	7.8μs	Average Periodic Refresh Interval

$$RR = 400\text{MHz} \times 7.8\mu\text{s} = 3120 = \text{C30h}$$

[Table 7-27](#) shows the SDRRCR configuration.

**Table 7-27. SDRRCR Configuration**

Field	Value	Function Selection
INITREF_DIS	0h	Enable SDRAM initialization and Refreshes
SRT	0h	Normal Operating Temperature range
ASR	1h	Auto Self Refresh Enable
PASR	0h	Full Array Refresh
REFRESH_RATE	C30h	Refresh Rate

The value to write to register SDRRCR register is 0x10000C30.



### 7.6.2.3 Configuring SDRAM Timing Registers (SDRTIM1, SDRTIM2, SDTRIM3)

The SDRAM timing 1 register (SDRTIM1), SDRAM timing 2 register (SDRTIM2), and SDRAM timing 3 register (SDRTIM3) configure the DDR3 memory controller to meet the data sheet timing parameters of the attached DDR3 device. Each field in SDRTIM1, SDRTIM2 and SDTIM3 corresponds to a timing parameter in the DDR3 data sheet specification. [Table 7-28](#), [Table 7-29](#), and [Table 7-30](#) display the register field name and corresponding DDR3 data sheet parameter name along with the data sheet value. These tables also provide a formula to calculate the register field value and displays the resulting calculation. Each of the equations include a minus 1 because the register fields are defined in terms of DDR3 clock cycles minus 1.

**Table 7-28. SDRTIM1 Configuration**

Register Field Name	DDR3 SDRAM Datasheet Parameter Name	Description	Example Datasheet Value	Unit	Formula (Register Field must be ≥)	Field Value
T_RP	tRP	Precharge command to refresh or activate command	13.75	ns	$(tRP/DDR[0\_CLK\ period])-1$	5
T_RCD	tRCD	Activate command to read/write command	13.75	ns	$(tRCD/DDR[0\_CLK\ period])-1$	5
T_WR	tWR	Write recovery time	15	ns	$(tWR/DDR[0\_CLK\ period])-1$	5
T_RAS	tRAS	Active to precharge command	35	ns	$(tRAS/DDR[0\_CLK\ period])-1$	13
T_RC	tRC	Activate to Activate command in the same bank	48.75	ns	$(tRC/DDR[0\_CLK\ period])-1$	19
T_RRD	tRRD or tFAW	Activate to Activate command in a different bank	35	ns	$(tFAW/(4*DDR[0\_CLK\ period]))-1$	3
T_WTR	tWTR	Write to read command delay	10	ns	$(tWTR/DDR[0\_CLK\ period])-1$	3

The value to write to register SDRTIM1 is 0x0AAAD4DB.

**Table 7-29. SDRTIM2 Configuration**

Register Field Name	DDR3 SDRAM Datasheet Parameter Name	Description	Example Datasheet Value	Unit	Formula (Register Field must be $\geq$ )	Field Value
T_XP	tXP	Exit precharge power-down to any non-read command	3	tCK	tXP - 1	2
T_XSNR	tXSNR	Exit self-refresh to a non-read command	120	ns	(tXSNR/DDR[0]_C LK period)-1	47
T_XSRD	tXSRD	Exit self-refresh to a read command	512	tCK	tXSRD - 1	511
T_RTP	tRTP	Read to precharge command delay	10	ns	(tRTP/DDR[0]_CL K period)-1	3
T_CKE	tCKE	CKE minimum pulse width (high and low pulse width)	3	tCK	tCKE - 1	2

The value to write to register SDRTIM2 is 0x202F7FDA.

**Table 7-30. SDRTIM3 Configuration**

Register Field Name	DDR3 SDRAM Datasheet Parameter Name	Description	Example Datasheet Value	Unit	Formula (Register Field must be $\geq$ )	Field Value
T_PDLL_UL		Number of cycles for DLL to unlock		tCK	This field must be written with 5	5
T_CSTA	tCSTA	Write-to-write or read-to-read data phase	1	tCK	tCSTA - 1	0
T_ZQCS	tZQCS	Number of cycles for ZQCS command	64	tCK	tZQCS - 1	63
T_RFC	tRFC	Auto-refresh to active/auto-refresh command time	110	ns	(tRFC/DDR[0]_C LK period)-1	43
T_RAS_MAX		Maximum number of refresh rate intervals from Active to Precharge command				15

The value to write to register SDRTIM3 is 0x501F82BF.

### 7.6.2.4 Configuring the DDR PHY Control Register

The DDR2/3 PHY control register (DDRPHYCR) contains a read latency (RL) and ODT fields that needs to be configured properly for the DDR3 memory controller to register data properly.

**Table 7-31. PHY Control Register (DDRPHYCR)**

Field	Value	Function Selection
DYN_PWRDN_EN	1h	Power down IO receiver when not performing a read
RDEYE_LVL_DIS	1h	Disable read eye auto-leveling
GATE_LVL_DIS	1h	Disable read gate auto-leveling
WR_LVL_DIS	1h	Disable write auto-leveling
PHY_RST	0h	PHY in functional mode
IDLE_LOCAL_ODT	3h	100 Ohms ODT when receiver is powered down
RD_LOCAL_ODT	2h	50 Ohms Read ODT termination
READ_LATENCY	9h	CL+ 4 cycles selected. Should be CL+1 < RL < CL + 7 cycles.

The value to write to register DDRPHYCR is 0x00173209.

### 7.6.2.5 Configuring the ZQCR Control Register

The DDR3 ZQCR register has to be configured with appropriate values to enable periodic ZQ calibration.

The ZQ Refresh interval can be calculated with the following equation:

$$ZQ \text{ Refresh Interval} = 0.5\% / ((Tsens \times Tdriftrate) + (Vsens \times Vdriftrate)).$$

As per the DDR3 specification, the maximum values for Tsens and Vsens are as follows:

$$Tsens = 1.5\%/^{\circ}C$$

$$Vsens = 0.15\%/mV$$

The temperature and voltage drift rates depend on the system environment. For illustrative purpose the following values are assumed.

$$Tdriftrate = 1.2^{\circ}C/s$$

$$Vdriftrate = 10 \text{ mV/s}$$

$$ZQ \text{ calibration Interval} = 0.5\% / ((1.5\%/^{\circ}C \times 1.2^{\circ}C/s) + (0.15\%/mV \times 10 \text{ mV/s})) = 151.515\text{ms approx.}$$

$$\text{Number of Refresh periods to make up for the ZQ calibration Interval} = 151.515\text{ms} / 7.8\mu\text{s} = 19425 = 0x4BE1.$$

**Table 7-32. ZQCR Configuration**

Field	Value	Function Selection
ZQ_CS1EN	0h	Disable ZQ calibration for CS1
ZQ_CS0EN	1h	Enable ZQ calibration for CS0
ZQ_DUALCALEN	0h	Disable dual calibration
ZQ_SEFXITEN	1h	ZQCL enabled after a Self Refresh Exit
ZQ_ZQINIT_MULT	1h	number of ZQCL intervals that make up a ZQINIT interval - 1
ZQ_ZQCL_MULT	3h	Number of ZQCS intervals that make up a ZQCL interval - 1
ZQ_REFINTERVAL	4BE1h	Number of refresh intervals to make up the delay between ZQ commands

The value to write to ZQCR register is 0x50074BE1.

### 7.6.2.6 Configuring the DR IO Control Register (DDR n\_IO\_CTRL)

The DDR2/3 IO\_CTRL register has to be configured with appropriate values to select the IO output impedance and Slew rates. A high precision 50 Ohm resistor should be connected between VTP pin and ground in order to achieve the output impedance as mentioned below.

**Table 7-33. DDR2/3 IO\_CTRL Configuration**

Field	Value	Function Selection
CS_SLEW	0h	Fastest Slew Rate for Chip Select
CS_IMPEDENCE	3h	Chip Select signal impedance = 50 Ohms (=8mA Drive Strength)
CMD_SLEW	0h	Fastest Slew Rate for Command lines
CMD_IMPEDENCE	3h	Command lines impedance = 50 Ohms (=8mA Drive Strength)
DATA_SLEW	0h	Fastest Slew Rate for Data pins
DATA_IMPEDENCE	3h	Data impedance = 50 Ohms (=8mA Drive Strength)

The value to write to DDRn\_IO\_CTRL register is 0x00030303.

## 7.7 DDR2/3 SDRAM Device Configuration Steps

The following are recommended steps to initialize connected SDRAM devices:

1. Configure the DDR ADPLL to generate the desired frequency of operation. (Refer to the device's Technical Reference Manual for ADPLL configuration details).
2. Perform the PRCM sequences for DDR controller.
3. Configure the DDR related Control module registers (IO impedance, Slew Rate, and more).
4. Perform VTP0/1 calibration.
5. Configure DDR0 PHY registers with calculated ratio values based on the board routing delays (see DDR2/3 PHY register for details). Note that in case of a DDR2-based system, the default PHY register configurations need not be changed if the DDR PCB layout guidelines in the device-specific data manual are followed strictly.
6. Program DDR memory controller MMRs (For configuring PHY read latency, device type, various timing parameters, addressing modes and more. Please note that all MMRs are initialized with proper configurations before clearing the INITREF\_DIS bit, as the same triggers the SDRAM device initialization procedure. Refer to DDR2/3 SDRAM Memory initialization section for more detailed register configuration procedure.

## 7.8 DDR2/3 Configuration Registers

### 7.8.1 DDR2/3 Memory Controller Registers

Table 7-34 lists the memory-mapped registers for the DDR2/3 memory controller.


**Table 7-34. DDR2/3 Memory Controller Registers**

Address Offset	Acronym	Register Description	Section
4h	SDRSTAT	SDRAM Status Register	<a href="#">Section 7.8.1.1</a>
8h	SDRCR	SDRAM Configuration Register	<a href="#">Section 7.8.1.2</a>
Ch	SDRCR2	SDRAM Configuration Register 2	<a href="#">Section 7.8.1.3</a>
10h	SDRRCR	SDRAM Refresh Control Register	<a href="#">Section 7.8.1.2</a>
14h	SDRRCR2	SDRAM Refresh Control Shadow Register	<a href="#">Section 7.8.1.5</a>
18h	SDRTIM1	SDRAM Timing 1 Register	<a href="#">Section 7.8.1.6</a>
1Ch	SDRTIM1SR	SDRAM Timing 1 Shadow Register	<a href="#">Section 7.8.1.7</a>
20h	SDRTIM2	SDRAM Timing 2 Register	<a href="#">Section 7.8.1.8</a>
24h	SDRTIM2SR	SDRAM Timing 2 Shadow Register	<a href="#">Section 7.8.1.9</a>
28h	SDRTIM3	SDRAM Timing 3 Register	<a href="#">Section 7.8.1.10</a>
2Ch	SDRTIM3SR	SDRAM Timing 3 Shadow Register	<a href="#">Section 7.8.1.11</a>
38h	PMCR	Power Management Control Register	<a href="#">Section 7.8.1.12</a>
3Ch	PMCSR	Power Management Control Shadow Register	<a href="#">Section 7.8.1.13</a>
54h	PBBPR	Peripheral Bus Burst Priority Register	<a href="#">Section 7.8.1.14</a>
80h	PERF_CNT_1	Performance Counter 1 Register	<a href="#">Section 7.8.1.15</a>
84h	PERF_CNT_2	Performance Counter 2 Register	<a href="#">Section 7.8.1.16</a>
88h	PERF_CNT_CFG	Performance Counter Config Register	<a href="#">Section 7.8.1.17</a>
8Ch	PERF_CNT_SEL	Performance Counter Master Region Select Register	<a href="#">Section 7.8.1.18</a>
A0h	EOI	End of Interrupt Register	<a href="#">Section 24.9.1.3</a>
A4h	SOIRSR	System OCP Interrupt Raw Status Register	<a href="#">Section 7.8.1.20</a>
ACh	SOISR	System OCP Interrupt Status Register	<a href="#">Section 7.8.1.21</a>
B4h	SOIESR	System OCP Interrupt Enable Set Register	<a href="#">Section 7.8.1.22</a>
BCh	SOIECR	System OCP Interrupt Enable Clear Register	<a href="#">Section 7.8.1.23</a>
C8h	ZQCR	SDRAM Output Impedance Calibration Configuration Register	<a href="#">Section 7.8.1.24</a>
D4h	RDWR_LVL_RMP_WIN	Read-Write Leveling Ramp Window Register	<a href="#">Section 7.8.1.25</a>
D8h	RDWR_LVL_RMP_CTRL	Read-Write Leveling Ramp Control Register	<a href="#">Section 7.8.1.26</a>
DCh	RWLCR	Read-Write Leveling Control Register	<a href="#">Section 7.8.1.27</a>
E4h	DDRPHYCR	DDR PHY Control Register	<a href="#">Section 7.8.1.28</a>
E8h	DDRPHYCSR	DDR PHY Control Shadow Register	<a href="#">Section 7.8.1.29</a>
100h	PRI_COS_MAP	Priority to Class of Service Mapping Register	<a href="#">Section 7.8.1.30</a>
104h	CONNID_COS_1_MAP	Connection ID to Class of Service 1 Mapping Register	<a href="#">Section 7.8.1.31</a>
108h	CONNID_COS_2_MAP	Connection ID to Class of Service 2 Mapping Register	<a href="#">Section 7.8.1.32</a>
120h	RD_WR_EXEC_THRSH	Read Write Execution Threshold Register	<a href="#">Section 7.8.1.33</a>

### 7.8.1.1 SDRAM Status Register (SDRSTAT)

The SDRAM status register (SDRSTAT) is shown and described in the figure and table below.

**Figure 7-5. SDRAM Status Register (SDRSTAT)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-35. SDRAM Status Register (SDRSTAT) Field Descriptions**

Bit	Field	Value	Description
31	BE	0 1	Defines whether the memory controller is in big or little endian mode. Little Endian
30	DUAL_CLK_MODE	0 1	Dual Clock mode. Defines whether the ocp_clk and m_clk are asynchronous. Not sync Sync
29	FAST_INIT	0 1	Fast Init. Defines whether the memory controller fast initialization mode has been enabled. Disabled Enabled
28-7	Reserved		Reserved
6	RDLVLGATETO	0 1	Read DQS Gate Training Timeout. Read DQS gate training has timed out because read DQS gate training done was not received from the PHY.
5	RDLVLTO	0 1	Read Data Eye Training Timeout. Read data eye training has timed out because read data eye training done was not received from the PHY.
4	WRLVLTO	0 1	Write Leveling Timeout. Write leveling has timed out because write leveling done was not received from the PHY.
3	Reserved		Reserved
2	PHY_DLL_READY	0 1	DDR PHY Ready. Reflects the value active high that defines whether the DDR PHY is ready for normal operation.
1-0	Reserved		Reserved

### 7.8.1.2 SDRAM Configuration Register(SDCR)

The SDRAM configuration register (SDCR) is described in the figure and table below.

**Figure 7-6. SDRAM Configuration Register (SDCR)**

31	29	28	27	26	24	23	22	21	20	19	18	17	16
SDRAM_TYPE	IBANK_POS		DDR_TERM		DDR2_DDQS		DYN_ODT		DDR_DISABLE_DLL		SDRAM_DRIVE		CWL
R/W-2	R/W-0		R/W-0		R/W-1		R/W-0		R/W-0		R/W-0		R/W-0
15			14		13				10		9		8
NARROW_MODE					CL					ROWSIZE			
R/W-0					R/W-5					R/W-0			
7	6		4				3		2		0		
ROWSIZE		IBANK				EBANK				PAGESIZE			
R/W-0		R/W-2				R/W-0				R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-36. SDRAM Configuration Register (SDCR) Field Descriptions**

Bit	Field	Value	Description
31-29	SDRAM_TYPE	0 1h 2h 3h	SDRAM Type Selection Reserved Reserved DDR2 DDR3 All other values are reserved
28-27	IBANK_POS	0 1	Internal Bank position selection Set 0,1,2,3. Refer to <a href="#">Table 7-4</a> to <a href="#">Table 7-11</a> for more details
26-24	DDR_TERM	0 1h 2h 3h  1h 2h 3h 4h 5h	DDR2 & DDR3 termination resistor value Disable <b>For DDR2 Only :</b> 75 Ohm (Recommended) Reserved Reserved <b>For DDR3 Only</b> RZQ/4 (Recommended value of external resistor RZQ is 240 ohm) Reserved Reserved Reserved Reserved
23	DDR2_DDQS	0 1	DDR2 Differential DQS Enable Single Ended DQS Differential Ended DQS <b>Note: DDR3 supports only Differential DQS</b>
22-21	DYN_ODT	0 1h 2h	Controls the Dynamic ODT on the DDR3 device side. Refer to DDRPHYCR for configuring the ODT on the DDR PHY side. OFF RZQ/4 RZQ/2 (Recommended value of external resistor RZQ is 240 ohm)



**Table 7-36. SDRAM Configuration Register (SDRCR) Field Descriptions (continued)**

Bit	Field	Value	Description
20	DDR_DISABLE_DLL	0 1	Disable DLL Select Enable DLL for Normal Operation. This bit must be set to low for normal operation. Disable DLL
19-18	SDRAM_DRIVE	0 1h	SDRAM Drive strength. Configures output drive impedance control value of the DDR2/3 SDRAM memory <b>For DDR2</b> Full drive strength. Reduced drive strength.
17-16	CWL	0 1h 2h 3h	DDR3 CAS Write Latency CWL of 5 CWL of 6 CWL of 7 CWL of 8 <b>For DDR2: NA</b>
15-14	NARROW_MODE	0 1	Data Bus Width 32 bits 16 bits
13-10	CL	2h 3h 4h 5h 6h 7h  2h 4h 6h 8h 10h 12h 14h	CAS Latency <b>For DDR2 CAS Latency</b> CAS latency of 2 CAS latency of 3 CAS latency of 4 CAS latency of 5 CAS latency of 6 CAS latency of 7  <b>For DDR3 CAS Latency</b> CAS latency of 5 CAS latency of 6 CAS latency of 7 CAS latency of 8 CAS latency of 9 CAS latency of 10 CAS latency of 11
9-7	ROWSIZE	0 1h 2h 3h 4h 5h 6h 7h	Row Size Selection. Don't care if both EBANK_POS and IBANK_POS are 0. 9 Rows bits 10 Rows bits 11 Rows bits 12 Rows bits 13 Rows bits 14 Rows bits 15 Rows bits Reserved


**Table 7-36. SDRAM Configuration Register (SDRCR) Field Descriptions (continued)**

Bit	Field	Value	Description
6-4	IBANK		Bank Selection. Defines number of internal banks on the external DDR2/3 memory.
		0	1 Bank
		1h	2 Banks
		2h	4 Banks
		3h	8 Banks
		6-7h	Reserved
3	EBANK		Chip Selection. Defines whether SDRAM accesses will use 1 or 2 chip selects
		0	CS0 only
		1	CS0, CS1
2-0	PAGESIZE		Page Size Selection. Defines the page size of each page of the external DDR2/3 memory
		0	256 word page requiring 8 column address bits
		1h	512 word page requiring 9 column address bits
		2h	1024 word page requiring 10 column address bits
		3h	2048 word page requiring 11 column address bits

### 7.8.1.3 SDRAM Configuration Register 2 (SDRCR2)

The SDRAM Configuration Register 2 (SDRCR2) is shown in the figure and table below.

**Figure 7-7. SDRAM Configuration Register 2 (SDRCR2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-37. SDRAM Configuration Register 2 (SDRCR2) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27	EBANK_POS	0	Assign external bank address bits from lower OCP address bits
		1	Assign external bank address bits from higher OCP address bits
26-0	Reserved	0	Reserved

### 7.8.1.4 SDRAM Refresh Control Register (SDRRCR)

The SDRAM Refresh Control Register (SDRRCR) is described in the figure and table below.

**Figure 7-8. SDRAM Refresh Control Register (SDRRCR)**

31	30	29	28	27	26	24	23	16
INITREF_DIS	Rsvd	SRT	ASR	Rsvd	PASR	Reserved		
R/W-1	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R-0		
15								0
Refresh_Rate								
R/W-1388h								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-38. SDRAM Refresh Control Register (SDRRCR) Field Descriptions**

Bit	Field	Value	Description
31	INITREF_DIS	0 1	Initialization and Refresh Disable Enable SDRAM Initialization and Refreshes Disable SDRAM Initialization and Refreshes but carries out SDRAM Write/Read transactions.
30	Reserved	0h	Reserved
29	SRT	0 1	DDR2 and DDR3 Self Refresh Temperature Range Normal Operating Temperature range Extended Operating Temperature range For DDR3, this bit must be set to '0' if ASR is set to 1. A write to this field will cause the DDR2/3 to start the initialization sequence
28	ASR	0 1	DDR3 Auto Self Refresh Enable Manual Self Refresh reference indicated by SRT field Auto Self Refresh Enable A write to this field causes the DDR3 to start the SDRAM initialization sequence.
27	Reserved	0	Reserved
26-24	PASR	0h 1h or 5h 2h or 6h 3h or 7h 4h	Partial Array Self Refresh. these bits determine what portion of the array will be refreshed with the external memory is in partial array self refresh mode. These bits gets loaded into the EMR of the external DDR2/DDR3 memory during initialization. If the external memory does not support Partial Array Self Refresh, this field should be set to 0h. A write to this field will cause the EMIF to start the SDRAM initialization sequence. <b>For DDR2/3 set</b> Full Array 1/2 Array 1/4 Array 1/8 Array 3/4 Array to be refreshed. A write to this field will cause the memory controller to start the SDRAM initialization sequence.
23-16	Reserved	0	Reserved
15-0	REFRESH_RATE	1388h	Refresh rate. Defines the rate at which the attached DDR2/3 devices are refreshed. The value of this field is calculated with the following equation: $Refresh\_Rate = DDR2/3 \text{ clock frequency (in MHz)} \times DDR2/3 \text{ fresh rate (in } \mu s)$ Where DDR2/3 refresh rate is derived from DDR2/3 data sheet

### 7.8.1.5 SDRAM Refresh Control Shadow Register (SDRRCSR)

The SDRAM Refresh Control Shadow Register (SDRRCSR) is shown in the figure and table below.

**Figure 7-9. SDRAM Refresh Control Shadow Register (SDRRCSR)**

31	16	15	0
Reserved		REFRESH_RATE_SHDW	
R-0		R/W-1388h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-39. SDRAM Refresh Control Shadow Register (SDRRCSR) Field Descriptions**

Bits	Field	Value	Description
31-16	Reserved		Reserved
15-0	REFRESH_RATE_SHDW	1388h	Shadow field for refresh rate in SDRRCR. This field is loaded into the REFRESH_RATE_SHDW field in SDRRCR when Slave Idle Acknowledge(SIdleAck) is asserted.

### 7.8.1.6 SDRAM Timing 1 Register (SDRTIM1)

The SDRAM Timing 1 Register (SDRTIM1) is described in the figure and table below.

**Figure 7-10. SDRAM Timing 1 Register (SDRTIM1)**

31	29	28	25	24	21	20	17
Reserved		T_RP		T_RCD		T_WR	
R-0		R/W-4h		R/W-4h		R/W-4h	
16	12	11	6	5	3	2	0
T_RAS		T_RC		T_RRD		T_WTR	
R/W-11h		R/W-16h		R/W-3h		R/W-1h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-40. SDRAM Timing 1 Register (SDRTIM1) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved		Reserved
28-25	T_RP	4h	Specifies the minimum number of DDR[0]_CLK cycles from a precharge command to a refresh or activate command, minus 1. Corresponds to tRP AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RP=(tRP/DDR[0]\_CLK\ period)-1$
24-21	T_RCD	4h	Specifies the minimum number of DDR[0]_CLK cycles from an activate command to read or write command, minus 1. Corresponds to tRCD AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RP=(tRCD/DDR[0]\_CLK\ period)-1$
20-17	T_WR	4h	Specifies the minimum number of DDR[0]_CLK cycles from the last write transfer to a pre-charge command, minus 1. Corresponds to tWR AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RP=(tWR/DDR[0]\_CLK\ period)-1$
16-12	T_RAS	11h	Specifies the minimum number of DDR[0]_CLK cycles from an active command to a pre-charge command, minus 1. Corresponds to tRAS AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RP=(tRAS/DDR[0]\_CLK\ period)-1$
11-6	T_RC	16h	Specifies the minimum number of DDR[0]_CLK cycles from an active command to an active command, minus 1. Corresponds to tRC AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RP=(tRC/DDR[0]\_CLK\ period)-1$
5-3	T_RRD	3h	Specifies the minimum number of DDR[0]_CLK cycles from an activate command to an activate command in a different bank, minus 1. Corresponds to tRRD AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RRD=(tRRD/DDR[0]\_CLK\ period)-1$ For an 8-bank DDR2 or DDR3 this field must be equal to $((tFAW/(4*DDR[0]\_CLK))-1)$
2-0	T_WTR	1h	Specifies the minimum number of DDR[0]_CLK cycles from the last write to a read command, minus 1. Corresponds to the tWTR AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_WTR=(tWTR/DDR[0]\_CLK\ period)-1$

### 7.8.1.7 SDRAM Timing 1 Shadow Register (SDRTIM1SR)

The SDRAM Timing 1 Shadow Register (SDRTIM1SR) is described in the figure and table below.

**Figure 7-11. SDRAM Timing 1 Shadow Register (SDRTIM1SR)**

31	29	28	25	24	21	20	17
Reserved		T_RP_SHDW		T_RCD_SHDW		T_WR_SHDW	
R-0		R/W-4h		R/W-4h		R/W-4h	
16	12	11	6	5	3	2	0
T_RAS_SHDW		T_RC_SHDW		T_RRD_SHDW		T_WTR_SHDW	
R/W-11h		R/W-16h		R/W-3h		R/W-1h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-41. SDRAM Timing 1 Shadow Register (SDRTIM1SR) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved		Reserved
28-25	T_RP_SHDW	4h	Shadow field for T_RP in SDRTIMR1. This field is loaded into T_RP field in SDRAM Timing 1 Register when SIdleAck is asserted.
24-21	T_RCD_SHDW	4h	Shadow field for T_RCD in SDRTIMR1. This field is loaded into T_RCD field in SDRAM Timing 1 Register when SIdleAck is asserted.
20-17	T_WR_SHDW	4h	Shadow field for T_WR in SDRTIMR1. This field is loaded into T_WR field in SDRAM Timing 1 Register when SIdleAck is asserted.
16-12	T_RAS_SHDW	11h	Shadow field for T_RAS in SDRTIMR1. This field is loaded into T_RAS field in SDRAM Timing 1 Register when SIdleAck is asserted.
11-6	T_RC_SHDW	16h	Shadow field for T_RC in SDRTIMR1. This field is loaded into T_RC field in SDRAM Timing 1 Register when SIdleAck is asserted.
5-3	T_RRD_SHDW	3h	Shadow field for T_RRD in SDRTIMR1. This field is loaded into T_RRD field in SDRAM Timing 1 Register when SIdleAck is asserted.
2-0	T_WTR_SHDW	1h	Shadow field for T_WTR in SDRTIMR1. This field is loaded into T_WTR field in SDRAM Timing 1 Register when SIdleAck is asserted.

**7.8.1.8 SDRAM Timing 2 Register (SDRTIM2)**

The SDRAM Timing 2 Register (SDRTIM2) is shown in the figure and table below.

**Figure 7-12. SDRAM Timing 2 Register (SDRTIM2)**

31	30	28	27	25	24	16			
Rsvd	T_XP	Reserved			T_XSNR				
R-0	R/W-1h	R-0			R/W-8Bh				
15					6	5	3	2	0
T_XSRD					T_RTP		T_CKE		
R/W-C7h					R/W-1h		R/W-2h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-42. SDRAM Timing 2 Register (SDRTIM2) Field Descriptions**

Bit	Field	Value	Description
31	Reserved		Reserved
30-28	T_XP	1h	Specifies the minimum number of DDR[0]_CLK cycles from power down exit to any other command except read command, minus 1. For DDR2, this field must be greater than tXP or tCKE. Corresponds to tXP or tCKE AC timing parameter in the DDR2/3 data sheet.
27-25	Reserved		Reserved
24-16	T_XSNR	0-8Bh	Specifies the minimum number of DDR[0]_CLK cycles from a self-refresh exit to any other command except a read command, minus 1. Corresponds to tXSNR/tXS AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_XSNR = (tXSNR / \text{DDR}[0]_{\text{CLK period}}) - 1$
15-6	T_XSRD	0-C7h	Specifies the minimum number of DDR[0]_CLK cycles from a self-refresh exit to a read command, minus 1. Corresponds to tXSRD/tXSDLL AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_XSRD = (tXSRD \text{ or } tXSDLL) - 1$
5-3	T_RTP	1h	Specifies the minimum number of DDR[0]_CLK cycles from a last read command to a precharge command, minus 1. Corresponds to tRTP AC timing parameter in the DDR2/3 data sheet. Calculated by $T\_RTP = (tRTP / \text{DDR}[0]_{\text{CLK period}}) - 1$
2-0	T_CKE	2h	Specifies the minimum number of DDR[0]_CLK cycles between transitions on the DDR[0]_CKE[X] pin, minus 1. Corresponds to the tCKE AC timing parameter in the DDR2 data sheet. Calculated by $T\_CKE = (tCKE / \text{DDR}[0]_{\text{CLK period}}) - 1$



### 7.8.1.9 SDRAM Timing 2 Shadow Register (SDRTIM2SR)

The SDRAM Timing 2 Shadow Register (SDRTIM2SR) is shown in the figure and table below.

**Figure 7-13. SDRAM Timing 2 Shadow Register (SDRTIM2SR)**

31	30	28	27	25	24	16
Rsvd	T_XP_SHDW	Reserved			T_XSNR_SHDW	
R-0	R/W-1h	0h			R/W-8Bh	
15	T_XSRD_SHDW			6	5	3
R/W-C7h			T_RTP_SHDW		T_CKE_SHDW	
			R/W-1h		R/W-2h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-43. SDRAM Timing 2 Shadow Register (SDRTIM2SR) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-28	T_XP_SHDW	1h	Shadow field for T_XP in SDRTIMR2. This field is loaded into the T_XP field in the SDRAM Timing 2 Register when SIdleAck is asserted.
27-25	Reserved	0h	Reserved
24-16	T_XSNR_SHDW	8Bh	Shadow field for T_XSNR in SDRTIMR2. This field is loaded into the T_XSNR field in the SDRAM Timing 2 Register when SIdleAck is asserted.
15-6	T_XSRD_SHDW	C7h	Shadow field for T_XSRD in SDRTIMR2. This field is loaded into the T_XSRD field in the SDRAM Timing 2 Register when SIdleAck is asserted.
5-3	T_RTP_SHDW	1h	Shadow field for T_RTP in SDRTIMR2. This field is loaded into the T_RTP field in the SDRAM Timing 2 Register when SIdleAck is asserted.
2-0	T_CKE_SHDW	2h	Shadow field for T_CKE in SDRTIMR2. This field is loaded into the T_CKE field in the SDRAM Timing 2 Register when SIdleAck is asserted.

### 7.8.1.10 SDRAM Timing 3 Register (SDRTIM3)

The SDRAM Timing 3 Register (SDRTIM3) is shown in the figure and table below.

**Figure 7-14. SDRAM Timing 3 Register (SDRTIM3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-44. SDRAM Timing 3 Register (SDRTIM3) Field Descriptions**

Bit	Field	Value	Description
31-28	T_PDLL_UL	5h	Specifies number of DDR[0]_CLK cycles for PHY DLL to unlock. A value of N will be equal to N x 128 clocks. This field must be written with a value of 5.
27-24	T_CSTA	0h	Specifies the minimum number of DDR[0]_CLK cycles between write-to-write or read-to-read data phases to different chip selects, minus one. This is a don't care when only one chip select is being used. Refer the device data manual for the number of supported chip selects.
23-21	Reserved	7h	Reserved
20-15	T_ZQCS	0-3Fh	Specifies the minimum number of DDR[0]_CLK cycles for a ZQCS command, minus one. This is applicable only for DDR3. Corresponds to TZQCS=(tZQCS-1) Where tZQCS in DDR clock cycles.
14-13	Reserved	3h	Reserved
12-4	T_RFC	0-82h	Specifies the minimum number of DDR[0]_CLK cycles from Refresh or Load Mode to Refresh or Activate, minus one. Calculated by $T\_RFC=(tRFC/DDR[0]\_CLK\ period)-1$
3-0	T_RAS_MAX	0-Fh	Specifies the maximum number of refresh rate intervals from Active to Precharge command. This field must be programmed to Fh for DDR2/DDR3 SDRAM types.

### 7.8.1.11 SDRAM Timing 3 Shadow Register (SDRTIM3SR)

The SDRTIM3SR is shown in the figure and table below.

**Figure 7-15. SDRAM Timing 3 Shadow Register (SDRTIM3SR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-45. SDRAM Timing 3 Shadow Register (SDRTIM3SR) Field Descriptions**

Bit	Field	Value	Description
31-28	T_PDLL_UL_SHDW	0h	Shadow field for T_PDLL_UL in SDRTIMR3. This field is loaded into T_PDLL_UL field in SDRAM Timing 3 Register when SldleAck is asserted. This field must be written with a value of 5
27-24	T_CSTA_SHDW	0-h	Shadow field for T_CSTA in SDRTIMR3. This field is loaded into T_CSTA field in SDRAM Timing 3 Register when SldleAck is asserted.
23-21	Reserved	7h	Reserved
20-15	T_ZQCS_SHDW	0-3Fh	Shadow field for T_ZQCS in SDRTIMR3. This field is loaded into T_ZQCS field in SDRAM Timing 3 Register when SldleAck is asserted.
14-13	Reserved	3h	Reserved
12-4	T_RFC_SHDW	0-1FFh	Shadow field for T_RFC in SDRTIMR3. This field is loaded into T_RFC field in SDRAM Timing 3 Register when SldleAck is asserted.
3-0	T_RAS_MAX_SHDW	0-Fh	Shadow field for T_RAS_MAX in SDRTIMR3. This field is loaded into T_RASMAX field in SDRAM Timing 3 Register when SldleAck is asserted.

### 7.8.1.12 Power Management Control Register (PMCR)

The Power Management Control Register (PMCR) is shown in the figure and table below.

**Figure 7-16. Power Management Control Register (PMCR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-46. Power Management Control Register (PMCR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-12	PD_TIM		Power Management timer for Power Down. The DDR controller puts the external SDRAM in Power-Down mode after the DDR controller is idle for these number of DDR clock cycles and if LP_MODE field is set to 4h.
		0	Immediately enter Power down Mode
		1h	After 16 DDR cycles
		2h	After 32 DDR cycles
		3h	After 64 DDR cycles
		4h	After 128 DDR cycles
		5h	After 256 DDR cycles
		6h	After 512 DDR cycles
		7h	After 1024 DDR cycles
		8h	After 2048 DDR cycles
		9h	After 4096 DDR cycles
		Ah	After 8192 DDR cycles
		Bh	After 16384 DDR cycles
		Ch	After 32768 DDR cycles
		Dh	After 65536 DDR cycles
		Eh	After 131072 DDR cycles
		Fh	After 262144 DDR cycles
11	DPD_DEN		Deep Power Down Enable
		0	Normal Operation
		1	Overrides LP_MODE field setting
10-8	LP_MODE		Automatic Power Management Enable
		1h	Clock Stop Mode
		2h	Self Refresh Mode
		4h	Power Down Mode
		0, 3h, 5h-7h	Disable Automatic power management


**Table 7-46. Power Management Control Register (PMCR) Field Descriptions (continued)**

Bit	Field	Value	Description
7-4	SR_TIM		Power Management timer for Self Refresh. The DDR controller puts the external SDRAM in Self Refresh Mode after the DDR controller is idle for these number of DDR clock cycles and if LP_MODE is set to 2. When Self refresh mode is enabled, it is required to program this bit fields with a value of 7 or higher to avoid sending more Refresh commands to the DDR memory than the allowed maximum during a refresh period.
		0	Immediately enter Self Refresh Mode
		1h	Enter Self Refresh Mode after 16 DDR Clocks
		2h	Enter Self Refresh Mode after 32 DDR Clocks
		3h	Enter Self Refresh Mode after 64 DDR Clocks
		4h	Enter Self Refresh Mode after 128 DDR Clocks
		5h	Enter Self Refresh Mode after 256 DDR Clocks
		6h	Enter Self Refresh Mode after 512 DDR Clocks
		7h	Enter Self Refresh Mode after 1024 DDR Clocks
		8h	Enter Self Refresh Mode after 2048 DDR Clocks
		9h	Enter Self Refresh Mode after 4096 DDR Clocks
		Ah	Enter Self Refresh Mode after 8192 DDR Clocks
		Bh	Enter Self Refresh Mode after 16384 DDR Clocks
		Ch	Enter Self Refresh Mode after 32768 DDR Clocks
		Dh	Enter Self Refresh Mode after 65536 DDR Clocks
Eh	Enter Self Refresh Mode after 131072 DDR Clocks		
Fh	Enter Self Refresh Mode after 262144 DDR Clocks		
3-0	CS_TIM		Power Management timer for Clock Stop. The DDR controller puts the external SDRAM in clock stop mode after the DDR controller is idle for these number of DDR clock cycles and if LP_MODE field is set to 1.
		0	Immediately enter Clock Stop Mode
		1h	Enter Clock Stop Mode after 16 clocks
		2h	Enter Clock Stop Mode after 32 clocks
		3h	Enter Clock Stop Mode after 64 clocks
		4h	Enter Clock Stop Mode after 128 clocks
		5h	Enter Clock Stop Mode after 256 clocks
		6h	Enter Clock Stop Mode after 512 clocks
		7h	Enter Clock Stop Mode after 1024 clocks
		8h	Enter Clock Stop Mode after 2048 clocks
		9h	Enter Clock Stop Mode after 4096 clocks
		Ah	Enter Clock Stop Mode after 8192 clocks
		Bh	Enter Clock Stop Mode after 16384 clocks
		Ch	Enter Clock Stop Mode after 32768 clocks
		Dh	Enter Clock Stop Mode after 65536 clocks
Eh	Enter Clock Stop Mode after 131072 clocks		
Fh	Enter Clock Stop Mode after 262144 clocks		

### 7.8.1.13 Power Management Control Shadow Register (PMCSR)

The Power Management Control Shadow Register (PMCSR) is shown in the figure and table below.

**Figure 7-17. Power Management Control Shadow Register (PMCSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-47. Power Management Control Shadow Register (PMCSR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved		Reserved
15-12	PD_TIM_SHDW	0h	Shadow field for PD_TIM in PMCR. This field is loaded into PD_TIM field in Power Management Control Register when SidleAck is asserted.
11-8	Reserved		Reserved
7-4	SR_TIM_SHDW	0h	Shadow field for SR_TIM in PMCR. This field is loaded into SR_TIM field in Power Management Control Register when SidleAck is asserted.
3-0	CS_TIM_SHDW	0h	Shadow field for CS_TIM in PMCR. This field is loaded into CS_TIM field in Power Management Control Register when SidleAck is asserted.

### 7.8.1.14 Peripheral Bus Burst Priority Register (PBBPR)

The Peripheral Bus Burst Priority Register (PBBPR) is shown in the figure and table below.

**Figure 7-18. Peripheral Bus Burst Priority Register (PBBPR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-48. Peripheral Bus Burst Priority Register (PBBPR) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved		Reserved
23-16	COS_COUNT_1	FFh	Priority Raise Counter for class of service 1. Number of module clock cycles after which the DDR2/3 memory controller momentarily raises the priority of the class of service 1 commands in the Command FIFO. Memory transfer clock cycles programmed will be N x 16 clocks.
15-8	COS_COUNT_2	FFh	Priority Raise Counter for class of service 2. Number of module clock cycles after which the DDR2/3 memory controller momentarily raises the priority of the class of service 1 commands in the Command FIFO. Memory transfer clock cycles programmed will be N x 16 clocks.
7-0	PR_OLD_COUNT	FFh	Priority Raise Old Counter. Number of clock cycles after which the DDR2/3 memory controller momentarily raises the priority of the oldest command in the Command FIFO. Memory transfer clock cycles programmed will be N x 16 clocks.

### 7.8.1.15 Performance Counter 1 Register (PERF\_CNT\_1)

The Performance Counter 1 register (PERF\_CNT\_1) is shown in the figure and table below.

**Figure 7-19. Performance Counter 1 Register (PERF\_CNT\_1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-49. Performance Counter 1 Register (PERF\_CNT\_1) Field Descriptions**

Bit	Field	Value	Description
31-0	COUNTER1		32-bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register.

### 7.8.1.16 Performance Counter 2 Register (PERF\_CNT\_2)

The Performance Counter 2 register (PERF\_CNT\_2) is shown in the figure and table below.

**Figure 7-20. Performance Counter 2 Register (PERF\_CNT\_2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-50. Performance Counter 2 Register (PERF\_CNT\_2) Field Descriptions**

Bit	Field	Value	Description
31-0	COUNTER2		32-bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register.

### 7.8.1.17 Performance Counter Config Register (PERF\_CNT\_CFG)

The Performance Counter Config register (PERF\_CNT\_CFG) is shown in the figure and table below.

**Figure 7-21. Performance Counter Config Register (PERF\_CNT\_CFG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-51. Performance Counter Config Register (PERF\_CNT\_CFG) Field Descriptions**


Bit	Field	Value	Description
31	CNTR2_MCONNID_EN		MConnID filter enable for Performance Counter 2 register
30	Reserved		Reserved
29-20	Reserved		Reserved
19-16	CNTR2_CFG		Filter configuration for Performance Counter 2. Refer to <a href="#">Table 7-32</a> for details
15	CNTR1_MCONNID_EN		MConnID filter enable for Performance Counter 1 register
14	Reserved		Reserved
13-4	Reserved		Reserved
3-0	CNTR1_CFG		Filter configuration for Performance Counter 1. Refer to <a href="#">Table 7-13</a> for details.



### 7.8.1.18 Performance Counter Master Region Select Register (PERF\_CNT\_SEL)

The Performance Counter Master Region Select register (PERF\_CNT\_SEL) is shown in the figure and table below.

**Figure 7-22. Performance Counter Master Region Select Register (PERF\_CNT\_SEL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-52. Performance Counter Master Region Select Register (PERF\_CNT\_SEL) Field Descriptions**

Bit	Field	Value	Description
31-24	MCONNID2		MConnID for Performance Counter2 register.
23-18	Reserved		Reserved
17-16	Reserved		Reserved
15-8	MCONNID1		MConnID for Performance Counter1 register
7-2	Reserved		Reserved
1-0	Reserved		Reserved

### 7.8.1.19 End of Interrupt Register (EOI)

The End of Interrupt Register (EOI) is shown in the figure and table below.

**Figure 7-23. End of Interrupt Register (EOI)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-53. End of Interrupt Register (EOI) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	EOI	0	Software End of Interrupt Control. System OCP Interrupt
		1	Reserved

### 7.8.1.20 System OCP Interrup RAW Status Register (SOIRSR)

The System OCP Interrup RAW Status Register (SOIRSR) is shown in the figure and table below.

**Figure 7-24. System OCP Interrup RAW Status Register (SOIRSR)**



LEGEND: R = Read only; WOS = Write 1 to set, write of 0 has no effect; -n = value after reset


**Table 7-54. System OCP Interrup RAW Status Register (SOIRSR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	ERR_SYS	0 1	Raw status of system OCP interrupt for command or address error. Writing a 0 has no effect. Write 1 to set the raw status.

### 7.8.1.21 System OCP Interrupt Status Register (SOISR)

The System OCP Interrupt Status Register (SOISR) is shown in the figure and table below.

**Figure 7-25. System OCP Interrupt Status Register (SOISR)**



LEGEND: R = Read only; WOC = Write 1 to clear, write of 0 has no effect; -n = value after reset


**Table 7-55. System OCP Interrupt Status Register (SOISR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	ERR_SYS	0 1	Enabled status of system OCP interrupt for SDRAM command or address error. Writing a 0 has no effect. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, i.e., even if not enabled).

### 7.8.1.22 System OCP Interrupt Enable Set Register (SOIESR)

The System OCP Interrupt Enable Set Register (SOIESR) is shown in the figure and table below.

**Figure 7-26. System OCP Interrupt Enable Set Register (SOIESR)**



LEGEND: R = Read only; WOS = Write 1 to set, a write of 0 has no effect; -n = value after reset


**Table 7-56. System OCP Interrupt Enable Set Register (SOIESR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	ERRSYSSET		Enable set for system OCP interrupt for SDRAM command or address error. Write a 1 to set ERRSYSSET and the ERRSYSCLR bit in the System OCP Interrupt Enable Clear Register.
		0	Interrupt is not Enabled
		1	Interrupt is enabled.

### 7.8.1.23 System OCP Interrupt Enable Clear Register (SOIECR)

The System OCP Interrupt Enable Clear Register (SOIECR) is shown in the figure and table below.

**Figure 7-27. System OCP Interrupt Enable Clear Register (SOIECR)**



LEGEND: R/W = Read/Write; R = Read only; WOC = Write 1 to clear, a write of 0 has no effect; -n = value after reset


**Table 7-57. System OCP Interrupt Enable Clear Register (SOIECR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	ERRSYSCLR		Enable Clear for system OCP interrupt for SDRAM command or address error. Write a 1 to Clear ERRSYSCLR and the ERRSYSSET bit in the System OCP Interrupt Enable Set Register
		0	No effect
		1	Interrupt is enabled.

### 7.8.1.24 SDRAM Output Impedance Calibration Configuration Register (ZQCR)

The SDRAM Output Impedance Calibration Configuration Register (ZQCR) is shown in the figure and table below.

**Figure 7-28. SDRAM Output Impedance Calibration Configuration Register (ZQCR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-58. SDRAM Output Impedance Calibration Configuration Register (ZQCR) Field Descriptions**

Bit	Field	Value	Description
31	ZQ_CS1EN		Writing a 1 enables ZQ calibration for CS1
30	ZQ_CS0EN		Writing a 1 enables ZQ calibration for CS0
29	ZQ_DUALCALEN		ZQ Dual Calibration Enable. Allows both ranks (chip selects) to be ZQ calibrated simultaneously. Setting this bit requires both chip selects to have a separate calibration resistor per device.
28	ZQ_SFEXITEN	0 1	ZQCL on Self-Refresh, Active Power-Down and Precharge Power-Down exit enable. Writing a 1 enables the issuing of ZQCL on Self-Refresh, Active Power-Down and Precharge Power Down exit.
27-20	Reserved		Reserved
19-18	ZQ_ZQINIT_MULT		Indicates number of ZQCL intervals that make up a ZQINIT interval, minus 1
17-16	ZQ_ZQCL_MULT		Indicates number of ZQCS intervals that make up a ZQCL interval, minus 1
15-0	ZQ_REFINTERVAL		Number of refresh periods between ZQCS commands. Supports between one refresh period to 256 ms between ZQCS calibration commands. Refresh period is defined by REFRESH_RATE field in SDRAM Refresh Control Register.

### 7.8.1.25 Read Write Leveling Ramp Window Register (RDWR\_LVL\_RMP\_WIN)

The Read Write Leveling Ramp Window Register (RDWR\_LVL\_RMP\_WIN) is described in the figure and table below.

**Figure 7-29. Read Write Leveling Ramp Window Register (RDWR\_LVL\_RMP\_WIN)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-59. Read Write Leveling Ramp Window Register (RDWR\_LVL\_RMP\_WIN) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved		Reserved
12-0	RDWRLVLINC_RMP_WIN		Incremental leveling ramp window in number of refresh periods. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE in SDRAM Refresh Control register.

**7.8.1.26 Read Write Leveling Ramp Control Register (RDWR\_LVL\_RMP\_CTRL)**

The Read Write Leveling Ramp Control Register(RDWR\_LVL\_RMP\_CTRL) is shown in the figure and table below.

**Figure 7-30. Read Write Leveling Ramp Control Register (RDWR\_LVL\_RMP\_CTRL)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-60. Read Write Leveling Ramp Control Register (RDWR\_LVL\_RMP\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31	RDWRLVL_EN		Read-Write Leveling enable. Set 1 to enable leveling. Set 0 to disable leveling.
30-24	RDWRLVLINC_RMP_PRE		Incremental leveling pre-scalar in number of refresh periods during ramp window. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE in SDRAM Refresh Control register.
23-16	RDLVLINC_RMP_INT		Incremental read data eye training interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental read data eye training. A value of 0 will disable incremental read data eye training during ramp window.
15-8	RDLVLGATEINC_RMP_INT		Incremental read DQS gate training interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental read DQS gate training. A value of 0 will disable incremental read DQS gate training during ramp window.
7-0	WRLVLINC_RMP_INT		Incremental write leveling interval during ramp window. Number of RDWRLVLINC_RMP_PRE intervals between incremental write leveling. A value of 0 will disable incremental write leveling during ramp window.

### 7.8.1.27 Read-Write Leveling Control Register (RWLCR)

The Read-Write Leveling Control Register (RWLCR) is shown in the figure and table below.

**Figure 7-31. Read-Write Leveling Control Register (RWLCR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-61. Read-Write Leveling Control Register (RWLCR) Field Descriptions**

Bit	Field	Value	Description
31	RDWRLVLFULL_START		Full leveling trigger. Writing a 1 to this field triggers full read and write leveling. This bit self clears to 0.
30-24	RDWRLVLINC_PRE		Incremental leveling pre-scalar in number of refresh periods. The value programmed is minus one the required value. Refresh period is defined by REFRESH_RATE field in SDRAM Refresh Control Register
23-16	RDLVLINC_INT		Incremental read data eye training interval. Number of RDWRLVLINC_PRE field interval between incremental read data eye training. A value of 0 will disable the incremental read data eye training.
15-8	RDLVLGATEINC_INT		Incremental read DQS gate training interval. Number of RDWRLVLINC_PRE intervals between incremental read DQS gate training. A value of 0 will disable incremental read DQS gate training.
7-0	WRLVLINC_INT		Incremental write leveling interval. Number of RDWRLVLINC_PRE intervals between incremental write leveling. A value of 0 will disable incremental write leveling.

### 7.8.1.28 DDR PHY Control Register (DDRPHYCR)

The DDR PHY Control Register (DDRPHYCR) is shown in the figure and table below.

**Figure 7-32. DDR PHY Control Register (DDRPHYCR)**

31				21				20		19		18		17		16							
Reserved				DYN_PWRDN_				Rsvd		RDEYE_LVL_		GATE_LVL_		WR_LVL_DIS									
R-0				R/W-0				R-0		R/W-0		R/W-0		R/W-0									
15		14		13		12		11		10		9		8		7		5		4		0	
PHY_		Rsvd		IDLE_LOCAL_		Reserved		RD_LOCAL_		Reserved		Reserved		READ_LATENCY									
R/W-0		R/W-0		R/W-0		R-0		R/W-0		R-0		R/W-0		R/W-0		R/W-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-62. DDR PHY Control Register (DDRPHYCR) Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20	DYN_PWRDN_EN	0	Enables dynamically powering down the IO Receiver when not performing a read. This will help in reducing DDR IO power. It is recommended to set this bit to '1' always.
19	Reserved	0	Reserved
18	RDEYE_LVL_DIS	0	When set to 1, read eye auto-leveling is disabled. This is applicable only for DDR3
17	GATE_LVL_DIS	0	When set to 1, read gate auto-leveling is disabled. This is applicable only for DDR3
16	WR_LVL_DIS	0	When set to 1, write auto-leveling is disabled. This is applicable only for DDR3
15	PHY_RST	0	When set to 1, DDR PHY is reset .Both data and command macros will be reset
14	Reserved	0	Reserved
13-12	IDLE_LOCAL_ODT	0	These bitfields specifies the ODT selection on the DDR Controller side when receiver is powered down. IDLE_LOCAL_ODT is applicable only when DYN_PWRDN_EN is set to '1'. Please refer to <a href="#">Table 7-16</a> for the supported ODT termination values. Recommended value is 0x0 [ODT OFF].
11-10	Reserved	0	Reserved
9-8	RD_LOCAL_ODT	0	This bit fields specifies the ODT selection on the DDR PHY side during READs. To control the ODT on the DDR device side, refer to the SDRCCR register details. Please refer to <a href="#">Table 7-16</a> for the supported ODT termination values. Recommended value is 0x2 [50 Ohms termination].
7-5	Reserved	0	Reserved
4-0	READ_LATENCY	0	Defines the latency for read data from DDR SDRAM in number of 1x cycles. The value applied should be equal to the required value minus one. The maximum read latency supported by the DDR PHY is equal to CAS latency plus 7 clock cycles. The minimum read latency must be equal to CAS latency plus 1 clock cycles.

### 7.8.1.29 DDR PHY Control Shadow Register (DDRPHYCSR)

The DDR PHY Control Shadow Register (DDRPHYCSR) is shown in the figure and table below.

**Figure 7-33. DDR PHY Control Shadow Register (DDRPHYCSR)**

31 Reserved				21 DYN_PWRDN_EN		20 Rsvd	19 RDEYE_LVL_DIS		18 GATE_LVL_DIS		17 WR_LVL_DIS		16		
R-0				R/W-0		R/W-0	R/W-0		R/W-0		R/W-0		R/W-0		
15 PHY_RST		14 Reserved		13 IDLE_LOCAL_ODT		12 Reserved		11 RD_LOCAL_ODT		10 Reserved		9 RD_LOCAL_ODT		8 Reserved	
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	
7 Reserved		6 Reserved		5 Reserved		4 READ_LATENCY		3 Reserved		2 Reserved		1 Reserved		0	
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-63. DDR PHY Control Shadow Register (DDRPHYCSR) Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved		Reserved
20	DYN_PWRDN_EN		Shadow field for DYN_PWRDN_EN in DDRPHYCR. This field is loaded into DYN_PWRDN_EN field in DDR PHY Control Register when SldleAck is asserted. This will help in reducing DDR IO power. It is recommended to set this bit to '1' always.
19	Reserved		Reserved
18	RDEYE_LVL_DIS		Shadow field for RDEYE_LVL_DIS in DDRPHYCR. This field is loaded into RDEYE_LVL_DIS field in DDR PHY Control Register when SldleAck is asserted.
17	GATE_LVL_DIS		Shadow field for GATE_LVL_DIS in DDRPHYCR. This field is loaded into GATE_LVL_DIS field in DDR PHY Control Register when SldleAck is asserted.
16	WR_LVL_DIS		Shadow field for WR_LVL_DIS in DDRPHYCR. This field is loaded into WR_LVL_DIS field in DDR PHY Control Register when SldleAck is asserted.
15	PHY_RST		Shadow field for PHY_RST in DDRPHYCR. This field is loaded into PHY_RST field in DDR PHY Control Register when SldleAck is asserted.
14	Reserved		Reserved
13-12	IDLE_LOCAL_ODT		These bitfields specifies the ODT selection on the DDR Controller side when receiver is powered down. IDLE_LOCAL_ODT is applicable only when DYN_PWRDN_EN is set to '1'. Please refer to <a href="#">Table 7-16</a> for the supported ODT termination values. Recommended value is 0x0 [ODT OFF].
11-10	Reserved		Reserved
9-8	RD_LOCAL_ODT		This bit fields specifies the ODT selection on the DDR PHY side during READs. To control the ODT on the DDR device side, refer to the SDRCR register details. Please refer to <a href="#">Table 7-16</a> for the supported ODT termination values. Recommended value is 0x2 [50 Ohms termination].
7-5	Reserved		Reserved
4-0	READ_LATENCY		Shadow field for READ_LATENCY in DDRPHYCR. This field is loaded into READ_LATENCY field in DDR PHY Control Register when SldleAck is asserted.



### 7.8.1.30 Priority to Class of Service Mapping Register (PRI\_COS\_MAP)

The Priority to Class of Service Mapping Register (PRI\_COS\_MAP) is shown in the figure and table below.

**Figure 7-34. Priority to Class of Service Mapping Register (PRI\_COS\_MAP)**

31	30													16	
PRI_COS_MAP_EN		Reserved													
R/W-0		R-0													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PRI_7_COS	PRI_6_COS	PRI_5_COS	PRI_4_COS	PRI_3_COS	PRI_2_COS	PRI_1_COS	PRI_0_COS								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-64. Priority to Class of Service Mapping Register (PRI\_COS\_MAP) Field Descriptions**

Bit	Field	Value	Description
31	PRI_COS_MAP_EN	0	Disable mapping
		1	Enable priority to class of service mapping
30-16	Reserved		Reserved
15-14	PRI_7_COS	0 or 3	Class of service for commands with priority of 7. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 7 is mapped to class of service 1 or 2
13-12	PRI_6_COS	0 or 3	Class of service for commands with priority of 6. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 6 is mapped to class of service 1 or 2
11-10	PRI_5_COS	0 or 3	Class of service for commands with priority of 5. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 5 is mapped to class of service 1 or 2
9-8	PRI_4_COS	0 or 3	Class of service for commands with priority of 4. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 4 is mapped to class of service 1 or 2
7-6	PRI_3_COS	0 or 3	Class of service for commands with priority of 3. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 3 is mapped to class of service 1 or 2
5-4	PRI_2_COS	0 or 3	Class of service for commands with priority of 2. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 2 is mapped to class of service 1 or 2
3-2	PRI_1_COS	0 or 3	Class of service for commands with priority of 1. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 1 is mapped to class of service 1 or 2
1-0	PRI_0_COS	0 or 3	Class of service for commands with priority of 0. Setting a value of 0 or 3 will not assign any class of service.
		1 or 2	Commands with priority 0 is mapped to class of service 1 or 2

**7.8.1.31 Connection ID to Class of Service 1 Mapping Register (CONNID\_COS\_1\_MAP)**

The Connection ID to Class of Service 1 Mapping Register(CONNID\_COS\_1\_MAP) is shown in the figure and table below.

**Figure 7-35. Connection ID to Class of Service 1 Mapping Register(CONNID\_COS\_1\_MAP)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-65. Connection ID to Class of Service 1 Mapping Register(CONNID\_COS\_1\_MAP) Field Descriptions**

Bit	Field	Value	Description
31	CONNID_COS_1_MAP_EN	0 1	Connection ID to class of service Disable mapping Enable connection ID to class of service
30-23	CONNID_1_COS_1		Connection ID value 1 for class of service 1.
22-20	MSK_1_COS_1	0 1 2 3 4 5 6 7	Mask for connection ID value 1 for class of service 1. Disable masking Mask connection ID bit 0 Mask connection ID bits 1:0 Mask connection ID bits 2:0 Mask connection ID bits 3:0 Mask connection ID bits 4:0 Mask connection ID bits 5:0 Mask connection ID bits 6:0
19-12	CONNID_2_COS_1		Connection ID value 2 for class of service 1
11-10	MSK_2_COS_1	0 1 2 3	Mask for connection ID value 2 for class of service 1 Disable masking Mask connection ID bit 0 Mask connection ID bits 1:0 Mask connection ID bits 2:0
9-2	CONNID_3_COS_1		Connection ID value 3 for class of service 1.
1-0	MSK_3_COS_1	0 1 2 3	Mask for connection ID value 3 for class of service 1 Disable masking Mask connection ID bit 0 Mask connection ID bits 1:0 Mask connection ID bits 2:0

### 7.8.1.32 Connection ID to Class of Service 2 Mapping Register (CONNID\_COS\_2\_MAP)

The Connection ID to Class of Service 2 Mapping Register (CONNID\_COS\_2\_MAP) is shown in the figure and table below.

**Figure 7-36. Connection ID to Class of Service 2 Mapping Register (CONNID\_COS\_2\_MAP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-66. Connection ID to Class of Service 2 Mapping Register (CONNID\_COS\_2\_MAP) Field Descriptions**

Bit	Field	Value	Description
31	CONNID_COS_2_MAP_EN	0 1	Connection ID to class of service Disable mapping Enable connection ID to class of service
30-23	CONNID_1_COS_2		Connection ID value 1 for class of service 2.
22-20	MSK_1_COS_2	0 1 2 3 4 5 6 7	Mask for connection ID value 1 for class of service 2. Disable masking Mask connection ID bit 0 Mask connection ID bits 1:0 Mask connection ID bits 2:0 Mask connection ID bits 3:0 Mask connection ID bits 4:0 Mask connection ID bits 5:0 Mask connection ID bits 6:0
19-12	CONNID_2_COS_2		Connection ID value 2 for class of service 2
11-10	MSK_2_COS_2	0 1 2 3	Mask for connection ID value 2 for class of service 2 Disable masking Mask connection ID bit 0 Mask connection ID bits 1:0 Mask connection ID bits 2:0
9-2	CONNID_3_COS_2		Connection ID value 3 for class of service 2.
1-0	MSK_3_COS_2	0 1 2 3	Mask for connection ID value 3 for class of service 2 Disable masking Mask connection ID bit 0 Mask connection ID bits 1:0 Mask connection ID bits 2:0

### 7.8.1.33 Read Write Execution Threshold Register (RD\_WR\_EXEC\_THRSH)

The Read Write Execution Threshold Register (RD\_WR\_EXEC\_THRSH) is shown in the figure and table below.

**Figure 7-37. Read Write Execution Threshold Register (RD\_WR\_EXEC\_THRSH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-67. Read Write Execution Threshold Register (RD\_WR\_EXEC\_THRSH) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved		Reserved
12-8	WR_THRSH	3h	Write Threshold. Number of SDRAM write bursts after which the DDR2/3 memory controller arbitration will switch to executing read commands. The value programmed is always minus one the required number.
7-5	Reserved		Reserved
4-0	RD_THRSH	5h	Read Threshold. Number of SDRAM read bursts after which the DDR2/3 memory controller arbitration will switch to executing write commands. The value programmed is always minus one the required number.

## 7.8.2 DDR2/3 PHY Registers

Table 7-68 lists the memory-mapped registers for the DDR2/3 PHY. Configure the DDR PHY Control Register for calibration of board delay and other parameters to get the SDRAM device working at a different speed. See the device-specific data manual for the base memory address of these registers.

**Table 7-68. Memory-Mapped Registers for DDR2/3 PHY**

Register Name	Type	Description	Reset	Offset
CMD0_REG_PHY_CTRL_SLAVE_RATIO_0	RW	DDR PHY Command 0 Address/Command Slave Ratio Register	0x80	0x01C
CMD0_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Command 0 Address/Command DLL Lock Difference Register	0x4	0x028
CMD0_REG_PHY_INVERT_CLKOUT_0	RW	DDR PHY Command 0 Invert Clockout Selection Register	0x0	0x02C
CMD1_REG_PHY_CTRL_SLAVE_RATIO_0	RW	DDR PHY Command 1 Address/Command Slave Ratio Register	0x80	0x050
CMD1_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Command 1 Address/Command DLL Lock Difference Register	0x4	0x05C
CMD1_REG_PHY_INVERT_CLKOUT_0	RW	DDR PHY Command 1 Invert Clockout Selection Register	0x0	0x060
CMD2_REG_PHY_CTRL_SLAVE_RATIO_0	RW	DDR PHY Command 2 Address/Command Slave Ratio Register	0x80	0x084
CMD2_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Command 2 Address/Command DLL Lock Difference Register	0x4	0x090
CMD2_REG_PHY_INVERT_CLKOUT_0	RW	DDR PHY Command 2 Invert Clockout Selection Register	0x0	0x094
DATA0_REG_PHY_RD_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 0 Read DQS Slave Ratio Register	0x04010040	0x0C8
DATA0_REG_PHY_WR_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 0 Write DQS Slave Ratio Register	0x0	0x0DC
DATA0_REG_PHY_WRLVL_INIT_RATIO_0	RW	DDR PHY Data Macro 0 Write Leveling Init Ratio Register	0x0	0x0F0
DATA0_REG_PHY_WRLVL_INIT_MODE_0	RW	DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register	0x0	0x0F8
DATA0_REG_PHY_GATELVL_INIT_RATIO_0	RW	DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register	0x0	0x0FC
DATA0_REG_PHY_GATELVL_INIT_MODE_0	RW	DDR PHY Data Macro 0 DQS Gate Training Init Mode Ratio Selection Register	0x0	0x104
DATA0_REG_PHY_FIFO_WE_SLAVE_RATIO_0	RW	DDR PHY Data Macro 0 DQS Gate Slave Ratio Register	0x0	0x108
DATA0_REG_PHY_DQ_OFFSET_0	RW	Offset value from DQS to DQ for Data Macro 0	0x40	0x11C
DATA0_REG_PHY_WR_DATA_SLAVE_RATIO_0	RW	DDR PHY Data Macro 0 Write Data Slave Ratio Register	0x04010040	0x120
DATA0_REG_PHY_USE_RANK0_DELAYS	RW	DDR PHY Data Macro 0 Delay Selection Register	0x0	0x134
DATA0_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Data Macro 0 DLL Lock Difference Register	0x4	0x138
DATA1_REG_PHY_RD_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 1 Read DQS Slave Ratio Register	0x04010040	0x16C
DATA1_REG_PHY_WR_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 1 Write DQS Slave Ratio Register	0x0	0x180
DATA1_REG_PHY_WRLVL_INIT_RATIO_0	RW	DDR PHY Data Macro 1 Write Leveling Init Ratio Register	0x0	0x194
DATA1_REG_PHY_WRLVL_INIT_MODE_0	RW	DDR PHY Data Macro 1 Write Leveling Init Mode Ratio Selection Register	0x0	0x19C

**Table 7-68. Memory-Mapped Registers for DDR2/3 PHY (continued)**

Register Name	Type	Description	Reset	Offset
DATA1_REG_PHY_GATELVL_INIT_RATIO_0	RW	DDR PHY Data Macro 1 DQS Gate Training Init Ratio Register	0x0	0x1A0
DATA1_REG_PHY_GATELVL_INIT_MODE_0	RW	DDR PHY Data Macro 1 DQS Gate Training Init Mode Ratio Selection Register	0x0	0x1A8
DATA1_REG_PHY_FIFO_WE_SLAVE_RATIO_0	RW	DDR PHY Data Macro 1 DQS Gate Slave Ratio Register	0x0	0x1AC
DATA1_REG_PHY_DQ_OFFSET_1	RW	Offset value from DQS to DQ for Data Macro 1	0x40	0x1C0
DATA1_REG_PHY_WR_DATA_SLAVE_RATIO_0	RW	DDR PHY Data Macro 1 Write Data Slave Ratio Register	0x04010040	0x1C4
DATA1_REG_PHY_USE_RANK0_DELAYS	RW	DDR PHY Data Macro 1 Delay Selection Register	0x0	0x1D8
DATA1_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Data Macro 1 DLL Lock Difference Register	0x4	0x1DC
DATA2_REG_PHY_RD_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 2 Read DQS Slave Ratio Register	0x04010040	0x210
DATA2_REG_PHY_WR_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 2 Write DQS Slave Ratio Register	0x0	0x224
DATA2_REG_PHY_WRLVL_INIT_RATIO_0	RW	DDR PHY Data Macro 2 Write Leveling Init Ratio Register	0x0	0x238
DATA2_REG_PHY_WRLVL_INIT_MODE_0	RW	DDR PHY Data Macro 2 Write Leveling Init Mode Ratio Selection Register	0x0	0x240
DATA2_REG_PHY_GATELVL_INIT_RATIO_0	RW	DDR PHY Data Macro 2 DQS Gate Training Init Ratio Register	0x0	0x244
DATA2_REG_PHY_GATELVL_INIT_MODE_0	RW	DDR PHY Data Macro 2 DQS Gate Training Init Mode Ratio Selection Register	0x0	0x24C
DATA2_REG_PHY_FIFO_WE_SLAVE_RATIO_0	RW	DDR PHY Data Macro 2 DQS Gate Slave Ratio Register	0x0	0x250
DATA2_REG_PHY_DQ_OFFSET_2	RW	Offset value from DQS to DQ for Data Macro 2	0x40	0x264
DATA2_REG_PHY_WR_DATA_SLAVE_RATIO_0	RW	DDR PHY Data Macro 2 Write Data Slave Ratio Register	0x04010040	0x268
DATA2_REG_PHY_USE_RANK0_DELAYS	RW	DDR PHY Data Macro 2 Delay Selection Register	0x0	0x27C
DATA2_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Data Macro 2 DLL Lock Difference Register	0x4	0x280
DATA3_REG_PHY_RD_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 3 Read DQS Slave Ratio Register	0x04010040	0x2B4
DATA3_REG_PHY_WR_DQS_SLAVE_RATIO_0	RW	DDR PHY Data Macro 3 Write DQS Slave Ratio Register	0x0	0x2C8
DATA3_REG_PHY_WRLVL_INIT_RATIO_0	RW	DDR PHY Data Macro 3 Write Leveling Init Ratio Register	0x0	0x2DC
DATA3_REG_PHY_WRLVL_INIT_MODE_0	RW	DDR PHY Data Macro 3 Write Leveling Init Mode Ratio Selection Register	0x0	0x2E4
DATA3_REG_PHY_GATELVL_INIT_RATIO_0	RW	DDR PHY Data Macro 3 DQS Gate Training Init Ratio Register	0x0	0x2E8
DATA3_REG_PHY_GATELVL_INIT_MODE_0	RW	DDR PHY Data Macro 3 DQS Gate Training Init Mode Ratio Selection Register	0x0	0x2F0
DATA3_REG_PHY_FIFO_WE_SLAVE_RATIO_0	RW	DDR PHY Data Macro 3 DQS Gate Slave Ratio Register	0x0	0x2F4
DATA3_REG_PHY_DQ_OFFSET_3	RW	Offset value from DQS to DQ for Data Macro 3	0x40	0x308
DATA3_REG_PHY_WR_DATA_SLAVE_RATIO_0	RW	DDR PHY Data Macro 3 Write Data Slave Ratio Register	0x04010040	0x30C
DATA3_REG_PHY_USE_RANK0_DELAYS	RW	DDR PHY Data Macro 3 Delay Selection Register	0x0	0x320


**Table 7-68. Memory-Mapped Registers for DDR2/3 PHY (continued)**

Register Name	Type	Description	Reset	Offset
DATA3_REG_PHY_DLL_LOCK_DIFF_0	RW	DDR PHY Data Macro 3 DLL Lock Difference Register	0x4	0x324

**7.8.2.1 DDR PHY Command 0/1/2 Address/Command Slave Ratio Register (CMD0/1/2\_REG\_PHY\_CTRL\_SLAVE\_RATIO\_0)**

The DDR PHY Command 0/1/2 Address/Command Slave Ratio Register (CMD0/1/2\_REG\_PHY\_CTRL\_SLAVE\_RATIO\_0) is shown in the figure and table below.

**Figure 7-38. DDR PHY Command 0/1/2 Address/Command Slave Ratio Register (CMD0/1/2\_REG\_PHY\_CTRL\_SLAVE\_RATIO\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-69. DDR PHY Command 0/1/2 Address/Command Slave Ratio Register (CMD0/1/2\_REG\_PHY\_CTRL\_SLAVE\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved		Reserved
9-0	CMD_SLAVE_RATIO	0-80h	Ratio value for address/command launch timing in DDR PHY macro. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.

**7.8.2.2 DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register (MD0/1/2\_REG\_PHY\_DLL\_LOCK\_DIFF\_0)**

The DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register (CMD0/1/2\_REG\_PHY\_DLL\_LOCK\_DIFF\_0) is shown in the figure and table below.

**Figure 7-39. DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register (CMD0/1/2\_REG\_PHY\_DLL\_LOCK\_DIFF\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-70. DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register (CMD0/1/2\_REG\_PHY\_DLL\_LOCK\_DIFF\_0) Field Descriptions**


Bit	Field	Value	Description
31-4	Reserved		Reserved

**Table 7-70. DDR PHY Command 0/1/2 Address/Command DLL Lock Difference Register (CMD0/1/2\_REG\_PHY\_DLL\_LOCK\_DIFF\_0) Field Descriptions (continued)**

Bit	Field	Value	Description
3-0	DLL_LOCK_DIFF	0-4h	The max number of delay line taps variation allowed while maintaining the master DLL lock. This is calculated as total jitter/ delay line tap size, where total jitter is half of (incoming clock jitter (pp) + delay line jitter (pp)).

### 7.8.2.3 DDR PHY Command 0/1/2 Invert Clockout Selection Register (CMD0/1/2\_REG\_PHY\_INVERT\_CLKOUT\_0)

The CDDR PHY Command 0/1/2 Invert Clockout Selection Register (CMD0/1/2\_REG\_PHY\_INVERT\_CLKOUT\_0) is shown in the figure and table below.

**Figure 7-40. DDR PHY Command 0/1/2 Invert Clockout Selection Register (CMD0/1/2\_REG\_PHY\_INVERT\_CLKOUT\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-71. DDR PHY Command 0/1/2 Invert Clockout Selection Register (CMD0/1/2\_REG\_PHY\_INVERT\_CLKOUT\_0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	INVERT_CLK_SEL	0	Core clock is passed on to DRAM
		1	inverted core clock is passed on to DRAM

### 7.8.2.4 DDR PHY Data Macro 0/1/2/3 Read DQS Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_RD\_DQS\_SLAVE\_RATIO\_0)

The DDR PHY Data Macro 0/1/2/3 Read DQS Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_RD\_DQS\_SLAVE\_RATIO\_0) is shown in the figure and table below.

**Figure 7-41. DDR PHY Data Macro 0/1/2/3 Read DQS Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_RD\_DQS\_SLAVE\_RATIO\_0)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



**Table 7-72. DDR PHY Data Macro 0/1/2/3 Read DQS Slave Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_RD\_DQS\_SLAVE\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved		Reserved
19-10	RD_DQS_SLAVE_RATIO_CS1	40h	Ratio value for Read DQS slave DLL for CS1. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.
9-0	RD_DQS_SLAVE_RATIO_CS0	40h	Ratio value for Read DQS slave DLL for CS0. This is the fraction of a clock cycle represented by the shift to be applied to the read DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.

### 7.8.2.5 DDR PHY Data Macro 0/1/2/3 Write DQS Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_WR\_DQS\_SLAVE\_RATIO\_0)

The DDR PHY Data Macro 0/1/2/3 Write DQS Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_WR\_DQS\_SLAVE\_RATIO\_0) is shown in the figure and table below.

**Table 7-73. DDR PHY Data Macro 0/1/2/3 Write DQS Slave Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_WR\_DQS\_SLAVE\_RATIO\_0)**

31	Reserved	20	19	16
R-0			WR_DQS_SLAVE_RATIO_CS1	
R-0			R/W-0h	
15	Reserved	10	9	0
R-0			WR_DQS_SLAVE_RATIO_CS0	
R-0			R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-74. DDR PHY Data Macro 0/1/2/3 Write DQS Slave Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_WR\_DQS\_SLAVE\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved
19-10	WR_DQS_SLAVE_RATIO_CS1		Ratio value for Write DQS slave DLL for CS1. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.
9-0	WR_DQS_SLAVE_RATIO_CS0		Ratio value for Write DQS slave DLL for CS0. This is the fraction of a clock cycle represented by the shift to be applied to the write DQS in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.

### 7.8.2.6 DDR PHY Data Macro 0/1/2/3 Write Leveling Init Ratio Register (DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_RATIO\_0)

The DDR PHY Data Macro 0/1/2/3 Write Leveling Init Ratio Register (DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_RATIO\_0) is shown in the figure and table below.

**Figure 7-42. DDR PHY Data Macro 0/1/2/3 Write Leveling Init Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_RATIO\_0)**

31	Reserved	20	19	16
R-0			WRLVL_INIT_RATIO_CS1	
R-0			R/W-0	
15	WRLVL_INIT_RATIO_CS1	10	9	0
R/W-0			WRLVL_INIT_RATIO_CS0	
R/W-0			R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-75. DDR PHY Data Macro 0/1/2/3 Write Leveling Init Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved
19-10	WRLVL_INIT_RATIO_CS1	0h	The user programmable init ratio used by Write Leveling FSM when DATA0/1/2/3_REG_PHY_WRLVL_INIT_MODE_0 register value set to 1
9-0	WRLVL_INIT_RATIO_CS0	0h	The user programmable init ratio used by Write Leveling FSM when DATA0/1/2/3_REG_PHY_WRLVL_INIT_MODE_0 register value set to 1

### 7.8.2.7 DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register (DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_MODE\_0)

The DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register (DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_MODE\_0) is shown in the figure and table below.

**Figure 7-43. DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register  
(DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_MODE\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-76. DDR PHY Data Macro 0 Write Leveling Init Mode Ratio Selection Register  
(DATA0/1/2/3\_REG\_PHY\_WRLVL\_INIT\_MODE\_0)**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	WRLVL_INIT_MODE_SEL	0	The user programmable init ratio selection mode for Write Leveling FSM. Selects a starting ratio value based on Write Leveling of previous data slice.
		1	Selects a starting ratio value based in register DATA0/1/2/3_REG_PHY_WRLVL_INIT_RATIO_0 value programmed by the user.

### 7.8.2.8 DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register (DATA0\_REG\_PHY\_GATELVL\_INIT\_RATIO\_0)

The DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register (DATA0\_REG\_PHY\_GATELVL\_INIT\_RATIO\_0) is shown in the figure and table below.

**Figure 7-44. DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register  
(DATA0\_REG\_PHY\_GATELVL\_INIT\_RATIO\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-77. DDR PHY Data Macro 0 DQS Gate Training Init Ratio Register  
(DATA0\_REG\_PHY\_GATELVL\_INIT\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved		Reserved
19-10	GATELVL_INIT_RATIO_CS1	0h	The user programmable init ratio used by DQS Gate Training FSM when DATA0/1/2/3_REG_PHY_GATELVL_INIT_MODE_0 register value set to 1.
9-0	GATELVL_INIT_RATIO_CS0	0h	The user programmable init ratio used by DQS Gate Training FSM when DATA0/1/2/3_REG_PHY_GATELVL_INIT_MODE_0 register value set to 1.

### 7.8.2.9 DDR PHY Data Macro 0/1/2/3 DQS Gate Training Init Mode Ratio Selection Register (DATA0/1/2/3\_REG\_PHY\_GATELVL\_INIT\_MODE\_0)

The DDR PHY Data Macro 0/1/2/3 DQS Gate Training Init Mode Ratio Selection Register(DATA0/1/2/3\_REG\_PHY\_GATELVL\_INIT\_MODE\_0) is shown in the figure and table below.

**Figure 7-45. DDR PHY Data Macro 0/1/2/3 DQS Gate Training Init Mode Ratio Selection Register (DATA0/1/2/3\_REG\_PHY\_GATELVL\_INIT\_MODE\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-78. DDR PHY Data Macro 0/1/2/3 DQS Gate Training Init Mode Ratio Selection Register (DATA0/1/2/3\_REG\_PHY\_GATELVL\_INIT\_MODE\_0) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	GATELVL_INIT_MODE_SEL	0 1	User programmable init ratio selection mode for DQS Gate Training FSM. Selects a starting ratio value based on Write Leveling of the same data slice. selects a starting ratio value based on DATA0/1/2/3_REG_PHY_GATELVL_INIT_RATIO_0 value programmed by the user.

### 7.8.2.10 DDR PHY Data Macro 0/1/2/3 DQS Gate Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_FIFO\_WE\_SLAVE\_RATIO\_0)

The DDR PHY Data Macro 0/1/2/3 DQS Gate Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_FIFO\_WE\_SLAVE\_RATIO\_0) is shown in the figure and table below.

**Figure 7-46. DDR PHY Data Macro 0/1/2/3 DQS Gate Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_FIFO\_WE\_SLAVE\_RATIO\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-79. DDR PHY Data Macro 0/1/2/3 DQS Gate Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_FIFO\_WE\_SLAVE\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved
19-10	RD_DQS_GATE_SLAVE_RATIO_CS1	0h	Ratio value for fifo we for CS1.
9-0	RD_DQS_GATE_SLAVE_RATIO_CS0	0h	Ratio value for fifo we for CS0.

### 7.8.2.11 DDR PHY Data Macro 0/1/2/3 Write Data Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_WR\_DATA\_SLAVE\_RATIO\_0)

The DDR PHY Data Macro 0/1/2/3 Write Data Slave Ratio Register (DATA0/1/2/3\_REG\_PHY\_WR\_DATA\_SLAVE\_RATIO\_0) is shown in the figure and table below.

**Figure 7-47. DDR PHY Data Macro 0/1/2/3 Write Data Slave Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_WR\_DATA\_SLAVE\_RATIO\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-80. DDR PHY Data Macro 0/1/2/3 Write Data Slave Ratio Register  
(DATA0/1/2/3\_REG\_PHY\_WR\_DATA\_SLAVE\_RATIO\_0) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	40h	Reserved
19-10	WR_DATA_SLAVE_RATIO_CS1	40h	Ratio value for write data slave DLL for CS1.  This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.
9-0	WR_DATA_SLAVE_RATIO_CS0	40h	Ratio value for write data slave DLL for CS0.  This is the fraction of a clock cycle represented by the shift to be applied to the write DQ muxes in units of 256ths. In other words, the full-cycle tap value from the master DLL will be scaled by this number over 256 to get the delay value for the slave delay line.

**7.8.2.12 DDR PHY Data Macro 0/1/2/3 Delay Selection Register  
(DATA0/1/2/3\_REG\_PHY\_USE\_RANK0\_DELAYS)**

The DATA0/1/2/3\_REG\_PHY\_USE\_RANK0\_DELAYS is shown in [Figure 7-48](#) and described in [Table 7-81](#).

**Figure 7-48. DDR PHY Data Macro 0/1/2/3 Delay Selection Register  
(DATA0/1/2/3\_REG\_PHY\_USE\_RANK0\_DELAYS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 7-81. DDR PHY Data Macro 0/1/2/3 Delay Selection Register  
(DATA0/1/2/3\_REG\_PHY\_USE\_RANK0\_DELAYS) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	PHY_USE_RANK0_DELAYS_0	0 1	Delay Selection Each Rank uses its own delay. (Recommended). This is applicable only in case of DDR3 Rank 0 delays are used for all ranks. This must be set to 1 for DDR2.

**7.8.2.13 DDR PHY Data Macro 0/1/2/3 DLL Lock Difference Register  
(DATA0/1/2/3\_REG\_PHY\_DLL\_LOCK\_DIFF\_0)**

The DDR PHY Data Macro 0/1/2/3 DLL Lock Difference (DATA0/1/2/3\_REG\_PHY\_DLL\_LOCK\_DIFF\_0) register is shown in [Figure 7-49](#) and described in [Table 7-82](#).

**Figure 7-49. DDR PHY Data Macro 0/1/2/3 DLL Lock Difference Register  
(DATA0/1/2/3\_REG\_PHY\_DLL\_LOCK\_DIFF\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-82. DDR PHY Data Macro 0/1/2/3 DLL Lock Difference Register  
(DATA0/1/2/3\_REG\_PHY\_DLL\_LOCK\_DIFF\_0) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved		Reserved
3-0	DLL_LOCK_DIFF	0-4h	Lock Difference The max number of delay line taps variation allowed while maintaining the master DLL lock. This should always be written with the default value of 4h.

### 7.8.3 DDR Related Control Module Registers

This section describes the EMIF PHY Clock Gate, VTP and DDR IO configuration registers which reside in the device control module register map. Refer below register description for more details. See the device-specific data manual for the base memory address of these registers.


**Table 7-83. DDR Related Control Module Registers**

Register Name	Type	Register Description	Register Reset	Address Offset
EMIF_CLK_GATE	RW	EMIF0 PHY Clock gate Control Register	0x4	0x694
DDR0_IO_CTRL	RW	DDR Memory Controller_0 IO Control Register	0x02131313	0xE04
DDR_VTP_CTRL_0	RW	DDR VTP Control Register	0x67	0xE0C

#### 7.8.3.1 EMIF0 Clock Gate Control Register

The EMIF0 Clock Gate Control Register ( EMIF\_CLK\_GATE) described in the figure and table below.

**Figure 7-50. EMIF0 Clock Gate Control Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-84. EMIF0 Clock Gate Control Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	DDR0_CKE_STATUS	1	CKE status for DDR0
1	Reserved	0	Reserved
0	DDRPHY0_CLK_GATE	0	Enables/disables the clock to the DDR0 PHY DDR0 PHY clock enabled (running)
		1	DDR0 PHY clock disabled (stopped)

### 7.8.3.2 DDR Memory Controller0\_IO Control Register (DDR0\_IO\_CTRL)

The DDR Memory Controller\_0 IO Control Register (DDR0\_IO\_CTRL) is shown in the figure and table below.

**Figure 7-51. DDR Memory Controller0\_IO Control Register (DDR0\_IO\_CTRL)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	16	
DDR3 _RST_ DEF_ _VAL	DDR_ WUCL K_ DISAB LE	Reserved				DATA_PULL	Reserved				CS_SLEW[1:0]	CS_IMPEDANCE[2:0]			
R/W- 0h	R/W- 0h	R-0						R-0				R/W-2h	R/W- 3h		
15	13	12	11	10	8	7	5	4	3	2	0				
Reserved		CMD_SLEW[1: 0]		CMD_IMPEDANCE[2:0]		Reserved		DATA_SLEW[1 :0]		DATA_IMPEDANCE[2:0 ]					
R-0		R/W-2h		R/W-3h		R-0		R/W-2h		R/W-3h					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-85. DDR Memory Controller0\_IO Control Register (DDR0\_IO\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31	DDR3_RST_DEF_VAL	0 1	DDR3 reset control Normal operation. If a reset occurs on the DDR controller, the DDR[0]_RST signal will also go active (low) to reset the DDR3 memory. If a reset occurs on the DDR controller, the DDR[0]_RST signal will NOT go active (low).
30	DDR_WUCLK_DISABLE	0 1	Disables the internal 32 kHz wakeup clock used to clock the DDR memory controller subsystem before the DDR controller is configured. This clock may be disabled once the DDR controller has been configured, enabled and DDR initialization is complete. Wakeup clock to the DDR controller is enabled (running) Wakeup clock to the DDR controller is disabled (stopped)
29-26	Reserved	0	Reserved
25-24	DATA_PULL	0 1h 2h 3h	Pull-up / Pull-down / Keeper control for the data signals. These signals can have weak pull-up, pulldown or keeper functions when it is not actively driven by the DDR controller/PHY. No pull-up, pull-down or keeper (all are disabled) Weak pull-up enabled Weak pull-down enabled Weak keeper enabled. The keeper maintains the last value that was actively driven on the signal
23-21	Reserved	0	Reserved
20-19	CS_SLEW[1:0]	2h	Selects the slew rate of CS pins . Recommended slew rate value is 0x0.
18-16	CS_IMPEDANCE [2:0]	3h	Selects the Output impedance(Drive Strength) of chip select pin. Please refer to <a href="#">Table 7-14</a> for the supported O/P impedance values. Recommended O/P impedance value is 0x3 (8mA Drive strength).
15-13	Reserved	0	Reserved
12:11	CMD_SLEW[1:0]	2h	Selects the slew rate of command/address pins. Recommended slew rate value is 0x0.
10-8	CMD_IMPEDANCE[2:0]	3h	Selects the Output impedance(Drive Strength) of command/address pins. Please refer to <a href="#">Table 7-14</a> for the supported O/P impedance values. Recommended O/P impedance value is 0x3 (8mA Drive strength).
7-5	Reserved		Reserved
4-3	DATA_SLEW[1:0]	2h	Selects the slew rate of data pins. Recommended slew rate value is 0x0.
2-0	DATA_IMPEDANCE[2:0]	3h	Selects the Output impedance(Drive Strength) of Data pins. Please refer to <a href="#">Table 7-14</a> for the supported O/P impedance values. Recommended O/P impedance value is 0x3 (8mA Drive strength).



### 7.8.3.3 DDR VTP Control Register (DDR\_VTP\_CTRL\_0)

The DDR VTP Control Register (DDR\_VTP\_CTRL\_0) is shown in the figure and table below.

**Figure 7-52. DDR VTP Control Register (DDR\_VTP\_CTRL\_0)**

31	Reserved						16
R-0							
15	7	6	5	4	3	1	0
Reserved		ENABLE	READY	LOCK	FILTER	CLRz	
R-0		R/W-1h	R/W-1h	R/W-0	R/W-3h	R/W-1h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 7-86. DDR VTP Control Register (DDR\_VTP\_CTRL\_0) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	ENABLE	0	VTP macro enable
		0	VTP macro in bypass mode
		1	Enabled
5	READY	0	IO training sequence completion status
		0	IO training is not completed
		1	IO training is completed
4	LOCK	0	Dynamic Update Locking
		0	Dynamic update enabled based on VTP variations.
		1	Dynamic impedance update is disabled and VTP macro powered down.
3-1	FILTER	0	Digital filter bits to control the update rate.
		1h	Update on 2 consecutive update requests
		2h	Update on 3 consecutive update requests
		3h	Update on 4 consecutive update requests
		4h	Update on 5 consecutive update requests
		5h	Update on 6 consecutive update requests
		6h	Update on 7 consecutive update requests
		7h	Update on 8 consecutive update requests
0	CLRz		Clears the flops, start count again, after low going pulse

### 7.8.3.4 VTP Initialization

VTP-controller can be used in static or dynamic update modes. For both the modes VTP- controller is required to be initialized after every power-up cycle or for recalibration. The 'READY' bit reflects the status of initialization sequence completion.

To initialize the VTP-controller a negative going CLRz pulse should be asserted for at least 4ns. Once CLRz is removed, user needs to poll for READY bit to go high to know when the impedance gets fully trained. The READY bit stays high until CLRz is asserted again to re-initialize the training sequence.

When the LOCK bit is set Dynamic update ceases and VTP controller enters static mode. In order to save power, in static mode, VTP-controller goes into power-down mode. It is to be noted that in the LOCK mode, VTP-controller cannot be cleared (CLRz is disabled).

[Table 7-87](#) shows the master connection ids for the various initiators in the system, as seen by the DDR controllers.

### 7.8.3.4.1 DDR Subsystem Level Master Connection IDs

Table 7-87 shows the connection IDs of different masters in the system as seen at DDR subsystem level.

**Table 7-87. Master Connection IDs**

Master	MConnID
	(At DDR subsystem level )
Cortex A8	0x0
Media Controller	0x38
SEC M3	0x50
TPTC0_RD	0x60
TPTC0_WR	0x64
TPTC1_RD	0x68
TPTC1_WR	0x6C
TPTC2_RD	0x70
TPTC2_WR	0x74
TPTC3_RD	0x78
TPTC3_WR	0x7C
HDVPSS1	0x90
HDVPSS2	0x94
HDVICP	0xA0
ISS	0xB0
3PSW	0xC0
FDIF	0xC4
USB1	0xD0
USB2	0xD4
SATA	0xE4
PCIE	0xE8

## ***Enhanced Direct Memory Access Controller***

---



---

This document describes the features and operations of the enhanced direct memory access (EDMA3) controller.

The EDMA3 is a high-performance, multichannel, multithreaded DMA controller that allows you to program a wide variety of transfer geometries and transfer sequences.

[Section 8.1](#) provides an overview of features and terminology. [Section 8.2](#) provides the details of the architecture and the common operations of the EDMA3 channel controller (EDMA3CC) and the EDMA3 transfer controller (EDMA3TC). [Section 8.3](#) contains examples and common usage scenarios. describes the memory-mapped registers that are associated with the EDMA3 controller.

Topic	Page
<b>8.1 Overview</b> .....	<b>1086</b>
<b>8.2 Features</b> .....	<b>1086</b>
<b>8.3 Terminology Used in This Document</b> .....	<b>1087</b>
<b>8.4 EDMA Transfer Examples</b> .....	<b>1132</b>
<b>8.5 EDMA3 Registers</b> .....	<b>1151</b>
<b>8.6 Appendix A</b> .....	<b>1228</b>
<b>8.7 Setting Up a Transfer</b> .....	<b>1230</b>

## 8.1 Overview

The enhanced direct memory access (EDMA3) controller's primary purpose is to service user-programmed data transfers between two memory-mapped slave endpoints on the device.

Typical usage includes, but is not limited to the following:

- Servicing software-driven paging transfers (for example, transfers from external memory, such as DDR2 to internal device memory, such as DSP L2 SRAM).
- Servicing event-driven peripherals, such as a serial port.
- Performing sorting or sub-frame extraction of various data structures.
- Offloading data transfers from the main device CPU(s) or DSP(s) (see the device-specific data manual for specific peripherals that are accessible via the EDMA3 controller.).

The EDMA3 controller has a different architecture from the previous EDMA2 controller on the TMS320C621x/C671x DSPs and TMS320C64x DSPs. (See the *EDMA v3.0 (EDMA3) Migration Guide for TMS320C645x DSP* ([SPRAAB9](#)) for more information on new/advanced features.)

The EDMA3 controller consists of two principal blocks:

- EDMA3 channel controller (EDMA3CC).
- EDMA3 transfer controller(s) (EDMA3TC).

The EDMA3 channel controller serves as the user interface for the EDMA3 controller. The EDMA3CC includes parameter RAM (PaRAM), channel control registers, and interrupt control registers. The EDMA3CC serves to prioritize incoming software requests or events from peripherals and submits transfer requests (TRs) to the transfer controller.

The EDMA3 transfer controllers are slaves to the EDMA3 channel controller that is responsible for data movement. The transfer controller issues read/write commands to the source and destination addresses that are programmed for a given transfer. The operation is transparent to user.

## 8.2 Features

The EDMA3 channel controller has following features:

- Fully orthogonal transfer description:
  - Three transfer dimensions.
  - A-synchronized transfers: one-dimension serviced per event.
  - AB-synchronized transfers: two-dimensions serviced per event.
  - Independent indexes on source and destination.
  - Chaining feature allows a 3-D transfer based on a single event.
- Flexible transfer definition:
  - Increment or FIFO transfer addressing modes.
  - Linking mechanism allows automatic PaRAM set update.
  - Chaining allows multiple transfers to execute with one event.
- Interrupt generation for the following:
  - Transfer completion.
  - Error conditions.
- Debug visibility:
  - Queue water marking/threshold.
  - Error and status recording to facilitate debug.
- 64 DMA channels:
  - Event synchronization.
  - Manual synchronization (CPU(s) write to event set register).
  - Chain synchronization (completion of one transfer triggers another transfer).
- Eight QDMA channels:

- QDMA channels trigger automatically upon writing to a parameter RAM (PaRAM) set entry.
- Support for programmable QDMA channel to PaRAM mapping.
- 512 PaRAM sets:
  - Each PaRAM set can be used for a DMA channel, QDMA channel, or link set.
- Four transfer controllers/event queues. You program the system-level priority of these queues. (See the device data manual for the possible system priorities.)
- 16 event entries per event queue.
- Memory protection support:
  - Proxy memory protection for TR submission.
  - Active memory protection for accesses to PaRAM and registers.

The EDMA3 transfer controller has the following features:

- Four transfer controllers (TC).
- 128-bit wide read and write ports per TC.
- Up to four in-flight transfer requests (TRs).
- Programmable priority level.
- Supports two-dimensional transfers with independent indexes on source and destination (EDMA3CC manages the 3rd dimension).
- Support for increment or constant addressing mode transfers.
- Interrupt and error support.
- Memory-Mapped Register (MMR) bit fields are fixed position in 32-bit MMR regardless of endianness.

### 8.3 Terminology Used in This Document

The following is a brief explanation of some terms that are used in this document:

Term	Meaning
A-synchronized transfer	A transfer type where one dimension is serviced per synchronization event.
AB-synchronized transfer	A transfer type where two dimensions are serviced per synchronization event.
Chaining	A trigger mechanism in which a transfer can be initiated at the completion of another transfer or sub-transfer.
CPU(s)	The main processing engine or engines on a device. The CPU is typically a DSP or general-purpose processor (see the device-specific data manual to learn more about the CPU on your system.)
DMA channel	One of the 64 channels that external, manual, or chained events can trigger. All direct memory access (DMA) channels exist in the EDMA3CC.
Dummy set or dummy PaRAM set	A PaRAM set for which at least one of the count fields is equal to 0 and at least one of the count fields is nonzero. All of the count fields are cleared in a null PaRAM set.
Dummy transfer	A dummy set results in the EDMA3CC performing a dummy transfer. This is not an error condition. A null set results in an error condition.
EDMA3 channel controller (EDMA3CC)	The EDMA3CC is the portion of the EDMA3 that you program. The EDMA3CC contains the parameter RAM (PaRAM), event processing logic, DMA/QDMA channels, and event queues. The EDMA3CC service events (external, manual, chained, and QDMA) and is responsible for submitting transfer requests to the transfer controllers (EDMA3TC) that perform the actual transfer.
EDMA3 programmer	Any entity on the chip that has read/write access to the EDMA3 registers and can program an EDMA3 transfer.
EDMA3 transfer controller(s) (EDMA3TC)	Transfer controllers are the transfer engines for the EDMA3 controller. They perform the read/writes, as dictated by the EDMA3CC's transfer requests.
Enhanced direct memory access (EDMA3) controller	EDMA3 consists of the EDMA3 channel controller (EDMA3CC) and the EDMA3 transfer controller(s) (EDMA3TC), referred to as EDMA3 in this document.
L3	System bus infrastructure that arbitrates and decodes bus transactions from multiple masters to multiple slaves.
Link parameter set	A PaRAM set that is used for linking.

<b>Term</b>	<b>Meaning</b>
Linking	The mechanism of reloading a PaRAM set with new transfer characteristics on completion of the current transfer.
Memory-mapped slave	All on-chip memories, off-chip memories, and slave peripherals. These typically rely on the EDMA3 (or other master peripheral) to perform transfers to and from them.
Master peripherals	All peripherals that are capable of initiating read and write transfers to the system that may not solely rely on the EDMA3 for their data transfers.
Null set or null PaRAM set	A PaRAM set that has all count fields cleared (except for the link field). A dummy PaRAM set has at least one of the count fields nonzero.
Null transfer	A trigger event for a null PaRAM set results in the EDMA3CC performing a null transfer. This is an error condition. A dummy transfer is not an error condition.
Parameter RAM (PaRAM)	Programmable RAM that stores PaRAM sets that DMA channels, QDMA channels, and linking uses.
Parameter RAM (PaRAM) set	The PaRAM set is a 32-byte EDMA3 channel transfer definition. Each parameter set consists of eight words (that are four bytes each) that store the context for a DMA/QDMA/link transfer. A PaRAM set includes source address, destination address, counts, indexes, and options.
Parameter RAM (PaRAM) set entry	A PaRAM set entry is one of the eight four-byte components of the parameter set.
QDMA channel	A QDMA channel is one of the channels that you can trigger when writing to the trigger word (TRWORD) of a PaRAM set. All QDMA channels exist in the EDMA3CC.
Slave end points	Slave end points are all on-chip memories, off-chip memories, and slave peripherals. Slave end points may rely on the EDMA3 to perform transfers to and from them.
Transfer request (TR)	A command for data movement that is issued from the EDMA3CC to the EDMA3TC. A TR includes source and destination addresses, counts, indexes, and options.
Trigger event	A trigger event is an action that causes the EDMA3CC to service the channel and to submit a transfer request to the EDMA3TC. Trigger events for the DMA channels include events that are triggered manually, externally, and by chain. Trigger events for QDMA channels include events that are triggered automatically and by link.
Trigger word	For QDMA channels, the trigger word specifies the PaRAM set entry that results in a QDMA trigger event when it is written. The trigger word is programmed via the QDMA channel map register (QCHMAP) and can point to any of the PaRAM set entries.
TR synchronization (sync) event	See Trigger event.

## EDMA3 Architecture


This chapter discusses the architecture of the EDMA3 controller.

### 8.3.1 Functional Overview

#### 8.3.1.1 EDMA3 Controller Block Diagram

Figure 8-1 shows a block diagram for the EDMA3 controller.

Figure 8-1. EDMA3 Controller Block Diagram



#### 8.3.1.2 EDMA3 Channel Controller (EDMA3CC)

Figure 8-2 shows a functional block diagram of the EDMA3 channel controller (EDMA3CC).

The main blocks of the EDMA3CC are as follows:


- **Parameter RAM (PaRAM):** The PaRAM maintains parameter sets for channel and reload parameter sets. You must write the PaRAM with the transfer context for the desired channels and link parameter sets. EDMA3CC processes sets based on a trigger event and submits a transfer request (TR) to the transfer controller.
- **EDMA3 event and interrupt processing registers:** Allows mapping of events to parameter sets, enable/disable events, enable/disable interrupt conditions, and clearing interrupts.
- **Completion detection:** The completion detect block detects completion of transfers by the EDMA3TC and/or slave peripherals. You can optionally use completion of transfers to chain trigger new transfers or to assert interrupts.
- **Event queues:** Event queues form the interface between the event detection logic and the transfer request submission logic.
- **Memory protection registers:** Memory protection registers define the accesses (privilege level and requestor(s)) that are allowed to access the DMA channel shadow region view(s) and regions of PaRAM.

Other functions include the following:

- **Region registers:** Region registers allow DMA resources (DMA channels and interrupts) to be assigned to unique regions that different EDMA3 programmers own (for example, ARM or DSP).
- **Debug registers:** Debug registers allow debug visibility by providing registers to read the queue status, controller status, and missed event status.

The EDMA3CC includes two channel types: DMA channels (64 channels) and QDMA channels (8 channels).

Each channel is associated with a given event queue/transfer controller and with a given PaRAM set. The main thing that differentiates a DMA channel from a QDMA channel is the method that the system uses to trigger transfers. See [Section 8.3.4](#).

**Figure 8-2. EDMA3 Channel Controller (EDMA3CC) Block Diagram**


A trigger event is needed to initiate a transfer. A trigger event may be due to an external event, manual write to the event set register, or chained event for DMA channels. QDMA channels auto-trigger when a write to the trigger word that you program occurs on the associated PaRAM set. All such trigger events are logged into appropriate registers upon recognition.

Once a trigger event is recognized, the appropriate event gets queued in the EDMA3CC event queue. The assignment of each DMA/QDMA channel to an event queue is programmable. Each queue is 16 events deep; therefore, you can queue up to 16 events (on a single queue) in the EDMA3CC at a time. Additional pending events that are mapped to a full queue are queued when the event queue space becomes available. See [Section 8.3.11](#).

If events on different channels are detected simultaneously, the events are queued based on a fixed priority arbitration scheme with the DMA channels being higher priority events than the QDMA channels. Among the two groups of channels, the lowest-numbered channel is the highest priority.



Each event in the event queue is processed in FIFO order. When the head of the queue is reached, the PaRAM associated with that channel is read to determine the transfer details. The TR submission logic evaluates the validity of the TR and is responsible for submitting a valid transfer request (TR) to the appropriate EDMA3TC (based on the event queue to the EDMA3TC association, Q0 goes to TC0, Q1 goes to TC1, Q2 goes to TC2, and Q3 goes to TC3). For more information, refer to [Section 8.3.3](#).

The EDMA3TC receives the request and is responsible for data movement, as specified in the transfer request packet (TRP), other necessary tasks like buffering, and ensuring transfers are carried out in an optimal fashion wherever possible. For more information on EDMA3TC, refer to [Section 8.3.1.3](#).


If you have decided to receive an interrupt or to chain to another channel on completion of the current transfer, the EDMA3TC signals completion to the EDMA3CC completion detection logic when the transfer is complete. You can alternately choose to trigger completion when a TR leaves the EDMA3CC boundary, rather than wait for all of the data transfers to complete. Based on the setting of the EDMA3CC interrupt registers, the completion interrupt generation logic is responsible for generating EDMA3CC completion interrupts to the CPU. For more information, refer to [Section 8.3.5](#).

Additionally, the EDMA3CC also has an error detection logic that causes an error interrupt generation on various error conditions (like missed events, exceeding event queue thresholds, etc.). For more information on error interrupts, refer to [Section 8.3.9.4](#).

### 8.3.1.3 EDMA3 Transfer Controller (EDMA3TC)

[Section 8.3.9.4](#) shows a functional block diagram of the EDMA3 transfer controller (EDMA3TC).

**Figure 8-3. EDMA3 Transfer Controller (EDMA3TC) Block Diagram**



The main blocks of the EDMA3TC are:

- **DMA program register set:** The DMA program register set stores the transfer requests received from the EDMA3 channel controller (EDMA3CC).
- **DMA source active register set:** The DMA source active register set stores the context for the DMA transfer request currently in progress in the read controller.
- **Read controller:** The read controller issues read commands to the source address.
- **Destination FIFO register set:** The destination (DST) FIFO register set stores the context for the DMA transfer request(s) currently in progress in the write controller.
- **Write controller:** The write controller issues write commands/write data to the destination slave.
- **Data FIFO:** The data FIFO exists for holding temporary in-flight data.
- **Completion interface:** The completion interface sends completion codes to the EDMA3CC when a transfer completes, and generates interrupts and chained events (also, see [Section 8.3.1.2](#) for more information on transfer completion reporting).

When the EDMA3TC is idle and receives its first TR, DMA program register set receives the TR, where it transitions to the DMA source active set and the destination FIFO register set immediately. The second TR (if pending from EDMA3CC) is loaded into the DMA program set, ensuring it can start as soon as possible when the active transfer completes. As soon as the current active set is exhausted, the TR is loaded from the DMA program register set into the DMA source active register set as well as to the appropriate entry in the destination FIFO register set.

The read controller issues read commands governed by the rules of command fragmentation and optimization. These are issued only when the data FIFO has space available for the data read. When sufficient data is in the data FIFO, the write controller starts issuing a write command again following the rules for command fragmentation and optimization. For more information on command fragmentation and optimization, refer to [Section 8.3.12.1.1](#).

Depending on the number of entries, the read controller can process up to two or four transfer requests ahead of the destination subject to the amount of free data FIFO.


### 8.3.2 Types of EDMA3 Transfers

An EDMA3 transfer is always defined in terms of three dimensions. [Figure 8-4](#) shows the three dimensions used by EDMA3 transfers. These three dimensions are defined as:

- 1st Dimension or Array (A): The 1st dimension in a transfer consists of ACNT contiguous bytes.
- 2nd Dimension or Frame (B): The 2nd dimension in a transfer consists of BCNT arrays of ACNT bytes. Each array transfer in the 2nd dimension is separated from each other by an index programmed using SRCBIDX or DSTBIDX.
- 3rd Dimension or Block (C): The 3rd dimension in a transfer consists of CCNT frames of BCNT arrays of ACNT bytes. Each transfer in the 3rd dimension is separated from the previous by an index programmed using SRCCIDX or DSTCIDX.

Note that the reference point for the index depends on the synchronization type. The amount of data transferred upon receipt of a trigger/synchronization event is controlled by the synchronization types (SYNCDIM bit in OPT). Of the three dimensions, only two synchronization types are supported: A-synchronized transfers and AB-synchronized transfers.

**Figure 8-4. Definition of ACNT, BCNT, and CCNT**



### 8.3.2.1 A-Synchronized Transfers


In an A-synchronized transfer, each EDMA3 sync event initiates the transfer of the 1st dimension of ACNT bytes, or one array of ACNT bytes. In other words, each event/TR packet conveys the transfer information for one array only. Thus, BCNT × CCNT events are needed to completely service a PaRAM set.

Arrays are always separated by SRCBIDX and DSTBIDX, as shown in Figure 8-5, where the start address of Array N is equal to the start address of Array N – 1 plus source (SRC) or destination (DST) BIDX.

Frames are always separated by SRCCIDX and DSTCIDX. For A-synchronized transfers, after the frame is exhausted, the address is updated by adding SRCCIDX/DSTCIDX to the beginning address of the last array in the frame. As in Figure 8-5, SRCCIDX/DSTCIDX is the difference between the start of Frame 0 Array 3 to the start of Frame 1 Array 0.

Figure 8-5 shows an A-synchronized transfer of 3 (CCNT) frames of 4 (BCNT) arrays of n (ACNT) bytes. In this example, a total of 12 sync events (BCNT × CCNT) exhaust a PaRAM set. See Section 8.3.3.6 for details on parameter set updates.

**Figure 8-5. A-Synchronized Transfers (ACNT = n, BCNT = 4, CCNT = 3)**



### 8.3.2.2 AB-Synchronized Transfers


In a AB-synchronized transfer, each EDMA3 sync event initiates the transfer of 2 dimensions or one frame. In other words, each event/TR packet conveys information for one entire frame of BCNT arrays of ACNT bytes. Thus, CCNT events are needed to completely service a PaRAM set.

Arrays are always separated by SRCBIDX and DSTBIDX as shown in Figure 8-6. Frames are always separated by SRCCIDX and DSTCIDX.

Note that for AB-synchronized transfers, after a TR for the frame is submitted, the address update is to add SRCCIDX/DSTCIDX to the beginning address of the beginning array in the frame. This is different from A-synchronized transfers where the address is updated by adding SRCCIDX/DSTCIDX to the start address of the last array in the frame. See Section 8.3.3.6 for details on parameter set updates.

Figure 8-6 shows an AB-synchronized transfer of 3 (CCNT) frames of 4 (BCNT) arrays of *n* (ACNT) bytes. In this example, a total of 3 sync events (CCNT) exhaust a PaRAM set; that is, a total of 3 transfers of 4 arrays each completes the transfer.

**Figure 8-6. AB-Synchronized Transfers (ACNT = *n*, BCNT = 4, CCNT = 3)**



**NOTE:** ABC-synchronized transfers are not directly supported. But can be logically achieved by chaining between multiple AB-synchronized transfers.

### 8.3.3 Parameter RAM (PaRAM)

The EDMA3 controller is a RAM-based architecture. The transfer context (source/destination addresses, count, indexes, etc.) for DMA or QDMA channels is programmed in a parameter RAM table within EDMA3CC, referred to as PaRAM. The PaRAM table is segmented into multiple PaRAM sets. Each PaRAM set includes eight four-byte PaRAM set entries (32-bytes total per PaRAM set), which includes typical DMA transfer parameters such as source address, destination address, transfer counts, indexes, options, etc.

The PaRAM structure supports flexible ping-pong, circular buffering, channel chaining, and auto-reloading (linking).

The contents of the PaRAM include the following:

- 512 PaRAM sets
- 64 channels that are direct mapped and can be used as link or QDMA sets if not used for DMA channels
- 64 channels remain for link or QDMA sets

By default, all channels map to PaRAM set to 0. These should be remapped before use. For more information, see [Section 8.5.1.1.3](#) (DCHMAP registers) and [Section 8.5.1.1.4](#) (QCHMAP registers).

**Table 8-1. EDMA3 Parameter RAM Contents**

PaRAM Set Number	Address <sup>(1)</sup>	Parameters <sup>(2)</sup>
0	EDMA Base Address + 4000h to EDMA Base Address + 401Fh	PaRAM set 0
1	EDMA Base Address + 4020h to EDMA Base Address + 403Fh	PaRAM set 1
2	EDMA Base Address + 4040h to EDMA Base Address + 405Fh	PaRAM set 2
3	EDMA Base Address + 4060h to EDMA Base Address + 407Fh	PaRAM set 3
4	EDMA Base Address + 4080h to EDMA Base Address + 409Fh	PaRAM set 4
5	EDMA Base Address + 40A0h to EDMA Base Address + 40BFh	PaRAM set 5
6	EDMA Base Address + 40C0h to EDMA Base Address + 40DFh	PaRAM set 6
7	EDMA Base Address + 40E0h to EDMA Base Address + 40FFh	PaRAM set 7
8	EDMA Base Address + 4100h to EDMA Base Address + 411Fh	PaRAM set 8
9	EDMA Base Address + 4120h to EDMA Base Address + 413Fh	PaRAM set 9
:	:	:
63	EDMA Base Address + 47E0h to EDMA Base Address + 47FFh	PaRAM set 63
64	EDMA Base Address + 4800h to EDMA Base Address + 481Fh	PaRAM set 64
65	EDMA Base Address + 4820h to EDMA Base Address + 483Fh	PaRAM set 65
:	:	:
510	EDMA Base Address + 7FC0h to EDMA Base Address + 7FDFh	PaRAM set 510
511	EDMA Base Address + 7FE0h to EDMA Base Address + 7FFFh	PaRAM set 511


<sup>(1)</sup> The EDMA base address can be obtained from the device-specific data manual. See EDMA TPCC Registers.

<sup>(2)</sup> The device has 8 QDMA channels that can be mapped to any parameter set number from 0 to 511.

**8.3.3.1 PaRAM**

Each parameter set of PaRAM is organized into eight 32-bit words or 32 bytes, as shown in [Figure 8-7](#) and described in [Table 8-2](#). Each PaRAM set consists of 16-bit and 32-bit parameters.

**Figure 8-7. PaRAM Set**



**Table 8-2. EDMA3 Channel Parameter Description**

Offset Address (bytes)	Acronym	Parameter	Description
0h	OPT	Channel Options	Transfer configuration options
4h	SRC	Channel Source Address	The byte address from which data is transferred
8h <sup>(1)</sup>	ACNT	Count for 1st Dimension	Unsigned value specifying the number of contiguous bytes within an array (first dimension of the transfer). Valid values range from 1 to 65 535.
	BCNT	Count for 2nd Dimension	Unsigned value specifying the number of arrays in a frame, where an array is ACNT bytes. Valid values range from 1 to 65 535.
Ch	DST	Channel Destination Address	The byte address to which data is transferred
10h <sup>(1)</sup>	SRCBIDX	Source BCNT Index	Signed value specifying the byte address offset between source arrays within a frame (2nd dimension). Valid values range from –32 768 and 32 767.
	DSTBIDX	Destination BCNT Index	Signed value specifying the byte address offset between destination arrays within a frame (2nd dimension). Valid values range from –32 768 and 32 767.
14h <sup>(1)</sup>	LINK	Link Address	The PaRAM address containing the PaPARAM set to be linked (copied from) when the current PaPARAM set is exhausted. A value of FFFFh specifies a null link.
	BCNTRLD	BCNT Reload	The count value used to reload BCNT when BCNT decrements to 0 (TR is submitted for the last array in 2nd dimension). Only relevant in A-synchronized transfers.
18h <sup>(1)</sup>	SRCCIDX	Source CCNT Index	Signed value specifying the byte address offset between frames within a block (3rd dimension). Valid values range from –32 768 and 32 767.  A-synchronized transfers: The byte address offset from the beginning of the last source array in a frame to the beginning of the first source array in the next frame.  AB-synchronized transfers: The byte address offset from the beginning of the first source array in a frame to the beginning of the first source array in the next frame.
	DSTCIDX	Destination CCNT index	Signed value specifying the byte address offset between frames within a block (3rd dimension). Valid values range from –32 768 and 32 767.  A-synchronized transfers: The byte address offset from the beginning of the last destination array in a frame to the beginning of the first destination array in the next frame.  AB-synchronized transfers: The byte address offset from the beginning of the first destination array in a frame to the beginning of the first destination array in the next frame.
1Ch	CCNT	Count for 3rd Dimension	Unsigned value specifying the number of frames in a block, where a frame is BCNT arrays of ACNT bytes. Valid values range from 1 to 65 535.
	RSVD	Reserved	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

- (1) If OPT, SRC, or DST is the trigger word for a QDMA transfer then it is required to do a 32-bit access to that field. Furthermore, it is recommended to perform only 32-bit accesses on the parameter RAM for best code compatibility. For example, switching the endianness of the processor will swap addresses of the 16-bit fields, but 32-bit accesses avoid the issue entirely.

### 8.3.3.2 EDMA3 Channel PaRAM Set Entry Fields

#### 8.3.3.2.1 Channel Options Parameter (OPT)

The channel options parameter (OPT) is shown in [Figure 8-8](#) and described in [Table 8-3](#).

**Figure 8-8. Channel Options Parameter (OPT)**

31	30	28	27	24	23	22	21	20	19	18	17	16	
PRIV	Reserved		PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved				TCC	
R-0	R-0		R-0	R/W-0	R/W-0	R/W-0	R/W-0			R/W-0		R/W-0	
		15	12	11	10	8	7		4	3	2	1	0
		TCC	TCCMOD E	FWID				Reserved		STATIC	SYNCDIM	DAM	SAM
		R/W-0	R/W-0	R/W-0				R/W-0		R/W-0	R/W-0	R/W-0	R/W-0

**Table 8-3. Channel Options Parameters (OPT) Field Descriptions**

Bit	Field	Value	Description
31	PRIV	0 1	Privilege level (supervisor versus user) for the host/CPU/DMA that programmed this PaRAM set. This value is set with the EDMA3 master's privilege value when any part of the PaRAM set is written. User level privilege. Supervisor level privilege.
30-28	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
27-24	PRIVID	0-Fh	Privilege identification for the external host/CPU/DMA that programmed this PaRAM set. This value is set with the EDMA3 master's privilege identification value when any part of the PaRAM set is written.
23	ITCCHEN	0 1	Intermediate transfer completion chaining enable. 0 Intermediate transfer complete chaining is disabled. 1 Intermediate transfer complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on every intermediate chained transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified.
22	TCCHEN	0 1	Transfer complete chaining enable. 0 Transfer complete chaining is disabled. 1 Transfer complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on final chained transfer completion (upon completion of the final TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified.
21	ITCINTEN	0 1	Intermediate transfer completion interrupt enable. 0 Intermediate transfer complete interrupt is disabled. 1 Intermediate transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR / IPRH) bit is set on every intermediate transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. To generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set.
20	TCINTEN	0 1	Transfer complete interrupt enable. 0 Transfer complete interrupt is disabled. 1 Transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR / IPRH) bit is set on transfer completion (upon completion of the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. To generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set.
19-18	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.



**Table 8-3. Channel Options Parameters (OPT) Field Descriptions (continued)**

Bit	Field	Value	Description
17-12	TCC	0-3Fh	Transfer complete code. This 6-bit code sets the relevant bit in the chaining enable register (CER [TCC] / CERH [TCC]) for chaining or in the interrupt pending register (IPR [TCC] / IPRH [TCC]) for interrupts.
11	TCCMODE	0 1	Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation. 0 Normal completion: A transfer is considered completed after the data has been transferred. 1 Early completion: A transfer is considered completed after the EDMA3CC submits a TR to the EDMA3TC. TC may still be transferring data when the interrupt/chain is triggered.
10-8	FWID	0-7h 0 1h 2h 3h 4h 5h 6h-7h	FIFO Width. Applies if either SAM or DAM is set to constant addressing mode. 0 FIFO width is 8-bit. 1h FIFO width is 16-bit. 2h FIFO width is 32-bit. 3h FIFO width is 64-bit. 4h FIFO width is 128-bit. 5h FIFO width is 256-bit. 6h-7h Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	STATIC	0 1	Static set. 0 Set is not static. The PaRAM set is updated or linked after a TR is submitted. A value of 0 should be used for DMA channels and for non-final transfers in a linked list of QDMA transfers. 1 Set is static. The PaRAM set is not updated or linked after a TR is submitted. A value of 1 should be used for isolated QDMA transfers or for the final transfer in a linked list of QDMA transfers.
2	SYNCDIM	0 1	Transfer synchronization dimension. 0 A-synchronized. Each event triggers the transfer of a single array of ACNT bytes. 1 AB-synchronized. Each event triggers the transfer of BCNT arrays of ACNT bytes.
1	DAM	0 1	Destination address mode. 0 Increment (INCR) mode. Destination addressing within an array increments. Destination is not a FIFO. 1 Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width.
0	SAM	0 1	Source address mode. 0 Increment (INCR) mode. Source addressing within an array increments. Source is not a FIFO. 1 Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width.

### 8.3.3.2.2 Channel Source Address (SRC)

The 32-bit source address parameter specifies the starting byte address of the source. For SAM in increment mode, there are no alignment restrictions imposed by EDMA3. For SAM in constant addressing mode, you must program the source address to be aligned to a 256-bit aligned address (5 LSBs of address must be 0). The EDMA3TC will signal an error, if this rule is violated. See [Section 8.3.12.3](#) for additional details.

### 8.3.3.2.3 Channel Destination Address (DST)

The 32-bit destination address parameter specifies the starting byte address of the destination. For DAM in increment mode, there are no alignment restrictions imposed by EDMA3. For DAM in constant addressing mode, you must program the destination address to be aligned to a 256-bit aligned address (5 LSBs of address must be 0). The EDMA3TC will signal an error, if this rule is violated. See [Section 8.3.12.3](#) for additional details.



#### **8.3.3.2.4 Count for 1st Dimension (ACNT)**

ACNT represents the number of bytes within the 1st dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65 535. Therefore, the maximum number of bytes in an array is 65 535 bytes (64K – 1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to EDMA3TC. A transfer with ACNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.

See [Section 8.3.3.5](#) and [Section 8.3.5.3](#) for details on dummy/null completion conditions.

#### **8.3.3.2.5 Count for 2nd Dimension (BCNT)**

BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT are between 1 and 65 535. Therefore, the maximum number of arrays in a frame is 65 535 (64K – 1 arrays). A transfer with BCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.

See [Section 8.3.3.5](#) and [Section 8.3.5.3](#) for details on dummy/null completion conditions.

#### **8.3.3.2.6 Count for 3rd Dimension (CCNT)**

CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT are between 1 and 65 535. Therefore, the maximum number of frames in a block is 65 535 (64K – 1 frames). A transfer with CCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.

A CCNT value of 0 is considered either a null or dummy transfer. See [Section 8.3.3.5](#) and [Section 8.3.5.3](#) for details on dummy/null completion conditions.

#### **8.3.3.2.7 BCNT Reload (BCNTRLD)**

BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-synchronized transfers. In this case, the EDMA3CC decrements the BCNT value by 1 on each TR submission. When BCNT reaches 0, the EDMA3CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value.

For AB-synchronized transfers, the EDMA3CC submits the BCNT in the TR and the EDMA3TC decrements BCNT appropriately. For AB-synchronized transfers, BCNTRLD is not used.

#### **8.3.3.2.8 Source B Index (SRCBIDX)**

SRCBIDX is a 16-bit signed value (2s complement) used for source address modification between each array in the 2nd dimension. Valid values for SRCBIDX are between –32 768 and 32 767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-synchronized and AB-synchronized transfers. Some examples:

- SRCBIDX = 0000h (0): no address offset from the beginning of an array to the beginning of the next array. All arrays are fixed to the same beginning address.
- SRCBIDX = 0003h (+3): the address offset from the beginning of an array to the beginning of the next array in a frame is 3 bytes. For example, if the current array begins at address 1000h, the next array begins at 1003h.
- SRCBIDX = FFFFh (–1): the address offset from the beginning of an array to the beginning of the next array in a frame is –1 byte. For example, if the current array begins at address 5054h, the next array begins at 5053h.

#### **8.3.3.2.9 Destination B Index (DSTBIDX)**

DSTBIDX is a 16-bit signed value (2s complement) used for destination address modification between each array in the 2nd dimension. Valid values for DSTBIDX are between –32 768 and 32 767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-synchronized and AB-synchronized transfers. See SRCBIDX for examples.

### 8.3.3.2.10 Source C Index (SRCCIDX)

SRCCIDX is a 16-bit signed value (2s complement) used for source address modification in the 3rd dimension. Valid values for SRCCIDX are between  $-32\,768$  and  $32\,767$ . It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that when SRCCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame (Figure 8-5), while the current array in an AB-synchronized transfer is the first array in the frame (Figure 8-6).

### 8.3.3.2.11 Destination C Index (DSTCIDX)

DSTCIDX is a 16-bit signed value (2s complement) used for destination address modification in the 3rd dimension. Valid values are between  $-32\,768$  and  $32\,767$ . It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array TR in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that when DSTCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame (Figure 8-5), while the current array in a AB-synchronized transfer is the first array in the frame (Figure 8-6).

### 8.3.3.2.12 Link Address (LINK)

The EDMA3CC provides a mechanism, called linking, to reload the current PaRAM set upon its natural termination (that is, after the count fields are decremented to 0) with a new PaRAM set. The 16-bit parameter LINK specifies the byte address offset in the PaRAM from which the EDMA3CC loads/reloads the next PaRAM set during linking.

You must program the link address to point to a valid aligned 32-byte PaRAM set. The 5 LSBs of the LINK field should be cleared to 0.

The EDMA3CC ignores the upper 2 bits of the LINK entry, allowing the programmer the flexibility of programming the link address as either an absolute/literal byte address or use the PaRAM-base-relative offset address. Therefore, if you make use of the literal address with a range from 4000h to 7FFFh, it will be treated as a PaRAM-base-relative value of 0000h to 3FFFh.

You should make sure to program the LINK field correctly, so that link update is requested from a PaRAM address that falls in the range of the available PaRAM addresses on the device.

A LINK value of FFFFh is referred to as a NULL link that should cause the EDMA3CC to perform an internal write of 0 to all entries of the current PaRAM set, except for the LINK field that is set to FFFFh. Also, see Section 8.3.5 for details on terminating a transfer.

### 8.3.3.3 Null PaRAM Set

A null PaRAM set is defined as a PaRAM set where all count fields (ACNT, BCNT, and CCNT) are cleared to 0. If a PaRAM set associated with a channel is a NULL set, then when serviced by the EDMA3CC, the bit corresponding to the channel is set in the associated event missed register (EMR, EMRH, or QEMR). This bit remains set in the associated secondary event register (SER, SERH, or QSER). *This implies that any future events on the same channel are ignored by the EDMA3CC and you are required to clear the bit in SER, SERH, or QSER for the channel.* This is considered an error condition, since events are not expected on a channel that is configured as a null transfer. See Section 8.5.1.6.8 and Section 8.5.1.2.1 for more information on the SER and EMR registers, respectively.

### 8.3.3.4 Dummy PaRAM Set

A dummy PaRAM set is defined as a PaRAM set where at least one of the count fields (ACNT, BCNT, or CCNT) is cleared to 0 and at least one of the count fields is nonzero.

If a PaRAM set associated with a channel is a dummy set, then when serviced by the EDMA3CC, it will not set the bit corresponding to the channel (DMA/QDMA) in the event missed register (EMR, EMRH, or QEMR) and the secondary event register (SER, SERH, or QSER) bit gets cleared similar to a normal transfer. Future events on that channel are serviced. A dummy transfer is a legal transfer of 0 bytes. See Section 8.5.1.6.8 and Section 8.5.1.2.1 for more information on the SER and EMR registers, respectively.

### 8.3.3.5 Dummy Versus Null Transfer Comparison

There are some differences in the way the EDMA3CC logic treats a dummy versus a null transfer request. A null transfer request is an error condition, but a dummy transfer is a legal transfer of 0 bytes. A null transfer causes an error bit ( $E_n$ ) in EMR to get set and the  $E_n$  bit in SER remains set, essentially preventing any further transfers on that channel without clearing the associated error registers.

[Table 8-4](#) summarizes the conditions and effects of null and dummy transfer requests.

**Table 8-4. Dummy and Null Transfer Request**

Feature	Null TR	Dummy TR
EMR/EMRH/QEMR is set	Yes	No
SER/SERH/QSER remains set	Yes	No
Link update (STATIC = 0 in OPT)	Yes	Yes
QER is set	Yes	Yes
IPR/IPRH CER/CERH is set using early completion	Yes	Yes

### 8.3.3.6 Parameter Set Updates

When a TR is submitted for a given DMA/QDMA channel and its corresponding PaRAM set, the EDMA3CC is responsible for updating the PaRAM set in anticipation of the next trigger event. For events that are not final, this includes address and count updates; for final events, this includes the link update.

The specific PaRAM set entries that are updated depend on the channel's synchronization type (A-synchronized or B-synchronized) and the current state of the PaRAM set. A B-update refers to the decrementing of BCNT in the case of A-synchronized transfers after the submission of successive TRs. A C-update refers to the decrementing of CCNT in the case of A-synchronized transfers after BCNT TRs for ACNT byte transfers have submitted. For AB-synchronized transfers, a C-update refers to the decrementing of CCNT after submission of every transfer request.

See [Table 8-5](#) for details and conditions on the parameter updates. A link update occurs when the PaRAM set is exhausted, as described in [Section 8.3.3.7](#).

After the TR is read from the PaRAM (and is in process of being submitted to EDMA3TC), the following fields are updated if needed:

- A-synchronized: BCNT, CCNT, SRC, DST.
- AB-synchronized: CCNT, SRC, DST.

The following fields are not updated (except for during linking, where all fields are overwritten by the link PaRAM set):

- A-synchronized: ACNT, BCNTRLD, SRCBIDX, DSTBIDX, SRCCIDX, DSTCIDX, OPT, LINK.
- AB-synchronized: ACNT, BCNT, BCNTRLD, SRCBIDX, DSTBIDX, SRCCIDX, DSTCIDX, OPT, LINK.

Note that PaRAM updates only pertain to the information that is needed to properly submit the next transfer request to the EDMA3TC. Updates that occur while data is moved within a transfer request are tracked within the transfer controller, and is detailed in [Section 8.3.12](#). For A-synchronized transfers, the EDMA3CC always submits a TRP for ACNT bytes (BCNT = 1 and CCNT = 1). For AB-synchronized transfers, the EDMA3CC always submits a TRP for ACNT bytes of BCNT arrays (CCNT = 1). The EDMA3TC is responsible for updating source and destination addresses within the array based on ACNT and FWID (in OPT). For AB-synchronized transfers, the EDMA3TC is also responsible to update source and destination addresses between arrays based on SRCBIDX and DSTBIDX.

[Table 8-5](#) shows the details of parameter updates that occur within EDMA3CC for A-synchronized and AB-synchronized transfers.

**Table 8-5. Parameter Updates in EDMA3CC (for Non-Null, Non-Dummy PaRAM Set)**

	A-Synchronized Transfer			AB-Synchronized Transfer		
	B-Update	C-Update	Link Update	B-Update	C-Update	Link Update
Condition:	BCNT > 1	BCNT == 1 && CCNT > 1	BCNT == 1 && CCNT == 1	N/A	CCNT > 1	CCNT == 1
SRC	+= SRCBIDX	+= SRCCIDX	= Link.SRC	in EDMA3TC	+= SRCCIDX	= Link.SRC
DST	+= DSTBIDX	+= DSTCIDX	= Link.DST	in EDMA3TC	+= DSTCIDX	= Link.DST
ACNT	None	None	= Link.ACNT	None	None	= Link.ACNT
BCNT	-= 1	= BCNTRLD	= Link.BCNT	in EDMA3TC	N/A	= Link.BCNT
CCNT	None	-= 1	= Link.CCNT	in EDMA3TC	-= 1	= Link.CCNT
SRCBIDX	None	None	= Link.SRCBIDX	in EDMA3TC	None	= Link.SRCBIDX
DSTBIDX	None	None	= Link.DSTBIDX	None	None	= Link.DSTBIDX
SRCCIDX	None	None	= Link.SRCBIDX	in EDMA3TC	None	= Link.SRCBIDX
DSTCIDX	None	None	= Link.DSTBIDX	None	None	= Link.DSTBIDX
LINK	None	None	= Link.LINK	None	None	= Link.LINK
BCNTRLD	None	None	= Link.BCNTRLD	None	None	= Link.BCNTRLD
OPT <sup>(1)</sup>	None	None	= LINK.OPT	None	None	= LINK.OPT

<sup>(1)</sup> In all cases, no updates occur if OPT.STATIC == 1 for the current PaRAM set.

**NOTE:** The EDMA3CC includes no special hardware to detect when an indexed address update calculation overflows/underflows. The address update will wrap across boundaries as programmed by the user. You should ensure that no transfer is allowed to cross internal port boundaries between peripherals. A single TR must target a single source/destination slave endpoint.

### 8.3.3.7 Linking Transfers

The EDMA3CC provides a mechanism known as linking, which allows the entire PaRAM set to be reloaded from a location within the PaRAM memory map (for both DMA and QDMA channels). Linking is especially useful for maintaining ping-pong buffers, circular buffering, and repetitive/continuous transfers with no CPU intervention. Upon completion of a transfer, the current transfer parameters are reloaded with the parameter set pointed that the 16-bit link address field of the current parameter set points to. Linking only occurs when the STATIC bit in OPT is cleared.

---

**NOTE:** You should always link a transfer (EDMA3 or QDMA) to another useful transfer. If you must terminate a transfer, then you should link the transfer to a NULL parameter set. See [Section 8.3.3.3](#).

---

The link update occurs after the current PaRAM set event parameters have been exhausted. An event's parameters are exhausted when the EDMA3 channel controller has submitted all of the transfers that are associated with the PaRAM set.

A link update occurs for null and dummy transfers depending on the state of the STATIC bit in OPT and the LINK field. In both cases (null or dummy), if the value of LINK is FFFFh, then a null PaRAM set (with all 0s and LINK set to FFFFh) is written to the current PaRAM set. Similarly, if LINK is set to a value other than FFFFh, then the appropriate PaRAM location that LINK points to is copied to the current PaRAM set.

Once the channel completion conditions are met for an event, the transfer parameters that are located at the link address are loaded into the current DMA or QDMA channel's associated parameter set. This indicates that the EDMA3CC reads the entire set (eight words) from the PaRAM set specified by LINK and writes all eight words to the PaRAM set that is associated with the current channel. [Figure 8-9](#) shows an example of a linked transfer.

Any PaRAM set in the PaRAM can be used as a link/reload parameter set. The PaRAM sets associated with peripheral synchronization events (see [Section 8.3.6](#)) should only be used for linking if the corresponding events are disabled.

If a PaRAM set location is defined as a QDMA channel PaRAM set (by QCHMAP $n$ ), then copying the link PaRAM set into the current QDMA channel PaRAM set is recognized as a trigger event. It is latched in QER because a write to the trigger word was performed. You can use this feature to create a linked list of transfers using a single QDMA channel and multiple PaRAM sets. See [Section 8.3.4.2](#).

Linking to itself replicates the behavior of auto-initialization, thus facilitating the use of circular buffering and repetitive transfers. After an EDMA3 channel exhausts its current PaRAM set, it reloads all of the parameter set entries from another PaRAM set, which is initialized with values that are identical to the original PaRAM set. [Figure 8-10](#) shows an example of a linked to self transfer. Here, the PaRAM set 511 has the link field pointing to the address of parameter set 511 (linked to self).

---

**NOTE:** If the STATIC bit in OPT is set for a PaRAM set, then link updates are not performed.

---

### 8.3.3.8 Constant Addressing Mode Transfers/Alignment Issues

If either SAM or DAM is set (constant addressing mode), then the source or destination address must be aligned to a 256-bit aligned address, respectively, and the corresponding BIDX should be an even multiple of 32 bytes (256 bits). The EDMA3CC does not recognize errors here, but the EDMA3TC asserts an error if this is not true. See [Section 8.3.12.3](#).

---

**NOTE:** The constant addressing (CONST) mode has limited applicability. The EDMA3 should be configured for the constant addressing mode (SAM/DAM = 1) only if the transfer source or destination (on-chip memory, off-chip memory controllers, slave peripherals) support the constant addressing mode. See the device-specific data manual and/or peripheral user's guide to verify if the constant addressing mode is supported. If the constant addressing mode is not supported, the similar logical transfer can be achieved using the increment (INCR) mode (SAM/DAM = 0) by appropriately programming the count and indices values.

---

### 8.3.3.9 Element Size

The EDMA3 controller does not use element-size and element-indexing. Instead, all transfers are defined in terms of all three dimensions: ACNT, BCNT, and CCNT. An element-indexed transfer is logically achieved by programming ACNT to the size of the element and BCNT to the number of elements that need to be transferred. For example, if you have 16-bit audio data and 256 audio samples that must be transferred to a serial port, you can only do this by programming the ACNT = 2 (2 bytes) and BCNT = 256.

**Figure 8-9. Linked Transfer**







Figure 8-10. Link-to-Self Transfer



### 8.3.4 Initiating a DMA Transfer

There are multiple ways to initiate a programmed data transfer using the EDMA3 channel controller. Transfers on DMA channels are initiated by three sources.

They are listed as follows:

- **Event-triggered transfer request** (this is the more typical usage of EDMA3): A peripheral, system, or externally-generated event triggers a transfer request.
- **Manually-triggered transfer request:**The CPU manually triggers a transfer by writing a 1 to the

corresponding bit in the event set register (ESR/ESRH).

- **Chain-triggered transfer request:** A transfer is triggered on the completion of another transfer or sub-transfer.

Transfers on QDMA channels are initiated by two sources. They are as follows:

- **Auto-triggered transfer request:** Writing to the programmed trigger word triggers a transfer.
- **Link-triggered transfer requests:** Writing to the trigger word triggers the transfer when linking occurs.

### 8.3.4.1 DMA Channel

#### 8.3.4.1.1 Event-Triggered Transfer Request

When an event is asserted from a peripheral or device pins, it gets latched in the corresponding bit of the event register ( $ER.En = 1$ ). For peripheral event to DMA event mapping, see the device-specific data manual. If the corresponding event in the event enable register (EER) is enabled ( $EER.En = 1$ ), then the EDMA3CC prioritizes and queues the event in the appropriate event queue. When the event reaches the head of the queue, it is evaluated for submission as a transfer request to the transfer controller.

If the PaPARAM set is valid (not a NULL set), then a transfer request packet (TRP) is submitted to the EDMA3TC and the  $En$  bit in ER is cleared. At this point, a new event can be safely received by the EDMA3CC.

If the PaPARAM set associated with the channel is a NULL set (see [Section 8.3.3.3](#)), then no transfer request (TR) is submitted and the corresponding  $En$  bit in ER is cleared and simultaneously the corresponding channel bit is set in the event miss register ( $EMR.En = 1$ ) to indicate that the event was discarded due to a null TR being serviced. Good programming practices should include cleaning the event missed error before re-triggering the DMA channel.

When an event is received, the corresponding event bit in the event register is set ( $ER.En = 1$ ), regardless of the state of  $EER.En$ . If the event is disabled when an external event is received ( $ER.En = 1$  and  $EER.En = 0$ ), the  $ER.En$  bit remains set. If the event is subsequently enabled ( $EER.En = 1$ ), then the pending event is processed by the EDMA3CC and the TR is processed/submitted, after which the  $ER.En$  bit is cleared.

If an event is being processed (prioritized or is in the event queue) and another sync event is received for the same channel prior to the original being cleared ( $ER.En \neq 0$ ), then the second event is registered as a missed event in the corresponding bit of the event missed register ( $EMR.En = 1$ ).

The EDMA section in the device-specific data manual gives the table of the synchronization events associated with each of the programmable DMA channels in the device. It also provides the mapping of events to the EDMA event crossbar. See the device-specific data manual to determine the event to channel mapping.

#### 8.3.4.1.2 Manually-Triggered Transfer Request

The CPU or any EDMA programmer initiates a DMA transfer by writing to the event set register (ESR). Writing a 1 to an event bit in the ESR results in the event being prioritized/queued in the appropriate event queue, regardless of the state of the  $EER.En$  bit. When the event reaches the head of the queue, it is evaluated for submission as a transfer request to the transfer controller.

As in the event-triggered transfers, if the PaPARAM set associated with the channel is valid (it is not a null set) then the TR is submitted to the associated EDMA3TC and the channel can be triggered again.

If the PaPARAM set associated with the channel is a NULL set (see [Section 8.3.3.3](#)), then no transfer request (TR) is submitted and the corresponding  $En$  bit in ER is cleared and simultaneously the corresponding channel bit is set in the event miss register ( $EMR.En = 1$ ) to indicate that the event was discarded due to a null TR being serviced. Good programming practices should include clearing the event missed error before re-triggering the DMA channel.

If an event is being processed (prioritized or is in the event queue) and the same channel is manually set by a write to the corresponding channel bit of the event set register ( $ESR.En = 1$ ) prior to the original being cleared ( $ESR.En = 0$ ), then the second event is registered as a missed event in the corresponding bit of the event missed register ( $EMR.En = 1$ ).



### 8.3.4.1.3 Chain-Triggered Transfer Request

Chaining is a mechanism by which the completion of one transfer automatically sets the event for another channel. When a chained completion code is detected, the value of which is dictated by the transfer completion code (TCC[5:0] in OPT of the PaRAM set associated with the channel), it results in the corresponding bit in the chained event register (CER) to be set (CER.E[TCC] = 1).

Once a bit is set in CER, the EDMA3CC prioritizes and queues the event in the appropriate event queue. When the event reaches the head of the queue, it is evaluated for submission as a transfer request to the transfer controller.

As in the event-triggered transfers, if the PaRAM set associated with the channel is valid (it is not a null set) then the TR is submitted to the associated EDMA3TC and the channel can be triggered again.

If the PaRAM set associated with the channel is a NULL set (see [Section 8.3.3.3](#)), then no transfer request (TR) is submitted and the corresponding  $En$  bit in CER is cleared and simultaneously the corresponding channel bit is set in the event miss register (EMR. $En$  = 1) to indicate that the event was discarded due to a null TR being serviced. In this case, the error condition must be cleared by you before the DMA channel can be re-triggered. Good programming practices might include clearing the event missed error before re-triggering the DMA channel.

If a chaining event is being processed (prioritized or queued) and another chained event is received for the same channel prior to the original being cleared (CER. $En$  != 0), then the second chained event is registered as a missed event in the corresponding channel bit of the event missed register (EMR. $En$  = 1).

---

**NOTE:** Chained event registers, event registers, and event set registers operate independently. An event ( $En$ ) can be triggered by any of the trigger sources (event-triggered, manually-triggered, or chain-triggered).

---

## 8.3.4.2 QDMA Channels

### 8.3.4.2.1 Auto-triggered and Link-Triggered Transfer Request

QDMA-based transfer requests are issued when a QDMA event gets latched in the QDMA event register (QER. $En$  = 1). A bit corresponding to a QDMA channel is set in the QDMA event register (QER) when the following occurs:

- A CPU (or any EDMA3 programmer) write occurs to a PaRAM address that is defined as a QDMA channel trigger word (programmed in the QDMA channel mapping register (QCHMAP $n$ )) for the particular QDMA channel and the QDMA channel is enabled via the QDMA event enable register (QEER. $En$  = 1).
- EDMA3CC performs a link update on a PaRAM set address that is configured as a QDMA channel (matches QCHMAP $n$  settings) and the corresponding channel is enabled via the QDMA event enable register (QEER. $En$  = 1).

Once a bit is set in QER, the EDMA3CC prioritizes and queues the event in the appropriate event queue. When the event reaches the head of the queue, it is evaluated for submission as a transfer request to the transfer controller.

As in the event-triggered transfers, if the PaRAM set associated with the channel is valid (it is not a null set) then the TR is submitted to the associated EDMA3TC and the channel can be triggered again.

If a bit is already set in QER (QER. $En$  = 1) and a second QDMA event for the same QDMA channel occurs prior to the original being cleared, the second QDMA event gets captured in the QDMA event miss register (QEMR. $En$  = 1).

### 8.3.4.3 Comparison Between DMA and QDMA Channels

The primary difference between DMA and QDMA channels is the event/channel synchronization. QDMA events are either auto-triggered or link triggered. Auto-triggering allows QDMA channels to be triggered by CPU(s) with a minimum number of linear writes to PaRAM. Link triggering allows a linked list of transfers to be executed, using a single QDMA PaRAM set and multiple link PaRAM sets.

A QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel parameter set (auto-triggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered). Note that for CPU triggered (manually triggered) DMA channels, in addition to writing to the PaRAM set, it is required to write to the event set register (ESR) to kick-off the transfer.

QDMA channels are typically for cases where a single event will accomplish a complete transfer since the CPU (or EDMA3 programmer) must reprogram some portion of the QDMA PaRAM set in order to re-trigger the channel. In other words, QDMA transfers are programmed with BCNT = CCNT = 1 for A-synchronized transfers, and CCNT = 1 for AB-synchronized transfers.

Additionally, since linking is also supported (if STATIC = 0 in OPT) for QDMA transfers, it allows you to initiate a linked list of QDMAs, so when EDMA3CC copies over a link PaRAM set (including the write to the trigger word), the current PaRAM set mapped to the QDMA channel will automatically be recognized as a valid QDMA event and initiate another set of transfers as specified by the linked set.

### 8.3.5 Completion of a DMA Transfer

A parameter set for a given channel is complete when the required number of transfer requests is submitted (based on receiving the number of synchronization events). The expected number of TRs for a non-null/non-dummy transfer is shown in [Table 8-6](#) for both synchronization types along with state of the PaRAM set prior to the final TR being submitted. When the counts (BCNT and/or CCNT) are this value, the next TR results in a:

- Final chaining or interrupt codes to be sent by the transfer controllers (instead of intermediate).
- Link updates (linking to either null or another valid link set).

**Table 8-6. Expected Number of Transfers for Non-Null Transfer**

Sync Mode	Counts at time 0	Total # Transfers	Counts prior to final TR
A-synchronized	ACNT BCNT CCNT	(BCNT × CCNT ) TRs of ACNT bytes each	BCNT == 1 && CCNT == 1
AB-synchronized	ACNT BCNT CCNT	CCNT TRs for ACNT × BCNT bytes each	CCNT == 1

You must program the PaRAM OPT field with a specific transfer completion code (TCC) along with the other OPT fields (TCCHEN, TCINTEN, ITCCHEN, and ITCINTEN bits) to indicate whether the completion code is to be used for generating a chained event or/and for generating an interrupt upon completion of a transfer.

The specific TCC value (6-bit binary value) programmed dictates which of the 64-bits in the chain event register (CER[TCC]) and/or interrupt pending register (IPR[TCC]) is set.

You can also selectively program whether the transfer controller sends back completion codes on completion of the final transfer request (TR) of a parameter set (TCCHEN or TCINTEN), for all but the final transfer request (TR) of a parameter set (ITCCHEN or ITCINTEN), or for all TRs of a parameter set (both). See [Section 8.3.8](#) for details on chaining (intermediate/final chaining) and [Section 8.3.9](#) for details on intermediate/final interrupt completion.

A completion detection interface exists between the EDMA3 channel controller and transfer controller(s). This interface sends back information from the transfer controller to the channel controller to indicate that a specific transfer is completed. Completion of a transfer is used for generating chained events and/or generating interrupts to the CPU(s).

All DMA/QDMA PaRAM sets must also specify a link address value. For repetitive transfers such as ping-pong buffers, the link address value should point to another predefined PaRAM set. Alternatively, a non-repetitive transfer should set the link address value to the null link value. The null link value is defined as FFFFh. See [Section 8.3.3.7](#) for more details.

---

**NOTE:** Any incoming events that are mapped to a null PaRAM set results in an error condition. The error condition should be cleared before the corresponding channel is used again. See [Section 8.3.3.5](#).

---

There are three ways the EDMA3CC gets updated/informed about a transfer completion: normal completion, early completion, and dummy/null completion. This applies to both chained events and completion interrupt generation.

### 8.3.5.1 Normal Completion

In normal completion mode (TCCMODE = 0 in OPT), the transfer or sub-transfer is considered to be complete when the EDMA3 channel controller receives the completion codes from the EDMA3 transfer controller. In this mode, the completion code to the channel controller is posted by the transfer controller after it receives a signal from the destination peripheral. Normal completion is typically used to generate an interrupt to inform the CPU that a set of data is ready for processing.

### 8.3.5.2 Early Completion

In early completion mode (TCCMODE = 1 in OPT), the transfer is considered to be complete when the EDMA3 channel controller submits the transfer request (TR) to the EDMA3 transfer controller. In this mode, the channel controller generates the completion code internally. Early completion is typically useful for chaining, as it allows subsequent transfers to be chained-triggered while the previous transfer is still in progress within the transfer controller, maximizing the overall throughput of the set of the transfers.

### 8.3.5.3 Dummy or Null Completion

This is a variation of early completion. Dummy or null completion is associated with a dummy set ([Section 8.3.3.4](#)) or null set ([Section 8.3.3.3](#)). In both cases, the EDMA3 channel controller does not submit the associated transfer request to the EDMA3 transfer controller(s). However, if the set (dummy/null) has the OPT field programmed to return completion code (intermediate/final interrupt/chaining completion), then it will set the appropriate bits in the interrupt pending registers (IPR/IPRH) or chained event register (CER/CERH). The internal early completion path is used by the channel controller to return the completion codes internally (that is, EDMA3CC generates the completion code).

### 8.3.6 Event, Channel, and PaRAM Mapping

Several of the 64 DMA channels are tied to a specific hardware event, thus allowing events from device peripherals or external hardware (via the EDMA\_EVT[3:0] pins) to trigger transfers. A DMA channel typically requests a data transfer when it receives its event (apart from manually-triggered, chain-triggered, and other transfers). The amount of data transferred per synchronization event depends on the channel's configuration (ACNT, BCNT, CCNT, etc.) and the synchronization type (A-synchronized or AB-synchronized).


The association of an event to a channel is fixed within the EDMA Channel Controller, that is, each DMA channel has one specific event associated with it. At the SoC level, the EDMA event crossbar can be used to select which SoC level events (of which there are more than 64) are mapped to the 64 input events to the EDMA Channel Controller. The default mapping and event crossbar mapping are defined in section *EDMA Channel Synchronization Events* of the *Chip Level Resources* chapter. The event crossbar mapping is controlled by the EDMA3CC\_EVTMUX\_m\_n registers (refer to Control Module chapter for their description).

In an application, if a channel does not use the associated synchronization event or if it does not have an associated synchronization event (unused), that channel can be used for manually-triggered or chained-triggered transfers, for linking/reloading, or as a QDMA channel.

### 8.3.6.1 DMA Channel to PaRAM Mapping

The mapping between the DMA channel numbers and the PaRAM sets is programmable (see [Table 8-1](#)). The DMA channel mapping registers (DCHMAPn) in the EDMA3CC provide programmability that allows the DMA channels to be mapped to any of the PaRAM sets in the PaRAM memory map. [Figure 8-11](#) illustrates the use of DCHMAP. There is one DCHMAP register per channel.

**Figure 8-11. DMA Channel and QDMA Channel to PaRAM Mapping**




### 8.3.6.2 QDMA Channel to PaRAM Mapping

The mapping between the QDMA channels and the PaRAM sets is programmable. The QDMA channel mapping register (QCHMAP) in the EDMA3CC allows you to map the QDMA channels to any of the PaRAM sets in the PaRAM memory map. [Figure 8-12](#) illustrates the use of QCHMAP.

Additionally, QCHMAP allows you to program the trigger word in the PaRAM set for the QDMA channel. A trigger word is one of the eight words in the PaRAM set. For a QDMA transfer to occur, a valid TR synchronization event for EDMA3CC is a write to the trigger word in the PaRAM set pointed to by QCHMAP for a particular QDMA channel. By default, QDMA channels are mapped to PaRAM set 0. You must appropriately re-map PaRAM set 0 before you use it.

Figure 8-12. QDMA Channel to PaRAM Mapping



### 8.3.7 EDMA3 Channel Controller Regions

The EDMA3 channel controller divides its address space into eight regions. Individual channel resources are assigned to a specific region, where each region is typically assigned to a specific EDMA programmer.

You can design the application software to use regions or to ignore them altogether. You can use active memory protection in conjunction with regions so that only a specific EDMA programmer (for example, privilege identification) or privilege level (for example, user vs. supervisor) is allowed access to a given region, and thus to a given DMA or QDMA channel. This allows robust system-level DMA code where each EDMA programmer only modifies the state of the assigned resources. Memory protection is described in [Section 8.3.10](#).

#### 8.3.7.1 Region Overview

The EDMA3 channel controller memory-mapped registers are divided in three main categories:

1. Global registers
2. Global region channel registers
3. Shadow region channel registers


The global registers are located at a single/fixed location in the EDMA3CC memory map. These registers control EDMA3 resource mapping and provide debug visibility and error tracking information. See the device-specific data manual for the EDMA3CC memory map.

The channel registers (including DMA, QDMA, and interrupt registers) are accessible via the global channel region address range, or in the shadow *n* channel region address range(s). For example, the event enable register (EER) is visible at the global address of EDMA Base Address + 1020h or region addresses of EDMA Base Address + 2020h for region 0, EDMA Base Address + 2220h for region 1, ... EDMA Base Address + 2E20h for region 7.

The DMA region access enable registers (DRAEm) and the QDMA region access enable registers (QRAEn) control the underlying control register bits that are accessible via the shadow region address space (except for IEVALn). [Table 8-7](#) lists the registers in the shadow region memory map. See the EDMA3CC memory map ([Table 8-19](#)) for the complete global and shadow region memory maps. [Figure 8-13](#) illustrates the conceptual view of the regions.

**Table 8-7. Shadow Region Registers**

$DRAE_m$	$DRAEH_m$	$QRAE_n$
ER	ERH	QER
ECR	ECRH	QEER
ESR	ESRH	QEECR
CER	CERH	QEESR
EER	EERH	
EECR	EECRH	
EESR	EESRH	
SER	SERH	
SECR	SECRH	
IER	IERH	
IECR	IECRH	
IESR	IESRH	
IPR	IPRH	
ICR	ICRH	
<b>Register not affected by DRAE/DRAEH</b>		
IEVAL		

**Figure 8-13. Shadow Region Registers**


### 8.3.7.2 Channel Controller Regions

There are eight EDMA3 shadow regions (and associated memory maps). Associated with each shadow region are a set of registers defining which channels and interrupt completion codes belong to that region. These registers are user-programmed per region to assign ownership of the DMA/QDMA channels to a region.



- **DRAE $m$  and DRAEH $m$ :** One register pair exists for each of the shadow regions. The number of bits in each register pair matches the number of DMA channels (64 DMA channels). These registers need to be programmed to assign ownership of DMA channels and interrupt (or TCC codes) to the respective region. Accesses to DMA and interrupt registers via the shadow region address view are filtered through the DRAE/DRAEH pair. A value of 1 in the corresponding DRAE(H) bit implies that the corresponding DMA/interrupt channel is accessible; a value of 0 in the corresponding DRAE(H) bit forces writes to be discarded and returns a value of 0 for reads.
- **QRAE $n$ :** One register exists for every region. The number of bits in each register matches the number of QDMA channels (4 QDMA channels). These registers must be programmed to assign ownership of QDMA channels to the respective region. To enable a channel in a shadow region using shadow region 0 QEER, the respective bit in QRAE must be set or writing into QEESR will not have the desired effect.
- **MPPA $n$  and MPPAG:** One register exists for every region. This register defines the privilege level, requestor, and types of accesses allowed to a region's memory-mapped registers.

It is typical for an application to have a unique assignment of QDMA/DMA channels (and, therefore, a given bit position) to a given region.

The use of shadow regions allows for restricted access to EDMA3 resources (DMA channels, QDMA channels, TCC, interrupts) by tasks in a system by setting or clearing bits in the DRAE/ORAE registers. If exclusive access to any given channel / TCC code is required for a region, then only that region's DRAE/ORAE should have the associated bit set.

### **Example 8-1. Resource Pool Division Across Two Regions**

This example illustrates a judicious resource pool division across two regions, assuming region 0 must be allocated 16 DMA channels (0-15) and 1 QDMA channel (0) and 32 TCC codes (0-15 and 48-63). Region 1 needs to be allocated 16 DMA channels (16-32) and the remaining 7 QDMA channels (1-7) and TCC codes (16-47). DRAE should be equal to the OR of the bits that are required for the DMA channels and the TCC codes:

```
Region 0: DRAEH, DRAE = 0xFFFF0000, 0x0000FFFF QRAE = 0x0000001
Region 1: DRAEH, DRAE = 0x0000FFFF, 0xFFFF0000 QRAE = 0x00000FE
```

### **8.3.7.3 Region Interrupts**

In addition to the EDMA3CC global completion interrupt, there is an additional completion interrupt line that is associated with every shadow region. Along with the interrupt enable register (IER), DRAE acts as a secondary interrupt enable for the respective shadow region interrupts. See [Section 8.3.9](#) for more information.

### **8.3.8 Chaining EDMA3 Channels**

The channel chaining capability for the EDMA3 allows the completion of an EDMA3 channel transfer to trigger another EDMA3 channel transfer. The purpose is to allow you the ability to chain several events through one event occurrence.

Chaining is different from linking ([Section 8.3.3.7](#)). The EDMA3 link feature reloads the current channel parameter set with the linked parameter set. The EDMA3 chaining feature does not modify or update any channel parameter set; it provides a synchronization event to the chained channel (see [Section 8.3.4.1.3](#) for chain-triggered transfer requests).

Chaining is achieved at either final transfer completion or intermediate transfer completion, or both, of the current channel. Consider a channel  $m$  (DMA/QDMA) required to chain to channel  $n$ . Channel number  $n$  (0-63) needs to be programmed into the TCC bit of channel  $m$  channel options parameter (OPT) set.

- If final transfer completion chaining (TCCHEN = 1 in OPT) is enabled, the chain-triggered event occurs after the submission of the last transfer request of channel  $m$  is either submitted or completed (depending on early or normal completion).

- If intermediate transfer completion chaining (ITCCHEN = 1 in OPT) is enabled, the chain-triggered event occurs after every transfer request, except the last of channel  $m$  is either submitted or completed (depending on early or normal completion).
- If both final and intermediate transfer completion chaining (TCCHEN = 1 and ITCCHEN = 1 in OPT) are enabled, then the chain-trigger event occurs after every transfer request is submitted or completed (depending on early or normal completion).

Table 8-8 illustrates the number of chain event triggers occurring in different synchronized scenarios. Consider channel 31 programmed with ACNT = 3, BCNT = 4, CCNT = 5, and TCC = 30.

**Table 8-8. Chain Event Triggers**

Options	(Number of chained event triggers on channel 30)	
	A-Synchronized	AB-Synchronized
TCCHEN = 1, ITCCHEN = 0	1 (Owing to the last TR)	1 (Owing to the last TR)
TCCHEN = 0, ITCCHEN = 1	19 (Owing to all but the last TR)	4 (Owing to all but the last TR)
TCCHEN = 1, ITCCHEN = 1	20 (Owing to a total of 20 TRs)	5 (Owing to a total of 5 TRs)

### 8.3.9 EDMA3 Interrupts

The EDMA3 interrupts are divided into 2 categories: transfer completion interrupts and error interrupts.

There are nine region interrupts, eight shadow regions and one global region. The transfer completion interrupts are listed in Table 8-9. The transfer completion interrupts and the error interrupts from the transfer controllers are all routed to the DSP and ARM interrupt controllers.

**Table 8-9. EDMA3 Transfer Completion Interrupts**

Name	Description
EDMA3CC_INT0	EDMA3CC Transfer Completion Interrupt Shadow Region 0
EDMA3CC_INT1	EDMA3CC Transfer Completion Interrupt Shadow Region 1
EDMA3CC_INT2	EDMA3CC Transfer Completion Interrupt Shadow Region 2
EDMA3CC_INT3	EDMA3CC Transfer Completion Interrupt Shadow Region 3
EDMA3CC_INT4	EDMA3CC Transfer Completion Interrupt Shadow Region 4
EDMA3CC_INT5	EDMA3CC Transfer Completion Interrupt Shadow Region 5
EDMA3CC_INT6	EDMA3CC Transfer Completion Interrupt Shadow Region 6
EDMA3CC_INT7	EDMA3CC Transfer Completion Interrupt Shadow Region 7

**Table 8-10. EDMA3 Error Interrupts**

Name	Description
EDMA3CC_ERRINT	EDMA3CC Error Interrupt
EDMA3CC_MPINT	EDMA3CC Memory Protection Interrupt
EDMA3TC0_ERRINT	TC0 Error Interrupt
EDMA3TC1_ERRINT	TC1 Error Interrupt
EDMA3TC2_ERRINT	TC2 Error Interrupt
EDMA3TC3_ERRINT	TC3 Error Interrupt

#### 8.3.9.1 Transfer Completion Interrupts

The EDMA3CC is responsible for generating transfer completion interrupts to the CPU(s) (and other EDMA3 masters). The EDMA3 generates a single completion interrupt per shadow region, as well as one for the global region on behalf of all 64 channels. The various control registers and bit fields facilitate EDMA3 interrupt generation.



The software architecture should either use the global interrupt or the shadow interrupts, but not both.

The transfer completion code (TCC) value is directly mapped to the bits of the interrupt pending register (IPR/IPRH). For example, if TCC = 10 0001b, IPRH[1] is set after transfer completion, and results in interrupt generation to the CPU(s) if the completion interrupt is enabled for the CPU. See [Section 8.3.9.1.1](#) for details on enabling EDMA3 transfer completion interrupts.

When a completion code is returned (as a result of early or normal completions), the corresponding bit in IPR/IPRH is set if transfer completion interrupt (final/intermediate) is enabled in the channel options parameter (OPT) for a PaRAM set associated with the transfer.

**Table 8-11. Transfer Complete Code (TCC) to EDMA3CC Interrupt Mapping**

TCC Bits in OPT (TCINTEN/ITCINTEN = 1)	IPR Bit Set	TCC Bits in OPT (TCINTEN/ITCINTEN = 1)	IPRH Bit Set <sup>(1)</sup>
0	IPR0	20h	IPR32/IPRH0
1	IPR1	21h	IPR33/IPRH1
2h	IPR2	22h	IPR34/IPRH2
3h	IPR3	23h	IPR35/IPRH3
4h	IPR4	24h	IPR36/IPRH4
...	...	...	...
1Eh	IPR30	3Eh	IPR62/IPRH30
1Fh	IPR31	3Fh	IPR63/IPRH31

<sup>(1)</sup> Bit fields IPR[32-63] correspond to bits 0 to 31 in IPRH, respectively.

You can program the transfer completion code (TCC) to any value for a DMA/QDMA channel. A direct relation between the channel number and the transfer completion code value does not need to exist. This allows multiple channels having the same transfer completion code value to cause a CPU to execute the same interrupt service routine (ISR) for different channels.

If the channel is used in the context of a shadow region and you intend for the shadow region interrupt to be asserted, then ensure that the bit corresponding to the TCC code is enabled in IER/IERH and in the corresponding shadow region's DMA region access registers (DRAE/DRAEH).

You can enable Interrupt generation at either final transfer completion or intermediate transfer completion, or both. Consider channel *m* as an example.

- If the final transfer interrupt (TCCINT = 1 in OPT) is enabled, the interrupt occurs after the last transfer request of channel *m* is either submitted or completed (depending on early or normal completion).
- If the intermediate transfer interrupt (ITCCINT = 1 in OPT) is enabled, the interrupt occurs after every transfer request, except the last TR of channel *m* is either submitted or completed (depending on early or normal completion).
- If both final and intermediate transfer completion interrupts (TCCINT = 1, and ITCCINT = 1 in OPT) are enabled, then the interrupt occurs after every transfer request is submitted or completed (depending on early or normal completion).

[Table 8-12](#) shows the number of interrupts that occur in different synchronized scenarios. Consider channel 31, programmed with ACNT = 3, BCNT = 4, CCNT = 5, and TCC = 30.

**Table 8-12. Number of Interrupts**

Options	A-Synchronized	AB-Synchronized
TCINTEN = 1, ITCINTEN = 0	1 (Last TR)	1 (Last TR)
TCINTEN = 0, ITCINTEN = 1	19 (All but the last TR)	4 (All but the last TR)
TCINTEN = 1, ITCINTEN = 1	20 (All TRs)	5 (All TRs)

### 8.3.9.1.1 Enabling Transfer Completion Interrupts

For the EDMA3 channel controller to assert a transfer completion to the external environment, the interrupts must be enabled in the EDMA3CC. This is in addition to setting up the TCINTEN and ITCINTEN bits in OPT of the associated PaRAM set.


The EDMA3 channel controller has interrupt enable registers (IER/IERH) and each bit location in IER/IERH serves as a primary enable for the corresponding interrupt pending registers (IPR/IPRH).

All of the interrupt registers (IER, IESR, IECR, and IPR) are either manipulated from the global DMA channel region, or by the DMA channel shadow regions. The shadow regions provide a view to the same set of physical registers that are in the global region.

The EDMA3 channel controller has a hierarchical completion interrupt scheme that uses a single set of interrupt pending registers (IPR/IPRH) and single set of interrupt enable registers (IER/IERH). The programmable DMA region access enable registers (DRAE/DRAEH) provides a second level of interrupt masking. The global region interrupt output is gated based on the enable mask that is provided by IER/IERH. see [Figure 8-14](#)

The region interrupt outputs are gated by IER and the specific DRAE/DRAEH associated with the region. See [Figure 8-14](#).

**Figure 8-14. Interrupt Diagram**



For the EDMA3CC to generate the transfer completion interrupts that are associated with each shadow region, the following conditions must be true:

- EDMA3CC\_INT0: (IPR.E0 & IER.E0 & DRAE0.E0) | (IPR.E1 & IER.E1 & DRAE0.E1) | ...|(IPRH.E63 & IERH.E63 & DRAHE0.E63)
- EDMA3CC\_INT1: (IPR.E0 & IER.E0 & DRAE1.E0) | (IPR.E1 & IER.E1 & DRAE1.E1) | ...| (IPRH.E63 & IERH.E63 & DRAHE1.E63)
- EDMA3CC\_INT2 : (IPR.E0 & IER.E0 & DRAE2.E0) | (IPR.E1 & IER.E1 & DRAE2.E1) | ...|(IPRH.E63 & IERH.E63 & DRAHE2.E63)....

- Up to EDMA3CC\_INT7 : (IPR.E0 & IER.E0 & DRAE7.E0) | (IPR.E1 & IER.E1 & DRAE7.E1) | ...|(IPRH.E63 & IERH.E63 & DRAEH7.E63)

**NOTE:** The DRAE/DRAEH for all regions are expected to be set up at system initialization and to remain static for an extended period of time. The interrupt enable registers should be used for dynamic enable/disable of individual interrupts.

Because there is no relation between the TCC value and the DMA/QDMA channel, it is possible, for example, for DMA channel 0 to have the OPT.TCC = 63 in its associated PaRAM set. This would mean that if a transfer completion interrupt is enabled (OPT.TCINTEN or OPT.ITCINTEN is set), then based on the TCC value, IPRH.E63 is set up on completion. For proper channel operations and interrupt generation using the shadow region map, you must program the DRAE/DRAEH that is associated with the shadow region to have read/write access to both bit 0 (corresponding to channel 0) and bit 63 (corresponding to IPRH bit that is set upon completion).

### 8.3.9.1.2 Clearing Transfer Completion Interrupts

Transfer completion interrupts that are latched to the interrupt pending registers (IPR/IPRH) are cleared by writing a 1 to the corresponding bit in the interrupt pending clear register (ICR/ICRH). For example, a write of 1 to ICR.E0 clears a pending interrupt in IPR.E0.

If an incoming transfer completion code (TCC) gets latched to a bit in IPR/IPRH, then additional bits that get set due to a subsequent transfer completion will not result in asserting the EDMA3CC completion interrupt. In order for the completion interrupt to be pulsed, the required transition is from a state where no enabled interrupts are set to a state where at least one enabled interrupt is set.

### 8.3.9.2 EDMA3 Interrupt Servicing

Upon completion of a transfer (early or normal completion), the EDMA3 channel controller sets the appropriate bit in the interrupt pending registers (IPR/IPRH), as the transfer completion codes specify. If the completion interrupts are appropriately enabled, then the CPU enters the interrupt service routine (ISR) when the completion interrupt is asserted.

After servicing the interrupt, the ISR should clear the corresponding bit in IPR/IPRH, thereby enabling recognition of future interrupts. The EDMA3CC will only assert additional completion interrupts when all IPR/IPRH bits clear.

When one interrupt is serviced many other transfer completions may result in additional bits being set in IPR/IPRH, thereby resulting in additional interrupts. Each of the bits in IPR/IPRH may need different types of service; therefore, the ISR may check all pending interrupts and continue until all of the posted interrupts are serviced appropriately.

Examples of pseudo code for a CPU interrupt service routine for an EDMA3CC completion interrupt are shown in [Example 8-2](#) and [Example 8-3](#).

The ISR routine in [Example 8-2](#) is more exhaustive and incurs a higher latency.

#### Example 8-2. Interrupt Servicing

The pseudo code:

1. Reads the interrupt pending register (IPR/IPRH).
2. Performs the operations needed.
3. Writes to the interrupt pending clear register (ICR/ICRH) to clear the corresponding IPR/IPRH bit(s).
4. Reads IPR/IPRH again:
  - (a) If IPR/IPRH is not equal to 0, repeat from step 2 (implies occurrence of new event between step 2 to step 4).
  - (b) If IPR/IPRH is equal to 0, this should assure you that all of the enabled interrupts are inactive.

**Example 8-2. Interrupt Servicing (continued)**

**NOTE:** An event may occur during step 4 while the IPR/IPRH bits are read as 0 and the application is still in the interrupt service routine. If this happens, a new interrupt is recorded in the device interrupt controller and a new interrupt generates as soon as the application exits in the interrupt service routine.

[Example 8-3](#) is less rigorous, with less burden on the software in polling for set interrupt bits, but can occasionally cause a race condition as mentioned above.

**Example 8-3. Interrupt Servicing**

If you want to leave any enabled and pending (possibly lower priority) interrupts; you must force the interrupt logic to reassert the interrupt pulse by setting the EVAL bit in the interrupt evaluation register (IEVAL).

The pseudo code is as follows:

1. Enters ISR.
2. Reads IPR/IPRH.
3. For the condition that is set in IPR/IPRH that you want to service, do the following:
  - (a) Service interrupt as the application requires.
  - (b) Clear the bit for serviced conditions (others may still be set, and other transfers may have resulted in returning the TCC to EDMA3CC after step 2).
4. Reads IPR/IPRH prior to exiting the ISR:
  - (a) If IPR/IPRH is equal to 0, then exit the ISR.
  - (b) If IPR/IPRH is not equal to 0, then set IEVAL so that upon exit of ISR, a new interrupt triggers if any enabled interrupts are still pending.

**8.3.9.3 Interrupt Evaluation Operations**

The EDMA3CC has interrupt evaluate registers (IEVAL) that exist in the global region and in each shadow region. The registers in the shadow region are the only registers in the DMA channel shadow region memory map that are not affected by the settings for the DMA region access enable registers (DRAE/DRAEH). Writing a 1 to the EVAL bit in the registers that are associated with a particular shadow region results in pulsing the associated region interrupt (global or shadow), if any enabled interrupt (via IER/IERH) is still pending (IPR/IPRH). This register assures that the CPU does not miss the interrupts (or the EDMA3 master associated with the shadow region) if the software architecture chooses not to use all interrupts. See [Example 8-3](#) for the use of IEVAL in the EDMA3 interrupt service routine (ISR).

Similarly an error evaluation register (EEVAL) exists in the global region. Writing a 1 to the EVAL bit in EEVAL causes the pulsing of the error interrupt if any pending errors are in EMR/EMRH, QEMR, or CCERR. See [Section 8.3.9.4](#) for additional information regarding error interrupts.

**NOTE:** While using IEVAL for shadow region completion interrupts, you should make sure that the IEVAL operated upon is from that particular shadow region memory map.

### 8.3.9.4 Error Interrupts

The EDMA3CC error registers provide the capability to differentiate error conditions (event missed, threshold exceed, etc.). Additionally, setting the error bits in these registers results in asserting the EDMA3CC error interrupt. If the EDMA3CC error interrupt is enabled in the device interrupt controller(s), then it allows the CPU(s) to handle the error conditions.

The EDMA3CC has a single error interrupt (EDMA3CC\_ERRINT) that is asserted for all EDMA3CC error conditions. There are four conditions that cause the error interrupt to pulse:

- DMA missed events: for all 64 DMA channels. DMA missed events are latched in the event missed registers (EMR/EMRH).
- QDMA missed events: for all 8 QDMA channels. QDMA missed events are latched in the QDMA event missed register (QEMR).
- Threshold exceed: for all event queues. These are latched in EDMA3CC error register (CCERR).
- TCC error: for outstanding transfer requests that are expected to return completion code (TCCHEN or TCINTEN bit in OPT is set to 1) exceeding the maximum limit of 63. This is also latched in the EDMA3CC error register (CCERR).

Figure 8-15 illustrates the EDMA3CC error interrupt generation operation.

If any of the bits are set in the error registers due to any error condition, the EDMA3CC\_ERRINT is always asserted, as there are no enables for masking these error events. Similar to transfer completion interrupts (EDMA3CC\_INT), the error interrupt also only pulses when the error interrupt condition transitions from no errors being set to at least one error being set. If additional error events are latched prior to the original error bits clearing, the EDMA3CC does not generate additional interrupt pulses.


To reduce the burden on the software, there is an error evaluate register (EEVAL) that allows re-evaluation of pending set error events/bits, similar to the interrupt evaluate register (IEVAL). You can use this so that the CPU(s) does not miss any error events.

---

**NOTE:** It is good practice to enable the error interrupt in the device interrupt controller and to associate an interrupt service routine with it to address the various error conditions appropriately. Doing so puts less burden on the software (polling for error status); additionally, it provides a good debug mechanism for unexpected error conditions.

---

Figure 8-15. Error Interrupt Operation



### 8.3.10 Memory Protection

The EDMA3 channel controller supports two kinds of memory protection: active and proxy.

#### 8.3.10.1 Active Memory Protection

Active memory protection is a feature that allows or prevents read and write accesses (by any EDMA3 programmer) to the EDMA3CC registers (based on permission characteristics that you program). Active memory protection is achieved by a set of memory protection permissions attribute (MPPA) registers.

The EDMA3CC register map is divided into three categories:

- a global region.
- a global channel region.
- eight shadow regions.

Each shadow region consists of the respective shadow region registers and the associated PaRAM. For more detailed information regarding the contents of a shadow region, refer to section [Table 8-7](#).

Each of the eight shadow regions has an associated MPPA register (MPPA $n$ ) that defines the specific requestor(s) and types of requests that are allowed to the regions resources.

The global channel region is also protected with a memory-mapped register (MPPAG). The MPPAG applies to the global region and to the global channel region, except the other MPPA registers themselves. For more detailed information on the list of the registers in each region, refer to the register memory-map in section [Table 8-14](#).

See [Section 8.5.1.5.4](#) for the bit field descriptions of MPPA $n$ . The MPPA $n$  have a certain set of access rules.

[Table 8-13](#) shows the accesses that are allowed or not allowed to the MPPAG and MPPA $n$ . The active memory protection uses the PRIV and PRIVID attributes of the EDMA programmer. The PRIV is the privilege level (i.e., user vs. supervisor). The PRIVID refers to a privilege ID with a number that is associated with an EDMA3 programmer. See the device-specific data manual for the PRIVIDs that are associated with potential EDMA3 programmers.

**Table 8-13. Allowed Accesses**

Access	Supervisor	User
Read	Yes	Yes
Write	Yes	No

[Table 8-14](#) describes the MPPA register mapping for the shadow regions (which includes shadow region registers and PaRAM addresses).

The region-based MPPA registers are used to protect accesses to the DMA shadow regions and the associated region PaRAM. Because there are eight regions, there are eight MPPA region registers (MPPA[0-7]).

**Table 8-14. MPPA Registers to Region Assignment**

Register	Registers Protect	Address Range	PaRAM Protect <sup>(1)</sup>	Address Range
MPPAG	Global Range	0000h-1FFCh	N/A	N/A
MPPA0	DMA Shadow 0	2000h-21FCh	1st octant	4000h-47FCh
MPPA1	DMA Shadow 1	2200h-23FCh	2nd octant	4800h-4FFCh
MPPA2	DMA Shadow 2	2400h-25FCh	3rd octant	5000h-57FCh
MPPA3	DMA Shadow 3	2600h-27FCh	4th octant	5800h-5FFCh
MPPA4	DMA Shadow 4	2800h-29FCh	5th octant	6000h-67FCh
MPPA5	DMA Shadow 5	2A00h-2BFCh	6th octant	6800h-6FFCh
MPPA6	DMA Shadow 6	2C00h-2DFCh	7th octant	7000h-77FCh
MPPA7	DMA Shadow 7	2E00h-2FFCh	8th octant	7800h-7FFCh

<sup>(1)</sup> The PARAM region is divided into 8 regions referred to as an octant.

#### Example Access denied.

Write access to shadow region 7's event enable set register (EESR):

1. The original value of the event enable register (EER) at address offset 0x1020 is 0x0.
2. The MPPA[7] is set to prevent user level accesses (UW = 0, UR = 0), but it allows supervisor level accesses (SW = 1, SR = 1) with a privilege ID of 0. (AID0 = 1).
3. An EDMA3 programmer with a privilege ID of 0 attempts to perform a user-level write of a value of 0xFF00FF00 to shadow region 7's event enable set register (EESR) at address offset 0x2E30. Note that the EER is a read-only register and the only way that you can write to it is by writing to the EESR. Also remember that there is only one physical register for EER, EESR, etc. and that the shadow regions only provide to the same physical set.
4. Since the MPPA[7] has UW = 0, though the privilege ID of the write access is set to 0, the access is not allowed and the EER is not written to.

**Table 8-15. Example Access Denied**

Register	Value	Description
EER (offset 0x1020)	0x0000 0000	Value in EER to begin with.
EESR (offset 0x2E30)	0xFF00 FF00 ↓	Value attempted to be written to shadow region 7's EESR. This is done by an EDMA3 programmer with a privilege level of User and Privilege ID of 0.
MPPA[7] (offset 0x082C)	0x0000 04B0	Memory Protection Filter AID0 = 1, UW = 0, UR = 0, SW = 1, SR = 1.
	X	Access Denied
EER (offset 0x1020)	0x0000 0000	Final value of EER

#### Example Access Allowed

Write access to shadow region 7's event enable set register (EESR):

1. The original value of the event enable register (EER) at address offset 0x1020 is 0x0.
2. The MPPA[7] is set to allow user-level accesses (UW = 1, UR = 1) and supervisor-level accesses (SW = 1, SR = 1) with a privilege ID of 0. (AID0 = 1).
3. An EDMA3 programmer with a privilege ID of 0, attempts to perform a user-level write of a value of 0xABCD0123 to shadow region 7's event enable set register (EESR) at address offset 0x2E30. Note that the EER is a read-only register and the only way that you can write to it is by writing to the EESR. Also remember that there is only one physical register for EER, EESR, etc. and that the shadow regions only provide to the same physical set.
4. Since the MPPA[7] has UW = 1 and AID0 = 1, the user-level write access is allowed.
5. Remember that accesses to shadow region registers are masked by their respective DRAE register. In this example, the DRAE[7] is set of 0x9FF00FC2.
6. The value finally written to EER is 0x8BC00102.



**Table 8-16. Example Access Allowed**

Register	Value	Description
EER (offset 0x1020)	0x0000 0000	Value in EER to begin with.
EESR (offset 0x2E30)	0xFF00 FF00	Value attempted to be written to shadow region 7's EESR. This is done by an EDMA3 programmer with a privilege level of User and Privilege ID of 0.
MPPA[7] (offset 0x082C)	0x0000 04B3	Memory Protection Filter AID = 1, UW = 1, UR = 1, SW = 1, SR = 1.
	√ ↓	Access allowed.
DRAE[7] (offset 0x0378)	0x9FF0 0FC2	DMA Region Access Enable Filter
EESR (offset 0x2E30)	0x8BC0 0102	Value written to shadow region 7's EESR. This is done by an EDMA3 programmer with a privilege level of User and a Privilege ID of 0.
EER (offset 0x1020)	↓ 0xBC0 0102	Final value of EER.

### 8.3.10.2 Proxy Memory Protection

Proxy memory protection allows an EDMA3 transfer programmed by a given EDMA3 programmer to have its permissions travel with the transfer through the EDMA3TC. The permissions travel along with the read transactions to the source and the write transactions to the destination endpoints. The PRIV bit and PRIVID bit in the channel options parameter (OPT) is set with the EDMA3 programmer's PRIV value and PRIVID values, respectively, when any part of the PaRAM set is written.

The PRIV is the privilege level (i.e., user vs. supervisor). The PRIVID refers to a privilege ID with a number that is associated with an EDMA3 programmer.

See the data manual for the PRIVIDs that are associated with potential EDMA3 programmers.

These options are part of the TR that are submitted to the transfer controller. The transfer controller uses the above values on their respective read and write command bus so that the target endpoints can perform memory protection checks based on these values.

Consider a parameter set that is programmed by a CPU in user privilege level for a simple transfer with the source buffer on an L2 page and the destination buffer on an L1D page. The PRIV is 0 for user-level and the CPU has a PRIVID of 0.

The PaRAM set is shown in [Figure 8-16](#).




**Figure 8-16. PaRAM Set Content for Proxy Memory Protection Example**

(a) EDMA3 Parameters

Parameter Contents		Parameter	
0010 0007h		Channel Options Parameter (OPT)	
009F 0000h		Channel Source Address (SRC)	
0001h	0004h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
00F0 7800h		Channel Destination Address (DST)	
0001h	0001h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0000h	FFFFh	BCNT Reload (BCNTRLD)	Link Address (LINK)
0001h	1000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

**Figure 8-17. Channel Options Parameter (OPT) Example**

(b) Channel Options Parameter (OPT) Content




The PRIV and PRIVID information travels along with the read and write requests that are issued to the source and destination memories.

For example, if the access attributes that are associated with the L2 page with the source buffer only allow supervisor read, write accesses (SR,SW), the user-level read request above is refused. Similarly, if the access attributes that are associated with the L1D page with the destination buffer only allow supervisor read and write accesses (SR, SW), the user-level write request above is refused. For the transfer to succeed, the source and destination pages should have user-read and user-write permissions, respectively, along with allowing accesses from a PRIVID 0. For more information regarding how to set memory protection attributes for pages of memory in L2/L1D, please refer to the *TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (SPRU732)*.

Because the programmers privilege level and privilege identification travel with the read and write requests, EDMA3 acts as a proxy.

Figure 8-18 illustrates the propagation of PRIV and PRIVID at the boundaries of all the interacting entities (CPU, EDMA3CC, EDMA3TC, and slave memories).

**Figure 8-18. Proxy Memory Protection Example**


### 8.3.11 Event Queue(s)

Event queues are a part of the EDMA3 channel controller. Event queues form the interface between the event detection logic in the EDMA3CC and the transfer request (TR) submission logic of the EDMA3CC. Each queue is 16 entries deep; thus, each event queue can queue a maximum of 16 events. If there are more than 16 events, then the events that cannot find a place in the event queue remain set in the associated event register and the CPU does not stall.

There are four event queues for the device: Queue0, Queue1, Queue2, and Queue3. Events in Queue0 result in submission of its associated transfer requests (TRs) to TC0. Similarly, transfer requests that are associated with events in Queue3 are submitted to TC3.

An event that wins prioritization against other DMA and/or QDMA pending events is placed at the tail of the appropriate event queue. Each event queue is serviced in FIFO order. Once the event reaches the head of its queue and the corresponding transfer controller is ready to receive another TR, the event is de-queued and the PaRAM set corresponding to the de-queued event is processed and submitted as a transfer request packet (TRP) to the associated EDMA3 transfer controller.

Queue0 has highest priority and Queue3 has the lowest priority, if Queue0 and Queue1 both have at least one event entry and if both TC0 and TC1 can accept transfer requests, then the event in Queue0 is de-queued first and its associated PaRAM set is processed and submitted as a transfer request (TR) to TC0.

See [Section 8.3.11.4](#) for system-level performance considerations. All of the event entries in all of the event queues are software readable (not writeable) by accessing the event entry registers (Q0E0, Q0E1, ..., Q1E15, etc.). Each event entry register characterizes the queued event in terms of the type of event (manual, event, chained or auto-triggered) and the event number. See [Section 8.5.1.4.1](#) for a description of the bit fields in the queue event entry registers.

#### 8.3.11.1 DMA/QDMA Channel to Event Queue Mapping

Each of the 64 DMA channels and eight QDMA channels are programmed independently to map to a specific queue, using the DMA queue number register (DMAQNUM) and the QDMA queue number register (QDMANUM). The mapping of DMA/QDMA channels is critical to achieving the desired performance level for the EDMA and most importantly, in meeting real-time deadlines. See [Section 8.3.11.4](#).

---

**NOTE:** If an event is ready to be queued and both the event queue and the EDMA3 transfer controller that is associated to the event queue are empty, then the event bypasses the event queue, and moves the PaRAM processing logic, and eventually to the transfer request submission logic for submission to the EDMA3TC. In this case, the event is not logged in the event queue status registers.

---

### 8.3.11.2 Queue RAM Debug Visibility

There are four event queues and each queue has 16 entries. These 16 entries are managed in a circular FIFO manner. There is a queue status register (QSTAT) associated with each queue. These along with all of the 16 entries per queue can be read via registers QSTAT $n$  and QxEy, respectively.

These registers provide user visibility and may be helpful while debugging real-time issues (typically post-mortem), involving multiple events and event sources. The event queue entry register (QxEy) uniquely identifies the specific event type (event-triggered, manually-triggered, chain-triggered, and QDMA events) along with the event number (for all DMA/QDMA event channels) that are in the queue or have been de-queued (passed through the queue).

Each of the 16 entries in the event queue are read using the EDMA3CC memory-mapped register. By reading the event queue, you see the history of the last 16 TRs that have been processed by the EDMA3 on a given queue. This provides user/software visibility and is helpful for debugging real-time issues (typically post-mortem), involving multiple events and event sources.

The queue status register (QSTAT $n$ ) includes fields for the start pointer (STRTPTR) which provides the offset to the head entry of an event. It also includes a field called NUMVAL that provides the total number of valid entries residing in the event queue at a given instance of time. The STRTPTR may be used to index appropriately into the 16 event entries. NUMVAL number of entries starting from STRTPTR are indicative of events still queued in the respective queue. The remaining entry may be read to determine what's already de-queued and submitted to the associated transfer controller.

### 8.3.11.3 Queue Resource Tracking

The EDMA3CC event queue includes watermarking/threshold logic that allows you to keep track of maximum usage of all event queues. This is useful for debugging real-time deadline violations that may result from head-of-line blocking on a given EDMA3 event queue.

You can program the maximum number of events that can queue up in an event queue by programming the threshold value (between 0 to 15) in the queue watermark threshold A register (QWMTHRA). The maximum queue usage is recorded actively in the watermark (WM) field of the queue status register (QSTAT $n$ ) that keeps getting updated based on a comparison of number of valid entries, which is also visible in the NUMVAL bit in QSTAT $n$  and the maximum number of entries (WM bit in QSTAT $n$ ).

If the queue usage is exceeded, this status is visible in the EDMA3CC registers: the QTHRXCDC $n$  bit in the channel controller error register (CCERR) and the THRXCDC bit in QSTAT $n$ , where  $n$  stands for the event queue number. Any bits that are set in CCERR also generate an EDMA3CC error interrupt.

### 8.3.11.4 Performance Considerations

The main system bus infrastructure (L3) (see the device-specific data manual) arbitrates bus requests from all of the masters (TCs, CPU(S), PCIe and other bus masters) to the shared slave resources (peripherals and memories).

The priorities of transfer requests (read and write commands) from the EDMA3 transfer controllers with respect to other masters within the system crossbar are programmed using the Control Module INIT\_PRIORITY $_n$  and INITIATOR\_PRIO $_m$  registers. The QUEPRI register has no affect.

Therefore, the priority of unloading queues has a secondary affect compared to the priority of the transfers as they are executed by the EDMA3TC (dictated by the priority set using the Control Module INIT\_PRIORITY $_n$  and INITIATOR\_PRIO $_m$  registers).

### 8.3.12 EDMA3 Transfer Controller (EDMA3TC)

The EDMA3 channel controller is the user-interface of the EDMA3 and the EDMA3 transfer controller (EDMA3TC) is the data movement engine of the EDMA3. The EDMA3CC submits transfer requests (TR) to the EDMA3TC and the EDMA3TC performs the data transfers dictated by the TR; thus, the EDMA3TC is a slave to the EDMA3CC.

#### 8.3.12.1 Architecture Details

##### 8.3.12.1.1 Command Fragmentation

The TC read and write controllers in conjunction with the source and destination register sets are responsible for issuing optimally-sized reads and writes to the slave endpoints. An optimally-sized command is defined by the transfer controller default burst size (DBS), which is defined in [Section 8.3.12.5](#).

The EDMA3TC attempts to issue the largest possible command size as limited by the DBS value or the ACNT/BCNT value of the TR. EDMA3TC obeys the following rules:

- The read/write controllers always issue commands less than or equal to the DBS value.
- The first command of a 1D transfer command always aligns the address of subsequent commands to the DBS value.

[Table 8-17](#) lists the TR segmentation rules that are followed by the EDMA3TC. In summary, if the ACNT value is larger than the DBS value, then the EDMA3TC breaks the ACNT array into DBS-sized commands to the source/destination addresses. Each BCNT number of arrays are then serviced in succession.

For BCNT arrays of ACNT bytes (that is, a 2D transfer), if the ACNT value is less than or equal to the DBS value, then the TR may be optimized into a 1D-transfer in order to maximize efficiency. The optimization takes place if the EDMA3TC recognizes that the 2D-transfer is organized as a single dimension (ACNT == BIDX) and the ACNT value is a power of 2.

[Table 8-17](#) lists conditions in which the optimizations are performed.

**Table 8-17. Read/Write Command Optimization Rules**

ACNT ≤ DBS	ACNT is power of 2	BIDX = ACNT	BCNT ≤ 1023	SAM/DAM = Increment	Description
Yes	Yes	Yes	Yes	Yes	Optimized
No	x	x	x	x	Not Optimized
x	No	x	x	x	Not Optimized
x	x	No	x	x	Not Optimized
x	x	x	No	x	Not Optimized
x	x	x	x	No	Not Optimized

##### 8.3.12.1.2 TR Pipelining

TR pipelining refers to the ability of the source active set to proceed ahead of the destination active set. Essentially, the reads for a given TR may already be in progress while the writes of a previous TR may not have completed.

The number of outstanding TRs is limited by the number of destination FIFO register entries, which is 4.

TR pipelining is useful for maintaining throughput on back-to-back small TRs. It minimizes the startup overhead because reads start in the background of a previous TR writes.

**Example 8-4. Command Fragmentation (DBS = 64)**

The pseudo code:

1. ACNT = 8, BCNT = 8, SRCBIDX = 8, DSTBIDX = 10, SRCADDR = 64, DSTADDR = 191

Read Controller: This is optimized from a 2D-transfer to a 1D-transfer such that the read side is equivalent to ACNT = 64, BCNT = 1.

Cmd0 = 64 byte

Write Controller: Because DSTBIDX != ACNT, it is not optimized.

Cmd0 = 8 byte, Cmd1 = 8 byte, Cmd2 = 8 byte, Cmd3 = 8 byte, Cmd4 = 8 byte, Cmd5 = 8 byte, Cmd6 = 8 byte, Cmd7 = 8 byte.

2. ACNT=128, BCNT = 1, SRCADDR = 63, DSTADDR = 513

Read Controller: Read address is not aligned.

Cmd0 = 1 byte, (now the SRCADDR is aligned to 64 for the next command)

Cmd1 = 64 bytes

Cmd2 = 63 bytes

Write Controller: The write address is also not aligned.

Cmd0 = 63 bytes, (now the DSTADDR is aligned to 64 for the next command)

Cmd1 = 64 bytes

Cmd2 = 1 byte

**8.3.12.1.3 Performance Tuning**

By default, reads are as issued as fast as possible. In some cases, the reads issued by the EDMA3TC could fill the available command buffering for a slave, delaying other (potentially higher priority) masters from successfully submitting commands to that slave. The rate at which read commands are issued by the EDMA3TC is controlled by the RDRATE register. The RDRATE register defines the number of cycles that the EDMA3TC read controller waits before issuing subsequent commands for a given TR, thus minimizing the chance of the EDMA3TC consuming all available slave resources. The RDRATE value should be set to a relatively small value if the transfer controller is targeted for high priority transfers and to a higher value if the transfer controller is targeted for low priority transfers.

In contrast, the Write Interface does not have any performance turning knobs because writes always have an interval between commands as write commands are submitted along with the associated write data.

**8.3.12.2 Memory Protection**

The transfer controller plays an important role in handling proxy memory protection. There are two access properties associated with a transfer: for instance, the privilege id (system-wide identification assigned to a master) of the master initiating the transfer, and the privilege level (user versus supervisor) used to program the transfer. This information is maintained in the PaRAM set when it is programmed in the channel controller. When a TR is submitted to the transfer controller, this information is made available to the EDMA3TC and used by the EDMA3TC while issuing read and write commands. The read or write commands have the same privilege identification, and privilege level as that programmed in the EDMA3 transfer in the channel controller.

**8.3.12.3 Error Generation**

Errors are generated if enabled under three conditions:

- EDMA3TC detection of an error signaled by the source or destination address.
- Attempt to read or write to an invalid address in the configuration memory map.
- Detection of a constant addressing mode TR violating the constant addressing mode transfer rules (the source/destination addresses and source/destination indexes must be aligned to 32 bytes).

Either or all error types may be disabled. If an error bit is set and enabled, the error interrupt for the concerned transfer controller is pulsed.

### 8.3.12.4 Debug Features

The DMA program register set, DMA source active register set, and the destination FIFO register set are used to derive a brief history of TRs serviced through the transfer controller.

Additionally, the EDMA3TC status register (TCSTAT) has dedicated bit fields to indicate the ongoing activity within different parts of the transfer controller:

- The SRCACTV bit indicates whether the source active set is active.
- The DSTACTV bit indicates the number of TRs resident in the destination register active set at a given instance.
- The PROGBUSY bit indicates whether a valid TR is present in the DMA program set.

If the TRs are in progression, caution must be used and you must realize that there is a chance that the values read from the EDMA3TC status registers will be inconsistent since the EDMA3TC may change the values of these registers due to ongoing activities.

It is recommended that you ensure no additional submission of TRs to the EDMA3TC in order to facilitate ease of debug.

#### 8.3.12.4.1 Destination FIFO Register Pointer

The destination FIFO register pointer is implemented as a circular buffer with the start pointer being DFSTRTPTR and a buffer depth of usually 2 or 4. The EDMA3TC maintains two important status details in TCSTAT that may be used during advanced debugging, if necessary. The DFSTRTPTR is a start pointer, that is, the index to the head of the destination FIFO register. The DSTACTV is a counter for the number of valid (occupied) entries. These registers may be used to get a brief history of transfers.

Examples of some register field values and their interpretation:

- DFSTRTPTR = 0 and DSTACTV = 0 implies that no TRs are stored in the destination FIFO register.
- DFSTRTPTR = 1 and DSTACTV = 2h implies that two TRs are present. The first pending TR is read from the destination FIFO register entry 1 and the second pending TR is read from the destination FIFO register entry 2.
- DFSTRTPTR = 3h and DSTACTV = 2h implies that two TRs are present. The first pending TR is read from the destination FIFO register entry 3 and the second pending TR is read from the destination FIFO register entry 0.

### 8.3.12.5 EDMA3TC Configuration

[Table 8-18](#) provides the configuration of the individual EDMA3 transfer controllers present on the device. The DBS for each transfer controller is configurable using the TPTC\_CFG register in the chip configuration module.

**Table 8-18. EDMA3 Transfer Controller Configurations**

Name	TC0	TC1	TC2	TC3
FIFOSIZE	1024 bytes	1024 bytes	1024 bytes	1024 bytes
BUSWIDTH	16 bytes	16 bytes	16 bytes	16 bytes
DSTREGDEPTH	4 entries	4 entries	4 entries	4 entries
DBS	Configurable	Configurable	Configurable	Configurable



### 8.3.13 Event Dataflow

This section summarizes the data flow of a single event, from the time the event is latched to the channel controller to the time the transfer completion code is returned. The following steps list the sequence of EDMA3CC activity:

1. Event is asserted from an external source (peripheral or external interrupt). This also is similar for a manually-triggered, chained-triggered, or QDMA-triggered event. The event is latched into the ER.En/ERH.En (or CER.En/CERH.En, ESR.En/ESRH.En, QER.En) bit.
2. Once an event is prioritized and queued into the appropriate event queue, the SER.En/SERH.En (or QSER.En) bit is set to inform the event prioritization/processing logic to disregard this event since it is already in the queue. Alternatively, if the transfer controller and the event queue are empty, then the event bypasses the queue.
3. The EDMA3CC processing and the submission logic evaluates the appropriate PaRAM set and determines whether it is a non-null and non-dummy transfer request (TR).
4. The EDMA3CC clears the ER.En/ERH.En (or CER.En/CERH.En, ESR.En/ESRH.En, QER.En) bit and the SER.En/SERH.En bit as soon as it determines the TR is non-null. In the case of a null set, the SER.En/SERH.En bit remains set. It submits the non-null/non-dummy TR to the associated transfer controller. If the TR was programmed for early completion, the EDMA3CC immediately sets the interrupt pending register (IPR.I[TCC]/IPRH.I[TCC]-32).
5. If the TR was programmed for normal completion, the EDMA3CC sets the interrupt pending register (IPR.I[TCC]/IPRH.I[TCC]) when the EDMA3TC informs the EDMA3CC about completion of the transfer (returns transfer completion codes).
6. The EDMA3CC programs the associated EDMA3TCn's Program Register Set with the TR.
7. The TR is then passed to the Source Active set and the DST FIFO Register Set, if both the register sets are available.
8. The Read Controller processes the TR by issuing read commands to the source slave endpoint. The Read Data lands in the Data FIFO of the EDMA3TCn.
9. As soon as sufficient data is available, the Write Controller begins processing the TR by issuing write commands to the destination slave endpoint.
10. This continues until the TR completes and the EDMA3TCn then signals completion status to the EDMA3CC.

### 8.3.14 EDMA3 Prioritization


The EDMA3 controller has many implementation rules to deal with concurrent events/channels, transfers, etc. The following subsections detail various arbitration details whenever there might be occurrence of concurrent activity. [Figure 8-19](#) shows the different places EDMA3 priorities come into play.

#### 8.3.14.1 Channel Priority

The DMA event registers (ER and ERH) capture up to 64 events; likewise, the QDMA event register (QER) captures QDMA events for all QDMA channels; therefore, it is possible for events to occur simultaneously on the DMA/QDMA event inputs. For events arriving simultaneously, the event associated with the lowest channel number is prioritized for submission to the event queues (for DMA events, channel 0 has the highest priority and channel 63 has the lowest priority; similarly, for QDMA events, channel 0 has the highest priority and channel 7 has the lowest priority). This mechanism only sorts simultaneous events for submission to the event queues.

If a DMA and QDMA event occurs simultaneously, the DMA event always has prioritization against the QDMA event for submission to the event queues.

Figure 8-19. EDMA3 Prioritization





### 8.3.14.2 Trigger Source Priority

If a DMA channel is associated with more than one trigger source (event trigger, manual trigger, and chain trigger), and if multiple events are set simultaneously for the same channel ( $ER.En = 1$ ,  $ESR.En = 1$ ,  $CER.En = 1$ ), then the EDMA3CC always services these events in the following priority order: event trigger (via ER) is higher priority than chain trigger (via CER) and chain trigger is higher priority than manual trigger (via ESR).

This implies that if for channel 0, both  $ER.E0 = 1$  and  $CER.E0 = 1$  at the same time, then the  $ER.E0$  event is always queued before the  $CER.E0$  event.

### 8.3.14.3 Dequeue Priority

The priority of the associated transfer request (TR) is further mitigated by which event queue is being used for event submission (dictated by DMAQNUM and QDMAQNUM). For submission of a TR to the transfer request, events need to be de-queued from the event queues. Queue 0 has the highest dequeue priority and queue 3 the lowest.

### 8.3.15 EDMA3 Operating Frequency (Clock Control)

The EDMA3 channel controller and transfer controller are clocked from SYSCLK4. The EDMA3 system runs at the L3 clock frequency.

### 8.3.16 Reset Considerations

A hardware reset resets the EDMA3 (EDMA3CC and EDMA3TC) and the EDMA3 configuration registers. The PaRAM memory contents are undefined after device reset and you should not rely on parameters to be reset to a known state. The PaRAM entry must be initialized to a desired value before it is used.

### 8.3.17 Power Management

The EDMA3 (EDMA3CC and EDMA3TC) can be placed in reduced-power modes to conserve power during periods of low activity. The power management of the peripheral is controlled by the power reset clock management (PRCM). The PRCM acts as a master controller for power management for all peripherals on the device.

The EDMA3 controller can be idled on receiving a clock stop request from the PRCM. The requests to EDMA3CC and EDMA3TC are separate. In general, it should be verified that there are no pending activities in the EDMA3 controller

### 8.3.18 Emulation Considerations

During debug when using the emulator, the CPU(s) may be halted on an execute packet boundary for single-stepping, benchmarking, profiling, or other debug purposes. During an emulation halt, the EDMA3 channel controller and transfer controller operations continue. Events continue to be latched and processed and transfer requests continue to be submitted and serviced.

Since EDMA3 is involved in servicing multiple master and slave peripherals, it is not feasible to have an independent behavior of the EDMA3 for emulation halts. EDMA3 functionality would be coupled with the peripherals it is servicing, which might have different behavior during emulation halts. For example, if a McASP is halted during an emulation access ( $FREE = 0$  and  $SOFT = 0$  or  $1$  in McASP registers), the McASP stops generating the McASP receive or transmit events (REVT or XEVT) to the EDMA. From the point of view of the McASP, the EDMA3 is suspended, but other peripherals (for example, a timer) still assert events and will be serviced by the EDMA.

## 8.4 EDMA Transfer Examples

The EDMA3 channel controller performs a variety of transfers depending on the parameter configuration. The following sections provide a description and PaRAM configuration for some typical use case scenarios.

### 8.4.1 Block Move Example


The most basic transfer performed by the EDMA3 is a block move. During device operation it is often necessary to transfer a block of data from one location to another, usually between on-chip and off-chip memory.

In this example, a section of data is to be copied from external memory to internal L2 SRAM as shown in [Figure 8-20](#). [Figure 8-21](#) shows the parameters for this transfer.

The source address for the transfer is set to the start of the data block in external memory, and the destination address is set to the start of the data block in L2. If the data block is less than 64K bytes, the PaRAM configuration shown in [Figure 8-21](#) holds true with the synchronization type set to A-synchronized and indexes cleared to 0. If the amount of data is greater than 64K bytes, BCNT and the B-indexes need to be set appropriately with the synchronization type set to AB-synchronized. The STATIC bit in OPT is set to prevent linking.

This transfer example may also be set up using QDMA. For successive transfer submissions, of a similar nature, the number of cycles used to submit the transfer are fewer depending on the number of changing transfer parameters. You may program the QDMA trigger word to be the highest numbered offset in the PaRAM set that undergoes change.

**Figure 8-20. Block Move Example**



**Figure 8-21. Block Move Example PaRAM Configuration**

## (a) EDMA Parameters

Parameter Contents		Parameter	
0010 0008h		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
0001h	0100h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0000h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0000h	FFFFh	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

## (b) Channel Options Parameter (OPT) Content

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	1	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

### 8.4.2 Subframe Extraction Example

The EDMA3 can efficiently extract a small frame of data from a larger frame of data. By performing a 2D-to-1D transfer, the EDMA3 retrieves a portion of data for the CPU to process. In this example, a 640 × 480-pixel frame of video data is stored in external memory. Each pixel is represented by a 16-bit halfword. The CPU extracts a 16 × 12-pixel subframe of the image for processing. To facilitate more efficient processing time by the CPU, the EDMA3 places the subframe in internal L2 SRAM. Figure 8-22 shows the transfer of a subframe from external memory to L2. Figure 8-23 shows the parameters for this transfer.

The same PaPARAM entry options are used for QDMA channels, as well as DMA channels. The STATIC bit in OPT is set to prevent linking. For successive transfers, only changed parameters need to be programmed before triggering the channel.

Figure 8-22. Subframe Extraction Example




Figure 8-23. Subframe Extraction Example PaPARAM Configuration

(a) EDMA Parameters

Parameter Contents		Parameter	
0010 000Ch		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
000Ch	0020h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0020h	0500h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0000h	FFFFh	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

(b) Channel Options Parameter (OPT) Content

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	1	1	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

### 8.4.3 Data Sorting Example

Many applications require the use of multiple data arrays; it is often desirable to have the arrays arranged such that the first elements of each array are adjacent, the second elements are adjacent, and so on. Often this is not how the data is presented to the device. Either data is transferred via a peripheral with the data arrays arriving one after the other or the arrays are located in memory with each array occupying a portion of contiguous memory spaces. For these instances, the EDMA3 can reorganize the data into the desired format. Figure 8-24 shows the data sorting.


To determine the parameter set values, the following need to be considered:

- ACNT - Program this to be the size in bytes of an element.
- BCNT - Program this to be the number of elements in a frame.
- CCNT - Program this to be the number of frames.
- SRCBIDX - Program this to be the size of the element or ACNT.
- DSTBIDX - CCNT × ACNT
- SRCCDX - ACNT × BCNT
- DSTCIDX - ACNT

The synchronization type needs to be AB-synchronized and the STATIC bit is 0 to allow updates to the parameter set. It is advised to use normal EDMA3 channels for sorting.

It is not possible to sort this with a single trigger event. Instead, the channel can be programmed to be chained to itself. After BCNT elements get sorted, intermediate chaining could be used to trigger the channel again causing the transfer of the next BCNT elements and so on. Figure 8-25 shows the parameter set programming for this transfer, assuming channel 0 and an element size of 4 bytes.

**Figure 8-24. Data Sorting Example**



**Figure 8-25. Data Sorting Example PaRAM Configuration**

(a) EDMA Parameters

Parameter Contents	
0090 0004h	
Channel Source Address (SRC)	
0400h	0004h
Channel Destination Address (DST)	
0010h	0001h
0000h	FFFFh
0001h	1000h
0000h	0004h

Parameter	
Channel Options Parameter (OPT)	
Channel Source Address (SRC)	
Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)	
Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
BCNT Reload (BCNTRLD)	Link Address (LINK)
Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
Reserved	Count for 3rd Dimension (CCNT)

(b) Channel Options Parameter (OPT) Content

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	1	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	0	1	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

### 8.4.4 Peripheral Servicing Example

The EDMA3 channel controller also services peripherals in the background of CPU operation, without requiring any CPU intervention. Through proper initialization of the EDMA3 channels, they can be configured to continuously service on-chip and off-chip peripherals throughout the device operation. Each event available to the EDMA3 has its own dedicated channel, and all channels operate simultaneously. The only requirements are to use the proper channel for a particular transfer and to enable the channel event in the event enable register (EER). When programming an EDMA3 channel to service a peripheral, it is necessary to know how data is to be presented to the processor. Data is always provided with some kind of synchronization event as either one element per event (non-bursting) or multiple elements per event (bursting).

#### 8.4.4.1 Non-bursting Peripherals


Non-bursting peripherals include the on-chip multichannel audio serial port (McASP) and many external devices, such as codecs. Regardless of the peripheral, the EDMA3 channel configuration is the same.

The McASP transmit and receive data streams are treated independently by the EDMA3. The transmit and receive data streams can have completely different counts, data sizes, and formats. Figure 8-26 shows servicing incoming McASP data.

To transfer the incoming data stream to its proper location in DDR memory, the EDMA3 channel must be set up for a 1D-to-1D transfer with A-synchronization. Because an event (AREVT) is generated for every word as it arrives, it is necessary to have the EDMA3 issue the transfer request for each element individually. Figure 8-27 shows the parameters for this transfer. The source address of the EDMA3 channel is set to the data port address(DAT) for McASP, and the destination address is set to the start of the data block in DDR. Because the address of serializer buffer is fixed, the source B index is cleared to 0 (no modification) and the destination B index is set to 01b (increment).

Based on the premise that serial data is typically a high priority, the EDMA3 channel should be programmed to be on queue 0.

Figure 8-26. Servicing Incoming McASP Data Example



**Figure 8-27. Servicing Incoming McASP Data Example PaRAM Configuration**

## (a) EDMA Parameters

Parameter Contents		Parameter	
0010 0000h		Channel Options Parameter (OPT)	
McASP RX Address		Channel Source Address (SRC)	
0100h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0001h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0000h	FFFFh	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0004h	Reserved	Count for 3rd Dimension (CCNT)

## (b) Channel Options Parameter (OPT) Content

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					




### 8.4.4.2 Bursting Peripherals

Higher bandwidth applications require that multiple data elements be presented to the processor core for every synchronization event. This frame of data can either be from multiple sources that are working simultaneously or from a single high-throughput peripheral that streams data to/from the processor.

In this example, a port is receiving a video frame from a camera and presenting it to the DSP one array at a time. The video image is 640 × 480 pixels, with each pixel represented by a 16-bit element. The image is to be stored in external memory. Figure 8-28 shows this example.

To transfer data from an external peripheral to an external buffer one array at a time based on EVT<sub>n</sub>, channel *n* must be configured. Due to the nature of the data (a video frame made up of arrays of pixels) the destination is essentially a 2D entity. Figure 8-29 shows the parameters to service the incoming data with a 1D-to-2D transfer using AB-synchronization. The source address is set to the location of the video framer peripheral, and the destination address is set to the start of the data buffer. Because the input address is static, the SRCBIDX is 0 (no modification to the source address). The destination is made up of arrays of contiguous, linear elements; therefore, the DSTBIDX is set to pixel size, 2 bytes. ANCT is equal to the pixel size, 2 bytes. BCNT is set to the number of pixels in an array, 640. CCNT is equal to the total number of arrays in the block, 480. SRCCIDX is 0 because the source address undergoes no increment. The DSTCIDX is equal to the difference between the starting addresses of each array. Because a pixel is 16 bits (2 bytes), DSTCIDX is equal to 640 × 2.

Figure 8-28. Servicing Peripheral Burst Example



**Figure 8-29. Servicing Peripheral Burst Example PaRAM Configuration**

## (a) EDMA Parameters

Parameter Contents		Parameter	
0010 0004h		Channel Options Parameter (OPT)	
Channel Source Address		Channel Source Address (SRC)	
0280h	0002h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address		Channel Destination Address (DST)	
0002h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0000h	FFFFh	BCNT Reload (BCNTRLD)	Link Address (LINK)
0500h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	01E0h	Reserved	Count for 3rd Dimension (CCNT)

## (b) Channel Options Parameter (OPT) Content

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	0	1	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

### 8.4.4.3 Continuous Operation

Configuring an EDMA3 channel to receive a single frame of data is useful, and is applicable to some systems. A majority of the time, however, data is going to be continuously transmitted and received throughout the entire operation of the processor. In this case, it is necessary to implement some form of linking such that the EDMA3 channels continuously reload the necessary parameter sets. In this example, McASP is configured to transmit and receive data on a T1 array. To simplify the example, only two channels are active for both transmit and receive data streams. Each channel receives packets of 128 elements. The packets are transferred from the serial port to internal memory and from internal memory to the serial port, as shown [Figure 8-30](#).

The McASP generates AREVT for every element received and generates AXEVT for every element transmitted. To service the data streams, the DMA channels associated with the McASP (channels 12 and 15) must be setup for 1D-to-1D transfers with A-synchronization.

[Figure 8-31](#) shows the parameter entries for the channel for these transfers. To service the McASP continuously throughout DSP operation, the channels must be linked to a duplicate PaRAM set in the PaRAM. After all frames have been transferred, the EDMA3 channels reload and continue. [Figure 8-32](#) shows the reload parameters for the channel.

#### 8.4.4.3.1 Receive Channel


EDMA3 channel 15 services the incoming data stream of McASP. The source address is set to that of the receive serializer buffer, and the destination address is set to the first element of the data block. Because there are two data channels being serviced, A and B, they are to be located separately within the L2 SRAM.

To facilitate continuous operation, a copy of the PaRAM set for the channel is placed in PaRAM set 64. The LINK option is set and the link address is provided in the PaRAM set. Upon exhausting the channel 15 parameter set, the parameters located at the link address are loaded into the channel 15 parameter set and operation continues. This function continues throughout device operation until halted by the CPU.

#### 8.4.4.3.2 Transmit Channel

EDMA3 channel 12 services the outgoing data stream of McASP. In this case the destination address needs no update, hence, the parameter set changes accordingly. Linking is also used to allow continuous operation by the EDMA3 channel, with duplicate PaRAM set entries at PaRAM set 65.

**Figure 8-30. Servicing Continuous McASP Data Example**



**Figure 8-31. Servicing Continuous McASP Data Example PaRAM Configuration**

(a) EDMA Parameters for Receive Channel (PaRAM Set 15) being Linked to PaRAM Set 64

Parameter Contents		Parameter	
0010 0000h		Channel Options Parameter (OPT)	
McASP RX Register		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0001h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4800h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	FFFFh	Reserved	Count for 3rd Dimension (CCNT)

(b) Channel Options Parameter (OPT) Content for Receive Channel (PaRAM Set 15)

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

(c) EDMA Parameters for Transmit Channel (PaRAM Set 12) being Linked to PaRAM Set 65

Parameter Contents		Parameter	
0010 1000h		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
McASP TX Register		Channel Destination Address (DST)	
0000h	0001h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4860h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	FFFFh	Reserved	Count for 3rd Dimension (CCNT)

(d) Channel Options Parameter (OPT) Content for Transmit Channel (PaRAM Set 12)

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0001	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

**Figure 8-32. Servicing Continuous McASP Data Example Reload PaRAM Configuration**

(a) EDMA Reload Parameters (PaRAM Set 64) for Receive Channel

Parameter Contents		Parameter	
0010 0000h		Channel Options Parameter (OPT)	
McASP RX Register		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0001h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4800h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	FFFFh	Reserved	Count for 3rd Dimension (CCNT)

(b) Channel Options Parameter (OPT) Content for Receive Channel (PaRAM Set 64)

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0000	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

(c) EDMA Reload Parameters (PaRAM Set 65) for Transmit Channel

Parameter Contents		Parameter	
0010 1000h		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
McASP TX Register		Channel Destination Address (DST)	
0000h	0001h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4860h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	FFFFh	Reserved	Count for 3rd Dimension (CCNT)

(d) Channel Options Parameter (OPT) Content for Transmit Channel (PaRAM Set 65)

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
0001	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

#### 8.4.4.4 Ping-Pong Buffering

Although the previous configuration allows the EDMA3 to service a peripheral continuously, it presents a number of restrictions to the CPU. Because the input and output buffers are continuously being filled/emptied, the CPU must match the pace of the EDMA3 very closely to process the data. The EDMA3 receive data must always be placed in memory before the CPU accesses it, and the CPU must provide the output data before the EDMA3 transfers it. Though not impossible, this is an unnecessary challenge. It is particularly difficult in a 2-level cache scheme.

Ping-pong buffering is a simple technique that allows the CPU activity to be distanced from the EDMA3 activity. This means that there are multiple (usually two) sets of data buffers for all incoming and outgoing data streams. While the EDMA3 transfers the data into and out of the ping buffers, the CPU manipulates the data in the pong buffers. When both CPU and EDMA3 activity completes, they switch. The EDMA3 then writes over the old input data and transfers the new output data. [Figure 8-33](#) shows the ping-pong scheme for this example.


To change the continuous operation example, such that a ping-pong buffering scheme is used, the EDMA3 channels need only a moderate change. Instead of one parameter set, there are two; one for transferring data to/from the ping buffers and one for transferring data to/from the pong buffers. As soon as one transfer completes, the channel loads the PaRAM set for the other and the data transfers continue. [Figure 8-34](#) shows the EDMA3 channel configuration required.

Each channel has two parameter sets, ping and pong. The EDMA3 channel is initially loaded with the ping parameters ([Figure 8-34](#)). The link address for the ping set is set to the PaRAM offset of the pong parameter set ([Figure 8-35](#)). The link address for the pong set is set to the PaRAM offset of the ping parameter set ([Figure 8-36](#)). The channel options, count values, and index values are all identical between the ping and pong parameters for each channel. The only differences are the link address provided and the address of the data buffer.

##### 8.4.4.4.1 Synchronization with the CPU

To utilize the ping-pong buffering technique, the system must signal the CPU when to begin to access the new data set. After the CPU finishes processing an input buffer (ping), it waits for the EDMA3 to complete before switching to the alternate (pong) buffer. In this example, both channels provide their channel numbers as their report word and set the TCINTEN bit to generate an interrupt after completion. When channel 15 fills an input buffer, the E15 bit in the interrupt pending register (IPR) is set; when channel 12 empties an output buffer, the E12 bit in IPR is set. The CPU must manually clear these bits. With the channel parameters set, the CPU polls IPR to determine when to switch. The EDMA3 and CPU could alternatively be configured such that the channel completion interrupts the CPU. By doing this, the CPU could service a background task while waiting for the EDMA3 to complete.

Figure 8-33. Ping-Pong Buffering for McASP Data Example



**Figure 8-34. Ping-Pong Buffering for McASP Example PaRAM Configuration**

(a) EDMA Parameters for Channel 15 (Using PaRAM Set 15 Linked to Pong Set 64)

Parameter Contents		Parameter	
0010 D000h		Channel Options Parameter (OPT)	
McASP RX Register		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0001h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4800h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

(b) Channel Options Parameter (OPT) Content for Channel 15

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
1101	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					

(c) EDMA Parameters for Channel 12 (Using PaRAM Set 12 Linked to Pong Set 65)

Parameter Contents		Parameter	
0010 C000h		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
McASP TX Register		Channel Destination Address (DST)	
0000h	0001h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4840h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

(d) Channel Options Parameter (OPT) Content for Channel 12

31	30	28	27	24	23	22	21	20	19	18	17	16
0	000	0000	0	0	0	1	00	00				
PRIV	Reserved	PRIVID	ITCCHEN	TCCHEN	ITCINTEN	TCINTEN	Reserved	TCC				
15	12	11	10	8	7	4	3	2	1	0		
1100	0	000	0000	0	0	0	0					
TCC	TCCMOD	FWID	Reserved	STATIC	SYNCDIM	DAM	SAM					



### Figure 8-35. Ping-Pong Buffering for McASP Example Pong PaRAM Configuration

(a) EDMA Pong Parameters for Channel 15 at Set 64 Linked to Set 65

Parameter Contents		Parameter	
0010 D000h		Channel Options Parameter (OPT)	
McASP RX Register		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0001h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4820h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

(b) EDMA Pong Parameters for Channel 12 at Set 66 Linked to Set 67

Parameter Contents		Parameter	
0010 C000h		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
McASP TX Register		Channel Destination Address (DST)	
0000h	0001h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4860h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

### Figure 8-36. Ping-Pong Buffering for McASP Example Ping PaRAM Configuration

(a) EDMA Ping Parameters for Channel 15 at Set 65 Linked to Set 64

Parameter Contents		Parameter	
0010 D000h		Channel Options Parameter (OPT)	
McASP RX Register		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
Channel Destination Address (DST)		Channel Destination Address (DST)	
0001h	0000h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4800h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

(b) EDMA Ping Parameters for Channel 12 at Set 67 Linked to Set 66

Parameter Contents		Parameter	
0010 C000h		Channel Options Parameter (OPT)	
Channel Source Address (SRC)		Channel Source Address (SRC)	
0080h	0001h	Count for 2nd Dimension (BCNT)	Count for 1st Dimension (ACNT)
McASP TX Register		Channel Destination Address (DST)	
0000h	0001h	Destination BCNT Index (DSTBIDX)	Source BCNT Index (SRCBIDX)
0080h	4840h	BCNT Reload (BCNTRLD)	Link Address (LINK)
0000h	0000h	Destination CCNT Index (DSTCIDX)	Source CCNT Index (SRCCIDX)
0000h	0001h	Reserved	Count for 3rd Dimension (CCNT)

### 8.4.4.5 Transfer Chaining Examples


The following examples explain the intermediate transfer complete chaining function.

#### 8.4.4.5.1 Servicing Input/Output FIFOs with a Single Event

Many systems require the use of a pair of external FIFOs that must be serviced at the same rate. One FIFO buffers data input, and the other buffers data output. The EDMA3 channels that service these FIFOs can be set up for AB-synchronized transfers. While each FIFO is serviced with a different set of parameters, both can be signaled from a single event. For example, an external interrupt pin can be tied to the status flags of one of the FIFOs. When this event arrives, the EDMA3 needs to perform servicing for both the input and output streams. Without the intermediate transfer complete chaining feature this would require two events, and thus two external interrupt pins. The intermediate transfer complete chaining feature allows the use of a single external event (for example, a GPIO event). [Figure 8-37](#) shows the EDMA3 setup and illustration for this example.


A GPIO event (in this case, GPINT0) triggers an array transfer. Upon completion of each intermediate array transfer of channel 48, intermediate transfer complete chaining sets the E8 bit (specified by TCC of 8) in the chained event register (CER) and provides a synchronization event to channel 8. Upon completion of the last array transfer of channel 48, transfer complete chaining—not intermediate transfer complete chaining—sets the E8 bit in CER (specified by TCCMODE:TCC) and provides a synchronization event to channel 8. The completion of channel 8 sets the I8 bit (specified by TCCMODE:TCC) in the interrupt pending register (IPR), which can generate an interrupt to the CPU, if the I8 bit in the interrupt enable register (IER) is set.

**Figure 8-37. Intermediate Transfer Completion Chaining Example**




**8.4.4.5.2 Breaking Up Large Transfers with Intermediate Chaining**

Another feature of intermediate transfer chaining (ITCCHEN) is for breaking up large transfers. A large transfer may lock out other transfers of the same priority level for the duration of the transfer. For example, a large transfer on queue 0 from the internal memory to the external memory using the EMIF may starve other EDMA3 transfers on the same queue. In addition, this large high-priority transfer may prevent the EMIF for a long duration to service other lower priority transfers. When a large transfer is considered to be high priority, it should be split into multiple smaller transfers. Figure 8-38 shows the EDMA3 setup and illustration of an example single large block transfer.

**Figure 8-38. Single Large Block Transfer Example**


The intermediate transfer chaining enable (ITCCHEN) provides a method to break up a large transfer into smaller transfers. For example, to move a single large block of memory (16K bytes), the EDMA3 performs an A-synchronized transfer. The element count is set to a reasonable value, where reasonable derives from the amount of time it would take to move this smaller amount of data. Assume 1 Kbyte is a reasonable small transfer in this example. The EDMA3 is set up to transfer 16 arrays of 1 Kbyte elements, for a total of 16K byte elements. The TCC field in the channel options (OPT) is set to the same value as the channel number and ITCCHEN are set. In this example, EDMA3 channel 25 is used and TCC is also set to 25. The TCINTEN may also be set to trigger interrupt 25 when the last 1 Kbyte array is transferred. The CPU starts the EDMA3 transfer by writing to the appropriate bit of the event set register (ESR.E25). The EDMA3 transfers the first 1 Kbyte array. Upon completion of the first array, intermediate transfer complete code chaining generates a synchronization event to channel 25, a value specified by the TCC field. This intermediate transfer completion chaining event causes EDMA3 channel 25 to transfer the next 1 Kbyte array. This process continues until the transfer parameters are exhausted, at which point the EDMA3 has completed the 16K byte transfer. This method breaks up a large transfer into smaller packets, thus providing natural time slices in the transfer such that other events may be processed. [Figure 8-39](#) shows the EDMA3 setup and illustration of the broken up smaller packet transfers.

**Figure 8-39. Smaller Packet Data Transfers Example**


## 8.5 EDMA3 Registers

### 8.5.1 EDMA3 Channel Controller Registers

Table 8-19 lists the memory-mapped registers for the EDMA3 channel controller (EDMACC). All other register offset addresses not listed in Table 8-19 should be considered as reserved locations and the register contents should not be modified. See your device-specific data manual for the register memory maps.

**Table 8-19. EDMACC Registers**

Offset	Acronym	Register Description	Section
00h	PID	Peripheral Identification Register	<a href="#">Section 8.5.1.1.1</a>
04h	CCCFG	EDMA3CC Configuration Register	<a href="#">Section 8.5.1.1.2</a>
0100h-01FCh	DCHMAP0-63	DMA Channel 0-63 Mapping Registers	<a href="#">Section 8.5.1.1.3</a>
0200h	QCHMAP0	QDMA Channel 0 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
0204h	QCHMAP1	QDMA Channel 1 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
0208h	QCHMAP2	QDMA Channel 2 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
020Ch	QCHMAP3	QDMA Channel 3 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
0210h	QCHMAP4	QDMA Channel 4 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
0214h	QCHMAP5	QDMA Channel 5 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
0218h	QCHMAP6	QDMA Channel 6 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
021Ch	QCHMAP7	QDMA Channel 7 Mapping Register	<a href="#">Section 8.5.1.1.4</a>
0240h	DMAQNUM0	DMA Queue Number Register 0	<a href="#">Section 8.5.1.1.5</a>
0244h	DMAQNUM1	DMA Queue Number Register 1	<a href="#">Section 8.5.1.1.5</a>
0248h	DMAQNUM2	DMA Queue Number Register 2	<a href="#">Section 8.5.1.1.5</a>
024Ch	DMAQNUM3	DMA Queue Number Register 3	<a href="#">Section 8.5.1.1.5</a>
0250h	DMAQNUM4	DMA Queue Number Register 4	<a href="#">Section 8.5.1.1.5</a>
0254h	DMAQNUM5	DMA Queue Number Register 5	<a href="#">Section 8.5.1.1.5</a>
0258h	DMAQNUM6	DMA Queue Number Register 6	<a href="#">Section 8.5.1.1.5</a>
025Ch	DMAQNUM7	DMA Queue Number Register 7	<a href="#">Section 8.5.1.1.5</a>
0260h	QDMAQNUM	QDMA Queue Number Register	<a href="#">Section 8.5.1.1.6</a>
0300h	EMR	Event Missed Register	<a href="#">Section 8.5.1.2.1</a>
0304h	EMRH	Event Missed Register High	<a href="#">Section 8.5.1.2.1</a>
0308h	EMCR	Event Missed Clear Register	<a href="#">Section 8.5.1.2.2</a>
030Ch	EMCRH	Event Missed Clear Register High	<a href="#">Section 8.5.1.2.2</a>
0310h	QEMR	QDMA Event Missed Register	<a href="#">Section 8.5.1.2.3</a>
0314h	QEMCR	QDMA Event Missed Clear Register	<a href="#">Section 8.5.1.2.4</a>
0318h	CCERR	EDMA3CC Error Register	<a href="#">Section 8.5.1.2.5</a>
031Ch	CCERRCLR	EDMA3CC Error Clear Register	<a href="#">Section 8.5.1.2.6</a>
0320h	EEVAL	Error Evaluate Register	<a href="#">Section 8.5.1.2.7</a>
0340h	DRAE0	DMA Region Access Enable Register for Region 0	<a href="#">Section 8.5.1.3.1</a>
0344h	DRAEH0	DMA Region Access Enable Register High for Region 0	<a href="#">Section 8.5.1.3.1</a>
0348h	DRAE1	DMA Region Access Enable Register for Region 1	<a href="#">Section 8.5.1.3.1</a>
034Ch	DRAEH1	DMA Region Access Enable Register High for Region 1	<a href="#">Section 8.5.1.3.1</a>
0350h	DRAE2	DMA Region Access Enable Register for Region 2	<a href="#">Section 8.5.1.3.1</a>
0354h	DRAEH2	DMA Region Access Enable Register High for Region 2	<a href="#">Section 8.5.1.3.1</a>
0358h	DRAE3	DMA Region Access Enable Register for Region 3	<a href="#">Section 8.5.1.3.1</a>
035Ch	DRAEH3	DMA Region Access Enable Register High for Region 3	<a href="#">Section 8.5.1.3.1</a>
0360h	DRAE4	DMA Region Access Enable Register for Region 4	<a href="#">Section 8.5.1.3.1</a>
0364h	DRAEH4	DMA Region Access Enable Register High for Region 4	<a href="#">Section 8.5.1.3.1</a>
0368h	DRAE5	DMA Region Access Enable Register for Region 5	<a href="#">Section 8.5.1.3.1</a>

**Table 8-19. EDMACC Registers (continued)**

Offset	Acronym	Register Description	Section
036Ch	DRAEH5	DMA Region Access Enable Register High for Region 5	<a href="#">Section 8.5.1.3.1</a>
0370h	DRAE6	DMA Region Access Enable Register for Region 6	<a href="#">Section 8.5.1.3.1</a>
0374h	DRAEH6	DMA Region Access Enable Register High for Region 6	<a href="#">Section 8.5.1.3.1</a>
0378h	DRAE7	DMA Region Access Enable Register for Region 7	<a href="#">Section 8.5.1.3.1</a>
037Ch	DRAEH7	DMA Region Access Enable Register High for Region 7	<a href="#">Section 8.5.1.3.1</a>
0380h-039Ch	QRAE0-7	QDMA Region Access Enable Registers for Region 0-7	<a href="#">Section 8.5.1.3.2</a>
0400h-04FCh	Q0E0-Q3E15	Event Queue Entry Registers Q0E0-Q3E15	<a href="#">Section 8.5.1.4.1</a>
0600h-060Ch	QSTAT0-3	Queue Status Registers 0-3	<a href="#">Section 8.5.1.4.2</a>
0620h	QWMTHRA	Queue Watermark Threshold A Register	<a href="#">Section 8.5.1.4.3</a>
0640h	CCSTAT	EDMA3CC Status Register	<a href="#">Section 8.5.1.4.4</a>
0800h	MPFAR	Memory Protection Fault Address Register	<a href="#">Section 8.5.1.5.1</a>
0804h	MPFSR	Memory Protection Fault Status Register	<a href="#">Section 8.5.1.5.2</a>
0808h	MPFCR	Memory Protection Fault Command Register	<a href="#">Section 8.5.1.5.3</a>
080Ch	MPPAG	Memory Protection Page Attribute Register Global	<a href="#">Section 8.5.1.5.4</a>
0810h-082Ch	MPPA0-7	Memory Protection Page Attribute Registers 0-7	<a href="#">Section 8.5.1.5.4</a>
1000h	ER	Event Register	<a href="#">Section 8.5.1.6.1</a>
1004h	ERH	Event Register High	<a href="#">Section 8.5.1.6.1</a>
1008h	ECR	Event Clear Register	<a href="#">Section 8.5.1.6.2</a>
100Ch	ECRH	Event Clear Register High	<a href="#">Section 8.5.1.6.2</a>
1010h	ESR	Event Set Register	<a href="#">Section 8.5.1.6.3</a>
1014h	ESRH	Event Set Register High	<a href="#">Section 8.5.1.6.3</a>
1018h	CER	Chained Event Register	<a href="#">Section 8.5.1.6.4</a>
101Ch	CERH	Chained Event Register High	<a href="#">Section 8.5.1.6.4</a>
1020h	EER	Event Enable Register	<a href="#">Section 8.5.1.6.5</a>
1024h	EERH	Event Enable Register High	<a href="#">Section 8.5.1.6.5</a>
1028h	EECR	Event Enable Clear Register	<a href="#">Section 8.5.1.6.6</a>
102Ch	EECRH	Event Enable Clear Register High	<a href="#">Section 8.5.1.6.6</a>
1030h	EESR	Event Enable Set Register	<a href="#">Section 8.5.1.6.7</a>
1034h	EESRH	Event Enable Set Register High	<a href="#">Section 8.5.1.6.7</a>
1038h	SER	Secondary Event Register	<a href="#">Section 8.5.1.6.8</a>
103Ch	SERH	Secondary Event Register High	<a href="#">Section 8.5.1.6.8</a>
1040h	SECR	Secondary Event Clear Register	<a href="#">Section 8.5.1.6.9</a>
1044h	SECRH	Secondary Event Clear Register High	<a href="#">Section 8.5.1.6.9</a>
1050h	IER	Interrupt Enable Register	<a href="#">Section 8.5.1.7.1</a>
1054h	IERH	Interrupt Enable Register High	<a href="#">Section 8.5.1.7.1</a>
1058h	IECR	Interrupt Enable Clear Register	<a href="#">Section 8.5.1.7.2</a>
105Ch	IECRH	Interrupt Enable Clear Register High	<a href="#">Section 8.5.1.7.2</a>
1060h	IESR	Interrupt Enable Set Register	<a href="#">Section 8.5.1.7.3</a>
1064h	IESRH	Interrupt Enable Set Register High	<a href="#">Section 8.5.1.7.3</a>
1068h	IPR	Interrupt Pending Register	<a href="#">Section 8.5.1.7.4</a>
106Ch	IPRH	Interrupt Pending Register High	<a href="#">Section 8.5.1.7.4</a>
1070h	ICR	Interrupt Clear Register	<a href="#">Section 8.5.1.7.5</a>
1074h	ICRH	Interrupt Clear Register High	<a href="#">Section 8.5.1.7.5</a>
1078h	IEVAL	Interrupt Evaluate Register	<a href="#">Section 8.5.1.7.6</a>
1080h	QER	QDMA Event Register	<a href="#">Section 8.5.1.8.1</a>
1084h	QEER	QDMA Event Enable Register	<a href="#">Section 8.5.1.8.2</a>
1088h	QEECR	QDMA Event Enable Clear Register	<a href="#">Section 8.5.1.8.3</a>

**Table 8-19. EDMACC Registers (continued)**

Offset	Acronym	Register Description	Section
108Ch	QEESR	QDMA Event Enable Set Register	<a href="#">Section 8.5.1.8.4</a>
1090h	QSER	QDMA Secondary Event Register	<a href="#">Section 8.5.1.8.5</a>
1094h	QSECR	QDMA Secondary Event Clear Register	<a href="#">Section 8.5.1.8.6</a>
<b>Shadow Region 0 Channel Registers</b>			
2000h	ER	Event Register	
2004h	ERH	Event Register High	
2008h	ECR	Event Clear Register	
200Ch	ECRH	Event Clear Register High	
2010h	ESR	Event Set Register	
2014h	ESRH	Event Set Register High	
2018h	CER	Chained Event Register	
201Ch	CERH	Chained Event Register High	
2020h	EER	Event Enable Register	
2024h	EERH	Event Enable Register High	
2028h	EECR	Event Enable Clear Register	
202Ch	EECRH	Event Enable Clear Register High	
2030h	EESR	Event Enable Set Register	
2034h	EESRH	Event Enable Set Register High	
2038h	SER	Secondary Event Register	
203Ch	SERH	Secondary Event Register High	
2040h	SECR	Secondary Event Clear Register	
2044h	SECRH	Secondary Event Clear Register High	
2050h	IER	Interrupt Enable Register	
2054h	IERH	Interrupt Enable Register High	
2058h	IECR	Interrupt Enable Clear Register	
205Ch	IECRH	Interrupt Enable Clear Register High	
2060h	IESR	Interrupt Enable Set Register	
2064h	IESRH	Interrupt Enable Set Register High	
2068h	IPR	Interrupt Pending Register	
206Ch	IPRH	Interrupt Pending Register High	
2070h	ICR	Interrupt Clear Register	
2074h	ICRH	Interrupt Clear Register High	
2078h	IEVAL	Interrupt Evaluate Register	
2080h	QER	QDMA Event Register	
2084h	QEER	QDMA Event Enable Register	
2088h	QEECR	QDMA Event Enable Clear Register	
208Ch	QEESR	QDMA Event Enable Set Register	
2090h	QSER	QDMA Secondary Event Register	
2094h	QSECR	QDMA Secondary Event Clear Register	
2200h-2294h	-	Shadow Region 1 Channel Registers	
2400h-2494h	-	Shadow Region 2 Channel Registers	
...		...	
2E00h-2E94h	-	Shadow Channel Registers for MP Space 7	


## 8.5.1.1 Global Registers

### 8.5.1.1.1 Peripheral Identification Register (PID)

The peripheral identification register (PID) uniquely identifies the EDMA3CC and the specific revision of the EDMA3CC.

The PID is shown in [Figure 8-40](#) and described in [Table 8-20](#).

**Figure 8-40. Peripheral ID Register (PID)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-20. Peripheral ID Register (PID) Field Descriptions**

Bit	Field	Value	Description
31-0	PID	0-FFFF FFFFh	Peripheral identifier uniquely identifies the EDMA3CC and the specific revision of the EDMA3CC.



### 8.5.1.1.2 EDMA3CC Configuration Register (CCCFG)

The EDMA3CC configuration register (CCCFG) provides the features/resources for the EDMA3CC in a particular device.

The CCCFG is shown in [Figure 8-41](#) and described in [Table 8-21](#).

**Figure 8-41. EDMA3CC Configuration Register (CCCFG)**

31	Reserved				26	25	24
R-x						MP_EXIST	CHMAP_EXIST
						R-1	R-1
23	22	21	20	19	18		
Reserved		NUM_REGN		Reserved	NUM_EVQUE		
R-0		R-3h		R-x	R-3h		
15	14			12	11	10	8
Reserved		NUM_PAENTRY		Reserved	NUM_INTCH		
R-x		R-5h		R-x	R-4h		
7	6			4	3	2	0
Reserved		NUM_QDMACH		Reserved	NUM_DMACH		
R-x		R-4h		R-x	R-5h		

LEGEND: R = Read only; -n = value after reset; -x = value is indeterminate after reset

**Table 8-21. EDMA3CC Configuration Register (CCCFG) Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
25	MP_EXIST	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		1	Memory protection logic included.
24	CHMAP_EXIST	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		1	Channel mapping logic included.
23-22	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
21-20	NUM_REGN	0-3h	Number of MP and shadow regions.
		0-2h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		3h	8 regions.
19	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
18-16	NUM_EVQUE	0-7h	Number of queues/number of TCs.
		0-2h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		3h	4 EDMA3TCs/Event Queues.
		4h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
15	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.


**Table 8-21. EDMA3CC Configuration Register (CCCFG) Field Descriptions (continued)**

Bit	Field	Value	Description
14-12	NUM_PAENTRY	0-7h	Number of PaRAM sets.
		0-3h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		5h	512 PaRAM sets.
		5h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
11	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
10-8	NUM_INTCH	0-7h	Number of interrupt channels.
		0-3h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		4h	64 interrupt channels.
		5h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
6-4	NUM_QDMACH	0-7h	Number of QDMA channels.
		0-1h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		4h	8 QDMA channels.
		3h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
2-0	NUM_DMACH	0-7h	Number of DMA channels.
		0-4h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		5h	64 DMA channels.
		6h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

### 8.5.1.1.3 DMA Channel Map $n$ Registers (DCHMAP $n$ )

The DMA channel map  $n$  register (DCHMAP $n$ ) is shown in [Figure 8-42](#) and described in [Table 8-22](#).

**Figure 8-42. DMA Channel Map  $n$  Registers (DCHMAP $n$ )**



LEGEND: R/W = Read/Write; R = Read only; - $n$  = value after reset

**Table 8-22. DMA Channel Map  $n$  Registers (DCHMAP $n$ ) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved
13-5	PAENTRY	0-1FFh	Points to the PaRAM set number for DMA channel $n$ .
4-0	Reserved	0	Reserved


### 8.5.1.1.4 QDMA Channel Map $n$ Registers (QCHMAP $n$ )

Each QDMA channel in EDMA3CC can be associated with any PaRAM set available on the device. Furthermore, the specific trigger word (0-7) of the PaRAM set can be programmed. The PaRAM set association and trigger word for every QDMA channel register is configurable using the QDMA channel map  $n$  register (QCHMAP $n$ ).

The QCHMAP $n$  is shown in [Figure 8-43](#) and described in [Table 8-23](#).

**NOTE:** At reset the QDMA channel map registers for all QDMA channels point to PaRAM set 0. If an application makes use of both a DMA channel that points to PaRAM set 0 and any QDMA channels, ensure that QCHMAP $n$  is programmed appropriately to point to a different PaRAM entry.

**Figure 8-43. QDMA Channel Map  $n$  Registers (QCHMAP $n$ )**



LEGEND: R/W = Read/Write; R = Read only; - $n$  = value after reset

**Table 8-23. QDMA Channel Map  $n$  Registers (QCHMAP $n$ ) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
13-5	PAENTRY	0-1FFh	PAENTRY points to the PaRAM set number for QDMA channel $n$ .
4-2	TRWORD	0-7h	Points to the specific trigger word of the PaRAM set defined by PAENTRY. A write to the trigger word results in a QDMA event being recognized.
1-0	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

### 8.5.1.1.5 DMA Channel Queue $n$ Number Registers (DMAQNUM $n$ )

The DMA channel queue number register (DMAQNUM $n$ ) allows programmability of each of the 64 DMA channels in the EDMA3CC to submit its associated synchronization event to any event queue in the EDMA3CC. At reset, all channels point to event queue 0.

The DMAQNUM $n$  is shown in [Figure 8-44](#) and described in [Table 8-24](#). [Table 8-25](#) shows the channels and their corresponding bits in DMAQNUM $n$ .

**NOTE:** Because the event queues in EDMA3CC have a fixed association to the transfer controllers, that is, Q0 TRs are submitted to TC0, Q1 TRs are submitted to TC1, etc., by programming DMAQNUM $n$  for a particular DMA channel  $n$  also dictates which transfer controller is utilized for the data movement (or which EDMA3TC receives the TR request).

**Figure 8-44. DMA Channel Queue  $n$  Number Registers (DMAQNUM $n$ )**

31	30	28	27	26	24	23	22	20	19	18	16
Rsvd	En		Rsvd	En		Rsvd	En		Rsvd	En	
R-0	R/W-0		R-0	R/W-0		R-0	R/W-0		R-0	R/W-0	
15	14	12	11	10	8	7	6	4	3	2	0
Rsvd	En		Rsvd	En		Rsvd	En		Rsvd	En	
R-0	R/W-0		R-0	R/W-0		R-0	R/W-0		R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-24. DMA Channel Queue  $n$  Number Registers (DMAQNUM $n$ ) Field Descriptions**

Bit	Field	Value	Description
31-0	En	0-7h	DMA queue number. Contains the event queue number to be used for the corresponding DMA channel. Programming DMAQNUM $n$ for an event queue number to a value more than the number of queues available in the EDMA3CC results in undefined behavior.
		0	Event $n$ is queued on Q0.
		1h	Event $n$ is queued on Q1.
		2h	Event $n$ is queued on Q2.
		3h	Event $n$ is queued on Q3.
		4h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

**Table 8-25. Bits in DMAQNUM $n$**

En bit	Channel Number (DMAQNUM $n$ )							
	0	1	2	3	4	5	6	7
0-2	E0	E8	E16	E24	E32	E40	E48	E56
4-6	E1	E9	E17	E25	E33	E41	E49	E57
8-10	E2	E10	E18	E26	E34	E42	E50	E58
12-14	E3	E11	E19	E27	E35	E43	E51	E59
16-18	E4	E12	E20	E28	E36	E44	E52	E60
20-22	E5	E13	E21	E29	E37	E45	E53	E61
24-26	E6	E14	E22	E30	E38	E46	E54	E62
28-30	E7	E15	E23	E31	E39	E47	E55	E63

### 8.5.1.1.6 QDMA Channel Queue Number Register (QDMAQNUM)

The QDMA channel queue number register (QDMAQNUM) is used to program all the QDMA channels in the EDMA3CC to submit the associated QDMA event to any of the event queues in the EDMA3CC.

The QDMAQNUM is shown in [Figure 8-45](#) and described in [Table 8-26](#).

**Figure 8-45. QDMA Channel Queue Number Register (QDMAQNUM)**

31	30	28	27	26	24	23	22	20	19	18	16
Rsvd	E7	Rsvd	E6	Rsvd	E5	Rsvd	E4	Rsvd	E3	Rsvd	E2
R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0
15	14	12	11	10	8	7	6	4	3	2	0
Rsvd	E3	Rsvd	E2	Rsvd	E1	Rsvd	E0	Rsvd	E3	Rsvd	E2
R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-26. QDMA Channel Queue Number Register (QDMAQNUM) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
14-0	$E_n$	0-7h 0 1h 2h 3h 4h-7h	QDMA queue number. Contains the event queue number to be used for the corresponding QDMA channel. Event $n$ is queued on Q0. Event $n$ is queued on Q1. Event $n$ is queued on Q2. Event $n$ is queued on Q3. Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

### 8.5.1.2 Error Registers

The EDMA3CC contains a set of registers that provide information on missed DMA and/or QDMA events, and instances when event queue thresholds are exceeded. If any of the bits in these registers is set, it results in the EDMA3CC generating an error interrupt.

#### 8.5.1.2.1 Event Missed Registers (EMR/EMRH)

For a particular DMA channel, if a second event is received prior to the first event getting cleared/serviced, the bit corresponding to that channel is set/asserted in the event missed registers (EMR/EMRH). All trigger types are treated individually, that is, manual triggered (ESR/ESRH), chain triggered (CER/CERH), and event triggered (ER/ERH) are all treated separately. The EMR/EMRH bits for a channel are also set if an event on that channel encounters a NULL entry (or a NULL TR is serviced). If any EMR/EMRH bit is set (and all errors, including bits in other error registers (QEMR, CCERR) were previously cleared), the EDMA3CC generates an error interrupt. For details on EDMA3CC error interrupt generation, see *Error Interrupts*.

The EMR is shown in [Figure 8-46](#) and described in [Table 8-27](#). The EMRH is shown in [Figure 8-47](#) and described in [Table 8-28](#).

**Figure 8-46. Event Missed Register (EMR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-27. Event Missed Register (EMR) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$		Channel 0-31 event missed. $E_n$ is cleared by writing a 1 to the corresponding bit in the event missed clear register (EMCR).
		0	No missed event.
		1	Missed event occurred.

**Figure 8-47. Event Missed Register High (EMRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-28. Event Missed Register High (EMRH) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$		Channel 32-63 event missed. $E_n$ is cleared by writing a 1 to the corresponding bit in the event missed clear register high (EMCRH).
		0	No missed event.
		1	Missed event occurred.

### 8.5.1.2.2 Event Missed Clear Registers (EMCR/EMCRH)

Once a missed event is posted in the event missed registers (EMR/EMRH), the bit remains set and you need to clear the set bit(s). This is done by way of CPU writes to the event missed clear registers (EMCR/EMCRH). Writing a 1 to any of the bits clears the corresponding missed event (bit) in EMR/EMRH; writing a 0 has no effect.

The EMCR is shown in [Figure 8-48](#) and described in [Table 8-29](#). The EMCRH is shown in [Figure 8-49](#) and described in [Table 8-30](#).

**Figure 8-48. Event Missed Clear Register (EMCR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-29. Event Missed Clear Register (EMCR) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$		Event missed 0-31 clear. All error bits must be cleared before additional error interrupts will be asserted by the EDMA3CC.
		0	No effect.
		1	Corresponding missed event bit in the event missed register (EMR) is cleared ( $E_n = 0$ ).

**Figure 8-49. Event Missed Clear Register High (EMCRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-30. Event Missed Clear Register High (EMCRH) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$		Event missed 32–63 clear. All error bits must be cleared before additional error interrupts will be asserted by the EDMA3CC.
		0	No effect.
		1	Corresponding missed event bit in the event missed register high (EMRH) is cleared ( $E_n = 0$ ).




**8.5.1.2.3 QDMA Event Missed Register (QEMR)**

For a particular QDMA channel, if two QDMA events are detected without the first event getting cleared/serviced, the bit corresponding to that channel is set/asserted in the QDMA event missed register (QEMR). The QEMR bits for a channel are also set if a QDMA event on the channel encounters a NULL entry (or a NULL TR is serviced). If any QEMR bit is set (and all errors, including bits in other error registers (EMR/EMRH, CCERR) were previously cleared), the EDMA3CC generates an error interrupt. For details on EDMA3CC error interrupt generation, see *Error Interrupts*.

The QEMR is shown in [Figure 8-50](#) and described in [Table 8-31](#).

**Figure 8-50. QDMA Event Missed Register (QEMR)**



LEGEND: R = Read only; -n = value after reset

**Table 8-31. QDMA Event Missed Register (QEMR) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	En	0 1	Channel 0-7 QDMA event missed. En is cleared by writing a 1 to the corresponding bit in the QDMA event missed clear register (QEMCR). No missed event. Missed event occurred.

#### 8.5.1.2.4 QDMA Event Missed Clear Register (QEMCR)

Once a missed event is posted in the QDMA event missed registers (QEMR), the bit remains set and you need to clear the set bit(s). This is done by way of CPU writes to the QDMA event missed clear registers (QEMCR). Writing a 1 to any of the bits clears the corresponding missed event (bit) in QEMR; writing a 0 has no effect.

The QEMCR is shown in [Figure 8-51](#) and described in [Table 8-32](#).

**Figure 8-51. QDMA Event Missed Clear Register (QEMCR)**



LEGEND: W = Write only; -n = value after reset

**Table 8-32. QDMA Event Missed Clear Register (QEMCR) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	$E_n$	0	QDMA event missed clear. All error bits must be cleared before additional error interrupts will be asserted by the EDMA3CC.
		0	No effect.
		1	Corresponding missed event bit in the QDMA event missed register (QEMR) is cleared ( $E_n = 0$ ).

### 8.5.1.2.5 EDMA3CC Error Register (CCERR)

The EDMA3CC error register (CCERR) indicates whether or not at any instant of time the number of events queued up in any of the event queues exceeds or equals the threshold/watermark value that is set in the queue watermark threshold register (QWMTHRA). Additionally, CCERR also indicates if when the number of outstanding TRs that have been programmed to return transfer completion code (TRs which have the TCINTEN or TCCHEN bit in OPT set) to the EDMA3CC has exceeded the maximum allowed value of 63. If any bit in CCERR is set (and all errors, including bits in other error registers (EMR/EMRH, QEMR) were previously cleared), the EDMA3CC generates an error interrupt. For details on EDMA3CC error interrupt generation, see *Error Interrupts*. Once the error bits are set in CCERR, they can only be cleared by writing to the corresponding bits in the EDMA3CC error clear register (CCERRCLR).

The CCERR is shown in [Figure 8-52](#) and described in [Table 8-33](#).

**Figure 8-52. EDMA3CC Error Register (CCERR)**

31					17	16		
Reserved					TCCERR			
R-0					R-0			
15				4	3	2	1	0
Reserved				QTHRXC3	QTHRXC2	QTHRXC1	QTHRXC0	
R-0				R-0	R-0	R-0	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 8-33. EDMA3CC Error Register (CCERR) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
16	TCCERR		Transfer completion code error. TCCERR is cleared by writing a 1 to the corresponding bit in the EDMA3CC error clear register (CCERRCLR).
		0	Total number of allowed TCCs outstanding has not been reached.
		1	Total number of allowed TCCs has been reached.
15-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	QTHRXC3		Queue threshold error for queue 3. QTHRXC3 is cleared by writing a 1 to the corresponding bit in the EDMA3CC error clear register (CCERRCLR).
		0	Watermark/threshold has not been exceeded.
		1	Watermark/threshold has been exceeded.
2	QTHRXC2		Queue threshold error for queue 2. QTHRXC2 is cleared by writing a 1 to the corresponding bit in the EDMA3CC error clear register (CCERRCLR).
		0	Watermark/threshold has not been exceeded.
		1	Watermark/threshold has been exceeded.
1	QTHRXC1		Queue threshold error for queue 1. QTHRXC1 is cleared by writing a 1 to the corresponding bit in the EDMA3CC error clear register (CCERRCLR).
		0	Watermark/threshold has not been exceeded.
		1	Watermark/threshold has been exceeded.
0	QTHRXC0		Queue threshold error for queue 0. QTHRXC0 is cleared by writing a 1 to the corresponding bit in the EDMA3CC error clear register (CCERRCLR).
		0	Watermark/threshold has not been exceeded.
		1	Watermark/threshold has been exceeded.

### 8.5.1.2.6 EDMA3CC Error Clear Register (CCERRCLR)

The EDMA3CC error clear register (CCERRCLR) is used to clear any error bits that are set in the EDMA3CC error register (CCERR). In addition, CCERRCLR also clears the values of some bit fields in the queue status registers (QSTAT $n$ ) associated with a particular event queue. Writing a 1 to any of the bits clears the corresponding bit in CCERR; writing a 0 has no effect.

The CCERRCLR is shown in [Figure 8-53](#) and described in [Table 8-34](#).

**Figure 8-53. EDMA3CC Error Clear Register (CCERRCLR)**

31	Reserved				17	16
					TCCERR	
					W-0	
					4	3
15	Reserved		QTHRXC3	QTHRXC2	QTHRXC1	QTHRXC0
		W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-34. EDMA3CC Error Clear Register (CCERRCLR) Field Descriptions**


Bit	Field	Value	Description
31-17	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
16	TCCERR	0	No effect.
		1	Clears the TCCERR bit in the EDMA3CC error register (CCERR).
15-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	QTHRXC3	0	No effect.
		1	Clears the QTHRXC3 bit in the EDMA3CC error register (CCERR) and the WM and THRXCD bits in the queue status register 3 (QSTAT3).
2	QTHRXC2	0	No effect.
		1	Clears the QTHRXC2 bit in the EDMA3CC error register (CCERR) and the WM and THRXCD bits in the queue status register 2 (QSTAT2).
1	QTHRXC1	0	No effect.
		1	Clears the QTHRXC1 bit in the EDMA3CC error register (CCERR) and the WM and THRXCD bits in the queue status register 1 (QSTAT1).
0	QTHRXC0	0	No effect.
		1	Clears the QTHRXC0 bit in the EDMA3CC error register (CCERR) and the WM and THRXCD bits in the queue status register 0 (QSTAT0).

### 8.5.1.2.7 Error Evaluation Register (EEVAL)

The EDMA3CC error interrupt is asserted whenever an error bit is set in any of the error registers (EMR/EMRH, QEMR, and CCERR). For subsequent error bits that get set, the EDMA3CC error interrupt is reasserted only when transitioning from an “all the error bits cleared” to “at least one error bit is set”. Alternatively, a CPU write of 1 to the EVAL bit in the error evaluation register (EEVAL) results in reasserting the EDMA3CC error interrupt, if there are any outstanding error bits set due to subsequent error conditions. Writes of 0 have no effect.

The EEVAL is shown in [Figure 8-54](#) and described in [Table 8-35](#).

**Figure 8-54. Error Evaluation Register (EEVAL)**



LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 8-35. Error Evaluation Register (EEVAL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	EVAL	0	Error interrupt evaluate. No effect.
		1	EDMA3CC error interrupt will be pulsed if any errors have not been cleared in any of the error registers (EMR/EMRH, QEMR, or CCERR).

### 8.5.1.3 Region Access Enable Registers

The region access enable register group consists of the DMA access enable registers (DRAE $m$  and DRAEH $m$ ) and the QDMA access enable registers (QRAE $m$ ). Where  $m$  is the number of shadow regions in the EDMA3CC memory map for a device. You can configure these registers to assign ownership of DMA/QDMA channels to a particular shadow region.

#### 8.5.1.3.1 DMA Region Access Enable for Region $m$ (DRAE $m$ )

The DMA region access enable register for shadow region  $m$  (DRAE $m$ /DRAEH $m$ ) is programmed to allow or disallow read/write accesses on a bit-by-bit bases for all DMA registers in the shadow region  $m$  view of the DMA channel registers. See the EDMA3CC register memory map (Table 8-19) for a list of all the DMA channel and interrupt registers mapped in the shadow region view. Additionally, the DRAE $m$ /DRAEH $m$  configuration determines completion of which DMA channels will result in assertion of the shadow region  $m$  DMA completion interrupt (see *EDMA3 Interrupts*).

The DRAE $m$  is shown in Figure 8-55 and described in Table 8-36. The DRAEH $m$  is shown in Figure 8-56 and described in Table 8-36.

**Figure 8-55. DMA Region Access Enable Register for Region  $m$  (DRAE $m$ )**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

LEGEND: R/W = Read/Write; - $n$  = value after reset

**Figure 8-56. DMA Region Access Enable High Register for Region  $m$  (DRAEH $m$ )**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

LEGEND: R/W = Read/Write; - $n$  = value after reset

**Table 8-36. DMA Region Access Enable Registers for Region  $M$  (DRAE $m$ /DRAEH $m$ )  
Field Descriptions**


Bit	Field	Value	Description
31-0	$E_n$	0	DMA region access enable for bit $n$ /channel $n$ in region $m$ . Accesses via region $m$ address space to bit $n$ in any DMA channel register are not allowed. Reads return 0 on bit $n$ and writes do not modify the state of bit $n$ . Enabled interrupt bits for bit $n$ do not contribute to the generation of a transfer completion interrupt for shadow region $m$ .
		1	Accesses via region $m$ address space to bit $n$ in any DMA channel register are allowed. Reads return the value from bit $n$ and writes modify the state of bit $n$ . Enabled interrupt bits for bit $n$ contribute to the generation of a transfer completion interrupt for shadow region $m$ .

**8.5.1.3.2 QDMA Region Access Enable Registers (QRAEm)**

The QDMA region access enable register for shadow region *m* (QRAEm) is programmed to allow or disallow read/write accesses on a bit-by-bit bases for all QDMA registers in the shadow region *m* view of the QDMA registers. This includes all 4-bit QDMA registers.

The QRAEm is shown in [Figure 8-57](#) and described in [Table 8-37](#).

**Figure 8-57. QDMA Region Access Enable for Region *m* (QRAEm)**



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

**Table 8-37. QDMA Region Access Enable for Region M (QRAEm) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	<i>E<sub>n</sub></i>	0	Accesses via region <i>m</i> address space to bit <i>n</i> in any QDMA channel register are not allowed. Reads return 0 on bit <i>n</i> and writes do not modify the state of bit <i>n</i> .
		1	Accesses via region <i>m</i> address space to bit <i>n</i> in any QDMA channel register are allowed. Reads return the value from bit <i>n</i> and writes modify the state of bit <i>n</i> .

### 8.5.1.4 Status/Debug Visibility Registers

The following set of registers provide visibility into the event queues and a TR life cycle. These are useful for system debug as they provide in-depth visibility for the events queued up in the event queue and also provide information on what parts of the EDMA3CC logic are active once the event has been received by the EDMA3CC.


#### 8.5.1.4.1 Event Queue Entry Registers (QxEy)

The event queue entry registers (QxEy) exist for all 16 queue entries (the maximum allowed queue entries) for all event queues in the EDMA3CC.

There are Q0E0 to Q0E15, Q1E0 to Q1E15, Q2E0 to Q2E15, and Q3E0 to Q3E15. Each register details the event number (ENUM) and the event type (ETYPE). For example, if the value in Q1E4 is read as 000004Fh, this means the 4th entry in queue 1 is a manually-triggered event on DMA channel 15.

The QxEy is shown in [Figure 8-58](#) and described in [Table 8-38](#).

**Figure 8-58. Event Queue Entry Registers (QxEy)**



LEGEND: R = Read only; -n = value after reset; -x = value is indeterminate after reset

**Table 8-38. Event Queue Entry Registers (QxEy) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-6	ETYPE	0-3h	Event entry y in queue x. Specifies the specific event type for the given entry in the event queue.
		0	Event triggered via ER.
		1h	Manual triggered via ESR.
		2h	Chain triggered via CER.
		3h	Auto-triggered via QER.
5-0	ENUM	0-3Fh	Event entry y in queue x. Event number:
		0-3h	QDMA channel number (0 to 3).
		0-3Fh	DMA channel/event number (0 to 63).



### 8.5.1.4.2 Queue Status Registers (QSTAT<sub>n</sub>)

The queue status registers (QSTAT<sub>n</sub>) is shown in [Figure 8-59](#) and described in [Table 8-39](#).

**Figure 8-59. Queue Status Register *n* (QSTAT<sub>n</sub>)**

31	Reserved				25	24	23	21	20	16	
					THRXC <small>D</small>	Reserved			WM		
R-0					R-0	R-0			R-0		
15	13	12					8	7	4	3	0
Reserved		NUMVAL				Reserved			STRTP <small>TR</small>		
R-0		R-0				R-0			R-0		

LEGEND: R = Read only; -*n* = value after reset

**Table 8-39. Queue Status Register *n* (QSTAT<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
24	THRXC <small>D</small>	0	Threshold exceeded. THRXC <small>D</small> is cleared by writing a 1 to the corresponding QTHRXC <small>D</small> <sub><i>n</i></sub> bit in the EDMA3CC error clear register (CCERRCLR).
		1	Threshold specified by the <i>Qn</i> bit in the queue watermark threshold A register (QWMTHRA) has not been exceeded.
			Threshold specified by the <i>Qn</i> bit in the queue watermark threshold A register (QWMTHRA) has been exceeded.
23-21	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
20-16	WM	0-10h	Watermark for maximum queue usage. Watermark tracks the most entries that have been in queue <i>n</i> since reset or since the last time that the watermark (WM) bit was cleared. WM is cleared by writing a 1 to the corresponding QTHRXC <small>D</small> <sub><i>n</i></sub> bit in the EDMA3CC error clear register (CCERRCLR).
		0-10h	Legal values are 0 (empty) to 10h (full).
		11h-1Fh	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
15-13	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
12-8	NUMVAL	0-10h	Number of valid entries in queue <i>n</i> . The total number of entries residing in the queue manager FIFO at a given instant. Always enabled.
		0-10h	Legal values are 0 (empty) to 10h (full).
		11h-1Fh	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3-0	STRTP <small>TR</small>	0-Fh	Start pointer. The offset to the head entry of queue <i>n</i> , in units of entries. Always enabled. Legal values are 0 (0th entry) to Fh (15th entry).

### 8.5.1.4.3 Queue Watermark Threshold A Register (QWMTHRA)

The queue watermark threshold A register (QWMTHRA) is shown in [Figure 8-60](#) and described in [Table 8-40](#).

**Figure 8-60. Queue Watermark Threshold A Register (QWMTHRA)**

31	29	28	24	23	21	20	16
Reserved		Q3		Reserved		Q2	
R-0		R/W-10		R-0		R/W-10	
15	13	12	8	7	5	4	0
Reserved		Q1		Reserved		Q0	
R-0		R/W-10h		R-0		R/W-10h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-40. Queue Watermark Threshold A Register (QWMTHRA) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
28-24	Q3	0-1Fh 0-10h 11h 12h-1Fh	Queue threshold for queue 3 value. The QTHRCD3 bit in the EDMA3CC error register (CCERR) and the THRXCD bit in the queue status register 3 (QSTAT3) are set when the number of events in queue 3 at an instant in time (visible via the NUMVAL bit in QSTAT3) equals or exceeds the value specified by Q3. The default is 16 (maximum allowed). Disables the threshold errors. Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
23-21	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
20-16	Q2	0-1Fh 0-10h 11h 12h-1Fh	Queue threshold for queue 2 value. The QTHRCD2 bit in the EDMA3CC error register (CCERR) and the THRXCD bit in the queue status register 2 (QSTAT2) are set when the number of events in queue 2 at an instant in time (visible via the NUMVAL bit in QSTAT2) equals or exceeds the value specified by Q2. The default is 16 (maximum allowed). Disables the threshold errors. Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
15-13	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
12-8	Q1	0-1Fh 0-10h 11h 12h-1Fh	Queue threshold for queue 1 value. The QTHRCD1 bit in the EDMA3CC error register (CCERR) and the THRXCD bit in the queue status register 1 (QSTAT1) are set when the number of events in queue 1 at an instant in time (visible via the NUMVAL bit in QSTAT1) equals or exceeds the value specified by Q1. The default is 16 (maximum allowed). Disables the threshold errors. Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-5	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
4-0	Q0	0-1Fh 0-10h 11h 12h-1Fh	Queue threshold for queue 0 value. The QTHRCD0 bit in the EDMA3CC error register (CCERR) and the THRXCD bit in the queue status register 0 (QSTAT0) are set when the number of events in queue 0 at an instant in time (visible via the NUMVAL bit in QSTAT0) equals or exceeds the value specified by Q0. The default is 16 (maximum allowed). Disables the threshold errors. Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

#### 8.5.1.4.4 EDMA3CC Status Register (CCSTAT)

The EDMA3CC status register (CCSTAT) has a number of status bits that reflect which parts of the EDMA3CC logic is active at any given instant of time. The CCSTAT is shown in [Figure 8-61](#) and described in [Table 8-41](#).

**Figure 8-61. EDMA3CC Status Register (CCSTAT)**

31							24								
Reserved															
R-0															
23		22		21		20		19		18		17		16	
Reserved		Reserved		Reserved		Reserved		QUEACTV3		QUEACTV2		QUEACTV1		QUEACTV0	
R-0		R-0		R-0		R-0		R-0		R-0		R-0		R-0	
15		14		13		12		11		10		9		8	
Reserved				COMPACTV											
R-0				R-0											
7		6		5		4		3		2		1		0	
Reserved				ACTV		Reserved		TRACTV		QEVACTV		EVTACTV		EVTACTV	
R-0				R-0		R-0		R-0		R-0		R-0		R-0	

LEGEND: R = Read only; -n = value after reset

**Table 8-41. EDMA3CC Status Register (CCSTAT) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
19	QUEACTV3	0	No events are queued in queue 3.
		1	At least one TR is queued in queue 3.
18	QUEACTV2	0	No events are queued in queue 2.
		1	At least one TR is queued in queue 2.
17	QUEACTV1	0	No events are queued in queue 1.
		1	At least one TR is queued in queue 1.
16	QUEACTV0	0	No events are queued in queue 0.
		1	At least one TR is queued in queue 0.
15-14	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
13-8	COMPACTV	0-3Fh	Completion request active. The COMPACTV field reflects the count for the number of completion requests submitted to the transfer controllers. This count increments every time a TR is submitted and is programmed to report completion (the TCINTEN or TCCCHEN bits in OPT in the parameter entry associated with the TR are set). The counter decrements for every valid TCC received back from the transfer controllers. If at any time the count reaches a value of 63, the EDMA3CC will not service any new TRs until the count is less than 63 (or return a transfer completion code from a transfer controller, which would decrement the count).
		0	No completion requests outstanding.
		1h-3Fh	Total of 1 completion request to 63 completion requests are outstanding.
7-5	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

**Table 8-41. EDMA3CC Status Register (CCSTAT) Field Descriptions (continued)**


Bit	Field	Value	Description
4	ACTV		Channel controller active. Channel controller active is a logical-OR of each of the *ACTV bits. The ACTV bit remains high through the life of a TR.
		0	Channel is idle..
		1	Channel is busy.
3	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
2	TRACTV		Transfer request active.
		0	Transfer request processing/submission logic is inactive.
		1	Transfer request processing/submission logic is active.
1	QEVTACTV		QDMA event active.
		0	No enabled QDMA events are active within the EDMA3CC.
		1	At least one enabled QDMA event (QER) is active within the EDMA3CC.
0	EVTACTV		DMA event active.
		0	No enabled DMA events are active within the EDMA3CC.
		1	At least one enabled DMA event (ER and EER, ESR, CER) is active within the EDMA3CC.

### 8.5.1.5 Memory Protection Address Space

#### 8.5.1.5.1 Memory Protection Fault Address Register (MPFAR)

The memory protection fault address register (MPFAR) is shown in [Figure 8-62](#) and described in [Table 8-42](#). A CPU write of 1 to the MPFCLR bit in the memory protection fault command register (MPFCR) causes any error conditions stored in MPFAR to be cleared.

**Figure 8-62. Memory Protection Fault Address Register (MPFAR)**



LEGEND: R = Read only; -n = value after reset


**Table 8-42. Memory Protection Fault Address Register (MPFAR) Field Descriptions**

Bit	Field	Value	Description
31-0	FADDR	0-FFFF FFFFh	Fault address. This 32-bit read-only status register contains the fault address when a memory protection violation is detected. This register can only be cleared via the memory protection fault command register (MPFCR).

### 8.5.1.5.2 Memory Protection Fault Status Register (MPFSR)

The memory protection fault status register (MPFSR) is shown in [Figure 8-63](#) and described in [Table 8-43](#). A CPU write of 1 to the MPFCLR bit in the memory protection fault command register (MPFCR) causes any error conditions stored in MPFSR to be cleared.

**Figure 8-63. Memory Protection Fault Status Register (MPFSR)**



LEGEND: R = Read only; -n = value after reset


**Table 8-43. Memory Protection Fault Status Register (MPFSR) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
12-9	FID	0-Fh	Faulted identification. FID contains valid information if any of the MP error bits (UXE, UWE, URE, SXE, SWE, SRE) are nonzero (that is, if an error has been detected.) The FID field contains the privilege ID for the specific request/requestor that resulted in an MP error.
8-6	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
5	SRE	0 1	Supervisor read error. 0 No error detected. 1 Supervisor level task attempted to read from a MP page without SR permissions.
4	SWE	0 1	Supervisor write error. 0 No error detected. 1 Supervisor level task attempted to write to a MP page without SW permissions.
3	SXE	0 1	Supervisor execute error. 0 No error detected. 1 Supervisor level task attempted to execute from a MP page without SX permissions.
2	URE	0 1	User read error. 0 No error detected. 1 User level task attempted to read from a MP page without UR permissions.
1	UWE	0 1	User write error. 0 No error detected. 1 User level task attempted to write to a MP page without UW permissions.
0	UXE	0 1	User execute error. 0 No error detected. 1 User level task attempted to execute from a MP page without UX permissions.

### 8.5.1.5.3 Memory Protection Fault Command Register (MPFCR)

The memory protection fault command register (MPFCR) is shown in [Figure 8-64](#) and described in [Table 8-44](#).

**Figure 8-64. Memory Protection Fault Command Register (MPFCR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-44. Memory Protection Fault Command Register (MPFCR) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	MPFCLR	0	Fault clear register. CPU write of 0 has no effect.
		1	CPU write of 1 to the MPFCLR bit causes any error conditions stored in the memory protection fault address register (MPFAR) and the memory protection fault status register (MPFSR) to be cleared.

### 8.5.1.5.4 Memory Protection Page Attribute Register (MPPAn)

The memory protection page attribute register (MPPAn) is shown in [Figure 8-65](#) and described in [Table 8-45](#).

**Figure 8-65. Memory Protection Page Attribute Register (MPPAn)**

31															16																
Reserved																															
R-0																															
15		14		13		12		11		10		9		8		7		6		5		4		3		2		1		0	
AID5	AID4	AID3	AID2	AID1	AID0	EXT	Rsvd	Reserved		SR	SW	SX	UR	UW	UX																
RW-1		RW-1		RW-1		RW-1		RW-1		RW-1		RW-1		R-0		RW-1		RW-1		RW-1		RW-0		RW-1		RW-1		RW-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-45. Memory Protection Page Attribute Register (MPPAn) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
15-10	AIDm	0	Requests with Privilege ID == N are not allowed to region M, regardless of permission settings (UW, UR, SW, SR).
		1	Requests with Privilege ID == N are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR).
9	EXT	0	Requests with Privilege ID >= 6 are not allowed to region M, regardless of permission settings (UW, UR, SW, SR).
		1	Requests with Privilege ID >= 6 are permitted, if access type is allowed as defined by permission settings (UW, UR, SW, SR).
8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-6	Reserved	1	Reserved. Always write 1 to this bit.
5	SR	0	Supervisor read accesses are not allowed from region M.
		1	Supervisor write accesses are allowed from region M addresses.
4	SW	0	Supervisor write accesses are not allowed to region M.
		1	Supervisor write accesses are allowed to region N addresses.
3	SX	0	Supervisor execute accesses are not allowed from region M.
		1	Supervisor execute accesses are allowed from region M addresses.
2	UR	0	User read accesses are not allowed from region M.
		1	User read accesses are allowed from region N addresses.
1	UW	0	User write accesses are not allowed to region M.
		1	User write accesses are allowed to region M addresses.
0	UX	0	User execute accesses are not allowed from region M.
		1	User execute accesses are allowed from region M addresses.



### 8.5.1.6 DMA Channel Registers

The following sets of registers pertain to the 64 DMA channels. The 64 DMA channels consist of a set of registers (with exception of DMAQNUM $n$ ) that each have 64 bits and the bit position of each register matches the DMA channel number. Each register is named with the format *reg\_name* that corresponds to DMA channels 0 through 31 and *reg\_name\_High* that corresponds to DMA channels 32 through 64.

For example, the event register (ER) corresponds to DMA channel 0 through 31 and the event register high register (ERH) corresponds to DMA channel 32 through 63. The register is typically called the event register.

The DMA channel registers are accessible via read/writes to the global address range. They are also accessible via read/writes to the shadow address range. The read/write ability to the registers in the shadow region are controlled by the DMA region access registers (DRAEm/DRAEHm). The registers are described in [Section 8.5.1.3.1](#) and the details for shadow region/global region usage is explained in *EDMA3 Channel Controller Regions*.

#### 8.5.1.6.1 Event Registers (ER, ERH)

All external events are captured in the event register (ER/ERH). The events are latched even when the events are not enabled. If the event bit corresponding to the latched event is enabled (EER.En/EERH.En = 1), then the event is evaluated by the EDMA3CC logic for an associated transfer request submission to the transfer controllers. The event register bits are automatically cleared (ER.En/ERH.En = 0) once the corresponding events are prioritized and serviced. If ER.En/ERH.En are already set and another event is received on the same channel/event, then the corresponding event is latched in the event miss register (EMR.En/EMRH.En), provided that the event was enabled (EER.En/EERH.En = 1).

Event  $n$  can be cleared by the CPU writing a 1 to corresponding event bit in the event clear register (ECR/ECRH). The setting of an event is a higher priority relative to clear operations (via hardware or software). If set and clear conditions occur concurrently, the set condition wins. If the event was previously set, then EMR/EMRH would be set because an event is lost. If the event was previously clear, then the event remains set and is prioritized for submission to the event queues.

The *Debug List* table provides the type of synchronization events and the EDMA3CC channels associated to each of these external events.

The ER is shown in [Figure 8-66](#) and described in [Table 8-46](#). The ERH is shown in [Figure 8-67](#) and described in [Table 8-47](#).

**Figure 8-66. Event Register (ER)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-46. Event Register (ER) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event 0-31. Events 0-31 are captured by the EDMA3CC and are latched into ER. The events are set ( $E_n = 1$ ) even when events are disabled ( $E_n = 0$ in the event enable register, EER).
		1	EDMA3CC event is not asserted.
			EDMA3CC event is asserted. Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

**Figure 8-67. Event Register High (ERH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-47. Event Register High (ERH) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event 32-63. Events 32-63 are captured by the EDMA3CC and are latched into ERH. The events are set ( $E_n = 1$ ) even when events are disabled ( $E_n = 0$ in the event enable register high, EERH).
		1	EDMA3CC event is not asserted.
			EDMA3CC event is asserted. Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

### 8.5.1.6.2 Event Clear Registers (ECR, ECRH)

Once an event has been posted in the event registers (ER/ERH), the event is cleared in two ways. If the event is enabled in the event enable register (EER/EERH) and the EDMA3CC submits a transfer request for the event to the EDMA3TC, it clears the corresponding event bit in the event register. If the event is disabled in the event enable register (EER/EERH), the CPU can clear the event by way of the event clear registers (ECR/ECRH).

Writing a 1 to any of the bits clears the corresponding event; writing a 0 has no effect. Once an event bit is set in the event register, it remains set until EDMA3CC submits a transfer request for that event or the CPU clears the event by setting the corresponding bit in ECR/ECRH.

The ECR is shown in [Figure 8-68](#) and described in [Table 8-48](#). The ECRH is shown in [Figure 8-69](#) and described in [Table 8-49](#).

**Figure 8-68. Event Clear Register (ECR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-48. Event Clear Register (ECR) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>En</i>		Event clear for event 0-31. Any of the event bits in ECR is set to clear the event ( <i>En</i> ) in the event register (ER). A write of 0 has no effect.
		0	No effect.
		1	EDMA3CC event is cleared in the event register (ER).

**Figure 8-69. Event Clear Register High (ECRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-49. Event Clear Register High (ECRH) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>En</i>		Event clear for event 32-63. Any of the event bits in ECRH are set to clear the event ( <i>En</i> ) in the event register high (ERH). A write of 0 has no effect.
		0	No effect.
		1	EDMA3CC event is cleared in the event register high (ERH).

### 8.5.1.6.3 Event Set Registers (ESR, ESRH)

The event set registers (ESR/ESRH) allow the CPU (EDMA3 programmers) to manually set events to initiate DMA transfer requests. CPU writes of 1 to any event set register ( $E_n$ ) bits set the corresponding bits in the registers. The set event is evaluated by the EDMA3CC logic for an associated transfer request submission to the transfer controllers. Writing a 0 has no effect.

The event set registers operate independent of the event registers (ER/ERH), and a write of 1 is always considered a valid event regardless of whether the event is enabled (the corresponding event bits are set or cleared in EER. $E_n$ /EERH. $E_n$ ).

Once the event is set in the event set registers, it cannot be cleared by CPU writes, in other words, the event clear registers (ECR/ECRH) have no effect on the state of ESR/ESRH. The bits will only be cleared once the transfer request corresponding to the event has been submitted to the transfer controller. The setting of an event is a higher priority relative to clear operations (via hardware). If set and clear conditions occur concurrently, the set condition wins. If the event was previously set, then EMR/EMRH would be set because an event is lost. If the event was previously clear, then the event remains set and is prioritized for submission to the event queues.

Manually-triggered transfers via writes to ESR/ESRH allow the CPU to submit DMA requests in the system, these are relevant for memory-to-memory transfer scenarios. If the ESR. $E_n$ /ESRH. $E_n$  bit is already set and another CPU write of 1 is attempted to the same bit, then the corresponding event is latched in the event missed registers (EMR. $E_n$ /EMRH. $E_n$  = 1).

The ESR is shown in [Figure 8-70](#) and described in [Table 8-50](#). The ESRH is shown in [Figure 8-71](#) and described in [Table 8-51](#).

**Figure 8-70. Event Set Register (ESR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

LEGEND: R/W = Read/Write; -n = value after reset

**Table 8-50. Event Set Register (ESR) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event set for event 0-31.
		1	No effect.
		1	Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

**Figure 8-71. Event Set Register High (ESRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

LEGEND: R/W = Read/Write; -n = value after reset

**Table 8-51. Event Set Register High (ESRH) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>En</i>		Event set for event 32-63.
		0	No effect.
		1	Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

#### 8.5.1.6.4 Chained Event Registers (CER, CERH)

When the OPTIONS parameter for a PaRAM entry is programmed to returned a chained completion code (ITCCHEN = 1 and/or TCCHEN = 1), then the value dictated by the TCC[5:0] (also programmed in OPT) forces the corresponding event bit to be set in the chained event registers (CER/CERH). The set chained event is evaluated by the EDMA3CC logic for an associated transfer request submission to the transfer controllers. This results in a chained-triggered transfer.

The chained event registers do not have any enables. The generation of a chained event is essentially enabled by the PaRAM entry that has been configured for intermediate and/or final chaining on transfer completion. The *En* bit is set (regardless of the state of EER.En/EERH.En) when a chained completion code is returned from one of the transfer controllers or is generated by the EDMA3CC via the early completion path. The bits in the chained event register are cleared when the corresponding events are prioritized and serviced.

If the *En* bit is already set and another chaining completion code is return for the same event, then the corresponding event is latched in the event missed registers (EMR.En/EMRH.En = 1). The setting of an event is a higher priority relative to clear operations (via hardware). If set and clear conditions occur concurrently, the set condition wins. If the event was previously set, then EMR/EMRH would be set because an event is lost. If the event was previously clear, then the event remains set and is prioritized for submission to the event queues.

The CER is shown in Figure 8-72 and described in Table 8-52. The CERH is shown in Figure 8-73 and described in Table 8-53.

**Figure 8-72. Chained Event Register (CER)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-52. Chained Event Register (CER) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>En</i>	0	Chained event for event 0-31. No effect.
		1	Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

**Figure 8-73. Chained Event Register High (CERH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-53. Chained Event Register High (CERH) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>En</i>		Chained event set for event 32-63.
		0	No effect.
		1	Corresponding DMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

### 8.5.1.6.5 Event Enable Registers (EER, EERH)

The EDMA3CC provides the option of selectively enabling/disabling each event in the event registers (ER/ERH) by using the event enable registers (EER/EERH). If an event bit in EER/EERH is set (using the event enable set registers, EESR/EESRH), it will enable that corresponding event. Alternatively, if an event bit in EER/EERH is cleared (using the event enable clear registers, EECR/EECRH), it will disable the corresponding event.

The event registers latch all events that are captured by EDMA3CC, even if the events are disabled (although EDMA3CC does not process it). Enabling an event with a pending event already set in the event registers enables the EDMA3CC to process the already set event like any other new event. The EER/EERH settings do not have any effect on chained events ( $CER.En/CERH.En = 1$ ) and manually set events ( $ESR.En/ESRH.En = 1$ ).

The EER is shown in [Figure 8-74](#) and described in [Table 8-54](#). The EERH is shown in [Figure 8-75](#) and described in [Table 8-55](#).

**Figure 8-74. Event Enable Register (EER)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-54. Event Enable Register (EER) Field Descriptions**

Bit	Field	Value	Description
31-0	$En$	0	Event enable for events 0-31. Event is not enabled. An external event latched in the event register (ER) is not evaluated by the EDMA3CC.
		1	Event is enabled. An external event latched in the event register (ER) is evaluated by the EDMA3CC.

**Figure 8-75. Event Enable Register High (EERH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-55. Event Enable Register High (EERH) Field Descriptions**

Bit	Field	Value	Description
31-0	$En$	0	Event enable for events 32-63. Event is not enabled. An external event latched in the event register high (ERH) is not evaluated by the EDMA3CC.
		1	Event is enabled. An external event latched in the event register high (ERH) is evaluated by the EDMA3CC.



### 8.5.1.6.6 Event Enable Clear Register (EECR, EECRH)

The event enable registers (EER/EERH) cannot be modified by directly writing to them. The intent is to ease the software burden for the case where multiple tasks are attempting to simultaneously modify these registers. The event enable clear registers (EECR/EECRH) are used to disable events. Writes of 1 to the bits in EECR/EECRH clear the corresponding event bits in EER/EERH; writes of 0 have no effect.

The EECR is shown in [Figure 8-76](#) and described in [Table 8-56](#). The EECRH is shown in [Figure 8-77](#) and described in [Table 8-57](#).

**Figure 8-76. Event Enable Clear Register (EECR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-56. Event Enable Clear Register (EECR) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event enable clear for events 0-31. No effect.
		1	Event is disabled. Corresponding bit in the event enable register (EER) is cleared ( $E_n = 0$ ).

**Figure 8-77. Event Enable Clear Register High (EECRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-57. Event Enable Clear Register High (EECRH) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event enable clear for events 32-63. No effect.
		1	Event is disabled. Corresponding bit in the event enable register high (EERH) is cleared ( $E_n = 0$ ).

### 8.5.1.6.7 Event Enable Set Registers (EESR, EESRH)

The event enable registers (EER/EERH) cannot be modified by directly writing to them. The intent is to ease the software burden for the case where multiple tasks are attempting to simultaneously modify these registers. The event enable set registers (EESR/EESRH) are used to enable events. Writes of 1 to the bits in EESR/EESRH set the corresponding event bits in EER/EERH; writes of 0 have no effect.

The EESR is shown in Figure 8-78 and described in Table 8-58. The EESRH is shown in Figure 8-79 and described in Table 8-59.

**Figure 8-78. Event Enable Set Register (EESR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-58. Event Enable Set Register (EESR) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event enable set for events 0-31. No effect.
		1	Event is enabled. Corresponding bit in the event enable register (EER) is set ( $E_n = 1$ ).

**Figure 8-79. Event Enable Set Register High (EESRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-59. Event Enable Set Register High (EESRH) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Event enable set for events 32-63. No effect.
		1	Event is enabled. Corresponding bit in the event enable register high (EERH) is set ( $E_n = 1$ ).

### 8.5.1.6.8 Secondary Event Registers (SER, SERH)

The secondary event registers (SER/SERH) provide information on the state of a DMA channel or event (0 through 63). If the EDMA3CC receives a TR synchronization due to a manual-trigger, event-trigger, or chained-trigger source (ESR.En/ESRH.En = 1, ER.En/ERH.En = 1, or CER.En/CERH.En = 1), which results in the setting of a corresponding event bit in SER/SERH (SER.En/SERH.En = 1), it implies that the corresponding DMA event is in the queue.

Once a bit corresponding to an event is set in SER/SERH, the EDMA3CC does not prioritize additional events on the same DMA channel. Depending on the condition that lead to the setting of the SER bits, either the EDMA3CC hardware or the software (using SECR/SECRH) needs to clear the SER/SERH bits for the EDMA3CC to evaluate subsequent events (subsequent transfers) on the same channel. For additional conditions that can cause the secondary event registers to be set, see *EDMA Overview*.

The SER is shown in [Figure 8-80](#) and described in [Table 8-60](#). The SERH is shown in [Figure 8-81](#) and described in [Table 8-61](#).

**Figure 8-80. Secondary Event Register (SER)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-60. Secondary Event Register (SER) Field Descriptions**

Bit	Field	Value	Description
31-0	En		Secondary event register. The secondary event register is used along with the event register (ER) to provide information on the state of an event.
		0	Event is not currently stored in the event queue.
		1	Event is currently stored in the event queue. Event arbiter will not prioritize additional events.

**Figure 8-81. Secondary Event Register High (SERH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-61. Secondary Event Register High (SERH) Field Descriptions**

Bit	Field	Value	Description
31-0	En		Secondary event register. The secondary event register is used along with the event register high (ERH) to provide information on the state of an event.
		0	Event is not currently stored in the event queue.
		1	Event is currently stored in the event queue. Event submission/prioritization logic will not prioritize additional events.

### 8.5.1.6.9 Secondary Event Clear Registers (SECR, SECRH)

The secondary event clear registers (SECR/SECRH) clear the status of the secondary event registers (SER/SERH). CPU writes of 1 clear the corresponding set bits in SER/SERH. Writes of 0 have no effect.

The SECR is shown in [Figure 8-82](#) and described in [Table 8-62](#). The SECRH is shown in [Figure 8-83](#) and described in [Table 8-63](#).

**Figure 8-82. Secondary Event Clear Register (SECR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E31	E30	E29	E28	E27	E26	E25	E24	E23	E22	E21	E20	E19	E18	E17	E16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4	E3	E2	E1	E0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-62. Secondary Event Clear Register (SECR) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Secondary event clear register. No effect.
		1	Corresponding bit in the secondary event register (SER) is cleared ( $E_n = 0$ ).

**Figure 8-83. Secondary Event Clear Register High (SECRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E63	E62	E61	E60	E59	E58	E57	E56	E55	E54	E53	E52	E51	E50	E49	E48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E47	E46	E45	E44	E43	E42	E41	E40	E39	E38	E37	E36	E35	E34	E33	E32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-63. Secondary Event Clear Register High (SECRH) Field Descriptions**

Bit	Field	Value	Description
31-0	$E_n$	0	Secondary event clear register. No effect.
		1	Corresponding bit in the secondary event registers high (SERH) is cleared ( $E_n = 0$ ).

### 8.5.1.7 Interrupt Registers

All DMA/QDMA channels can be set to assert an EDMA3CC completion interrupt to the CPU on transfer completion, by appropriately configuring the PaRAM entry associated with the channels. The following set of registers is used for the transfer completion interrupt reporting/generating by the EDMA3CC. For more details on EDMA3CC completion interrupt generation, see *EDMA3 Interrupts*.

#### 8.5.1.7.1 Interrupt Enable Registers (IER, IERH)

Interrupt enable registers (IER/IERH) are used to enable/disable the transfer completion interrupt generation by the EDMA3CC for all DMA/QDMA channels. The IER/IERH cannot be written to directly. To set any interrupt bit in IER/IERH, a 1 must be written to the corresponding interrupt bit in the interrupt enable set registers (IESR/IESRH). Similarly, to clear any interrupt bit in IER/IERH, a 1 must be written to the corresponding interrupt bit in the interrupt enable clear registers (IECR/IECRH).

The IER is shown in [Figure 8-84](#) and described in [Table 8-64](#). The IERH is shown in [Figure 8-85](#) and described in [Table 8-65](#).

**Figure 8-84. Interrupt Enable Register (IER)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-64. Interrupt Enable Register (IER) Field Descriptions**

Bit	Field	Value	Description
31-0	I <sub>n</sub>	0	Interrupt enable for channels 0-31. Interrupt is not enabled.
		1	Interrupt is enabled.

**Figure 8-85. Interrupt Enable Register High (IERH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; -n = value after reset

**Table 8-65. Interrupt Enable Register High (IERH) Field Descriptions**

Bit	Field	Value	Description
31-0	I <sub>n</sub>	0	Interrupt enable for channels 32-63. Interrupt is not enabled.
		1	Interrupt is enabled.

### 8.5.1.7.2 Interrupt Enable Clear Register (IECR, IECRH)

The interrupt enable clear registers (IECR/IECRH) are used to clear interrupts. Writes of 1 to the bits in IECR/IECRH clear the corresponding interrupt bits in the interrupt enable registers (IER/IERH); writes of 0 have no effect.

The IECR is shown in [Figure 8-86](#) and described in [Table 8-66](#). The IECRH is shown in [Figure 8-87](#) and described in [Table 8-67](#).

**Figure 8-86. Interrupt Enable Clear Register (IECR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-66. Interrupt Enable Clear Register (IECR) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>In</i>	0	Interrupt enable clear for channels 0-31. No effect.
		1	Corresponding bit in the interrupt enable register (IER) is cleared ( <i>In</i> = 0).

**Figure 8-87. Interrupt Enable Clear Register High (IECRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-67. Interrupt Enable Clear Register High (IECRH) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>In</i>	0	Interrupt enable clear for channels 32-63. No effect.
		1	Corresponding bit in the interrupt enable register high (IERH) is cleared ( <i>In</i> = 0).

### 8.5.1.7.3 Interrupt Enable Set Registers (IESR, IESRH)

The interrupt enable set registers (IESR/IESRH) are used to enable interrupts. Writes of 1 to the bits in IESR/IESRH set the corresponding interrupt bits in the interrupt enable registers (IER/IERH); writes of 0 have no effect.

The IESR is shown in [Figure 8-88](#) and described in [Table 8-68](#). The IESRH is shown in [Figure 8-89](#) and described in [Table 8-69](#).

**Figure 8-88. Interrupt Enable Set Register (IESR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-68. Interrupt Enable Set Register (IESR) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>In</i>	0	Interrupt enable set for channels 0-31. No effect.
		1	Corresponding bit in the interrupt enable register (IER) is set ( <i>In</i> = 1).

**Figure 8-89. Interrupt Enable Set Register High (IESRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-69. Interrupt Enable Set Register High (IESRH) Field Descriptions**

Bit	Field	Value	Description
31-0	<i>In</i>	0	Interrupt enable clear for channels 32-63. No effect.
		1	Corresponding bit in the interrupt enable register high (IERH) is set ( <i>In</i> = 1).

#### 8.5.1.7.4 Interrupt Pending Register (IPR, IPRH)

If the TCINTEN and/or ITCINTEN bit in the channel option parameter (OPT) is set in the PaRAM entry associated with the channel (DMA or QDMA), then the EDMA3TC (for normal completion) or the EDMA3CC (for early completion) returns a completion code on transfer or intermediate transfer completion. The value of the returned completion code is equal to the TCC bit in OPT for the PaRAM entry associated with the channel.

When an interrupt transfer completion code with  $TCC = n$  is detected by the EDMA3CC, then the corresponding bit is set in the interrupt pending register (IPR. $ln$ , if  $n = 0$  to 31; IPRH. $ln$ , if  $n = 32$  to 63). Note that once a bit is set in the interrupt pending registers, it remains set; it is your responsibility to clear these bits. The bits set in IPR/IPRH are cleared by writing a 1 to the corresponding bits in the interrupt clear registers (ICR/ICRH).

The IPR is shown in Figure 8-90 and described in Table 8-70. The IPRH is shown in Figure 8-91 and described in Table 8-71.

**Figure 8-90. Interrupt Pending Register (IPR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; - $n$  = value after reset

**Table 8-70. Interrupt Pending Register (IPR) Field Descriptions**

Bit	Field	Value	Description
31-0	$ln$	0	Interrupt pending for $TCC = 0-31$ .
		1	Interrupt transfer completion code is not detected or was cleared.
		1	Interrupt transfer completion code is detected ( $ln = 1$ , $n = EDMA3TC[5:0]$ ).

**Figure 8-91. Interrupt Pending Register High (IPRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R = Read only; - $n$  = value after reset

**Table 8-71. Interrupt Pending Register High (IPRH) Field Descriptions**

Bit	Field	Value	Description
31-0	$ln$	0	Interrupt pending for $TCC = 32-63$ .
		1	Interrupt transfer completion code is not detected or was cleared.
		1	Interrupt transfer completion code is detected ( $ln = 1$ , $n = EDMA3TC[5:0]$ ).



### 8.5.1.7.5 Interrupt Clear Registers (ICR, ICRH)

The bits in the interrupt pending registers (IPR/IPRH) are cleared by writing a 1 to the corresponding bits in the interrupt clear registers (ICR/ICRH). Writes of 0 have no effect. All set bits in IPR/IPRH must be cleared to allow EDMA3CC to assert additional transfer completion interrupts.

The ICR is shown in [Figure 8-92](#) and described in [Table 8-72](#). The ICRH is shown in [Figure 8-93](#) and described in [Table 8-73](#).

**Figure 8-92. Interrupt Clear Register (ICR)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-72. Interrupt Clear Register (ICR) Field Descriptions**

Bit	Field	Value	Description
31-0	In	0	Interrupt clear register for TCC = 0-31. No effect.
		1	Corresponding bit in the interrupt pending register (IPR) is cleared (In = 0).

**Figure 8-93. Interrupt Clear Register High (ICRH)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0

LEGEND: W = Write only; -n = value after reset

**Table 8-73. Interrupt Clear Register High (ICRH) Field Descriptions**


Bit	Field	Value	Description
31-0	In	0	Interrupt clear register for TCC = 32-63. No effect.
		1	Corresponding bit in the interrupt pending register high (IPRH) is cleared (In = 0).

### 8.5.1.7.6 Interrupt Evaluate Register (IEVAL)

The interrupt evaluate register (IEVAL) is the only register that physically exists in both the global region and the shadow regions. In other words, the read/write accessibility for the shadow region IEVAL is not affected by the DMA/QDMA region access registers (DRAEm/DRAEHm, QRAEn/QRAEHn). IEVAL is needed for robust ISR operations to ensure that interrupts are not missed by the CPU.

The IEVAL is shown in [Figure 8-94](#) and described in [Table 8-74](#).

**Figure 8-94. Interrupt Evaluate Register (IEVAL)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-74. Interrupt Evaluate Register (IEVAL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	EVAL	0 1	Interrupt evaluate. 0 No effect. 1 Causes EDMA3CC completion interrupt to be pulsed, if any enabled (IERn/IERHn = 1) interrupts are still pending (IPRn/IPRHn = 1).  The EDMA3CC completion interrupt that is pulsed depends on which IEVAL is being exercised. For example, writing to the EVAL bit in IEVAL pulses the global completion interrupt, but writing to the EVAL bit in IEVAL0 pulses the region 0 completion interrupt.

### 8.5.1.8 QDMA Registers

The following sets of registers control the QDMA channels in the EDMA3CC. The QDMA channels (with the exception of the QDMA queue number register) consist of a set of registers, each of which have a bit location. Each bit position corresponds to a QDMA channel number. The QDMA channel registers are accessible via read/writes to the global address range. They are also accessible via read/writes to the shadow address range. The read/write accessibility in the shadow region address range is controlled by the QDMA region access registers (QRAEn/QRAEHn). *EDMA3 Channel Controller Regions* details shadow region/global region usage.

#### 8.5.1.8.1 QDMA Event Register (QER)


The QDMA event register (QER) channel *n* bit is set ( $E_n = 1$ ) when the CPU or any EDMA3 programmer (including EDMA3) performs a write to the trigger word (using the QDMA channel mapping register (QCHMAPn)) in the PaRAM entry associated with QDMA channel *n* (which is also programmed using QCHMAPn). The  $E_n$  bit is also set when the EDMA3CC performs a link update on a PaRAM address that matches the QCHMAPn settings. The QDMA event is latched only if the QDMA event enable register (QEER) channel *n* bit is also enabled ( $QEER.E_n = 1$ ). Once a bit is set in QER, then the corresponding QDMA event (auto-trigger) is evaluated by the EDMA3CC logic for an associated transfer request submission to the transfer controllers. For additional conditions that can lead to the setting of QER bits, see *EDMA Overview*.

The setting of an event is a higher priority relative to clear operations (via hardware). If set and clear conditions occur concurrently, the set condition wins. If the event was previously set, then the QDMA event missed register (QEMR) would be set because an event is lost. If the event was previously clear, then the event remains set and is prioritized for submission to the event queues.

The set bits in QER are only cleared when the transfer request associated with the corresponding channels has been processed by the EDMA3CC and submitted to the transfer controller. If the  $E_n$  bit is already set and a QDMA event for the same QDMA channel occurs prior to the original being cleared, then the second missed event is latched in QEMR ( $E_n = 1$ ).

The QER is shown in [Figure 8-95](#) and described in [Table 8-75](#).

**Figure 8-95. QDMA Event Register (QER)**



LEGEND: R = Read only; -n = value after reset

**Table 8-75. QDMA Event Register (QER) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	$E_n$	0	No effect.
		1	Corresponding QDMA event is prioritized versus other pending DMA/QDMA events for submission to the EDMA3TC.

### 8.5.1.8.2 QDMA Event Enable Register (QEER)

The EDMA3CC provides the option of selectively enabling/disabling each channel in the QDMA event register (QER) by using the QDMA event enable register (QEER). If any of the event bits in QEER is set (using the QDMA event enable set register, QEESR), it will enable that corresponding event. Alternatively, if any event bit in QEER is cleared (using the QDMA event enable clear register, QEECR), it will disable the corresponding QDMA channel. The QDMA event register will not latch any event for a QDMA channel, if it is not enabled via QEER.

The QEER is shown in [Figure 8-96](#) and described in [Table 8-76](#).

**Figure 8-96. QDMA Event Enable Register (QEER)**



LEGEND: R = Read only; -n = value after reset

**Table 8-76. QDMA Event Enable Register (QEER) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	$E_n$	0	QDMA event enable for channels 0-7. QDMA channel $n$ is not enabled. QDMA event will not be recognized and will not latch in the QDMA event register (QER).
		1	QDMA channel $n$ is enabled. QDMA events will be recognized and will get latched in the QDMA event register (QER).

### 8.5.1.8.3 QDMA Event Enable Clear Register (QEECR)

The QDMA event enable register (QEER) cannot be modified by directly writing to the register, to ease the software burden when multiple tasks are attempting to simultaneously modify these registers. The QDMA event enable clear register (QEECR) is used to disable events. Writes of 1 to the bits in QEECR clear the corresponding QDMA channel bits in QEER; writes of 0 have no effect.

The QEECR is shown in [Figure 8-97](#) and described in [Table 8-77](#).

**Figure 8-97. QDMA Event Enable Clear Register (QEECR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-77. QDMA Event Enable Clear Register (QEECR) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	$E_n$	0 1	QDMA event enable clear for channels 0-7. No effect. QDMA event is disabled. Corresponding bit in the QDMA event enable register (QEER) is cleared ( $E_n = 0$ ).

#### 8.5.1.8.4 QDMA Event Enable Set Register (QEESR)

The QDMA event enable register (QEER) cannot be modified by directly writing to the register, to ease the software burden when multiple tasks are attempting to simultaneously modify these registers. The QDMA event enable set register (QEESR) is used to enable events. Writes of 1 to the bits in QEESR set the corresponding QDMA channel bits in QEER; writes of 0 have no effect.

The QEESR is shown in [Figure 8-98](#) and described in [Table 8-78](#).

**Figure 8-98. QDMA Event Enable Set Register (QEESR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-78. QDMA Event Enable Set Register (QEESR) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	$E_n$	0	QDMA event enable set for channels 0-7. No effect.
		1	QDMA event is enabled. Corresponding bit in the QDMA event enable register (QEER) is set ( $E_n = 1$ ).

**8.5.1.8.5 QDMA Secondary Event Register (QSER)**

The QDMA secondary event register (QSER) provides information on the state of a QDMA event. If at any time a bit corresponding to a QDMA channel is set in QSER, that implies that the corresponding QDMA event is in the queue. Once a bit corresponding to a QDMA channel is set in QSER, the EDMA3CC does not prioritize additional events on the same QDMA channel. Depending on the condition that lead to the setting of the QSER bits, either the EDMA3CC hardware or the software (using QSECR) needs to clear the QSER bits for the EDMA3CC to evaluate subsequent QDMA events on the channel. Based on whether the associated TR request is valid, or it is a null or dummy TR, the implications on the state of QSER and the required user actions to submit another QDMA transfer might be different. For additional conditions that can cause the secondary event registers (QSER\SER) to be set, see *EDMA Overview*.

The QSER is shown in [Figure 8-99](#) and described in [Table 8-79](#).

**Figure 8-99. QDMA Secondary Event Register (QSER)**



LEGEND: R = Read only; -n = value after reset

**Table 8-79. QDMA Secondary Event Register (QSER) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-0	En	0	QDMA secondary event register for channels 0-7. QDMA event is not currently stored in the event queue.
		1	QDMA event is currently stored in the event queue. EDMA3CC will not prioritize additional events.

### 8.5.1.8.6 QDMA Secondary Event Clear Register (QSECR)

The QDMA secondary event clear register (QSECR) clears the status of the QDMA secondary event register (QSER) and the QDMA event register (QER). CPU writes of 1 clear the corresponding set bits in QSER and QER. Writes of 0 have no effect. Note that this differs from the secondary event clear register (SECR) operation, which only clears the secondary event register (SER) bits and does not affect the event registers.

The QSECR is shown in [Figure 8-100](#) and described in [Table 8-80](#).

**Figure 8-100. QDMA Secondary Event Clear Register (QSECR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-80. QDMA Secondary Event Clear Register (QSECR) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	$E_n$	0 1	QDMA secondary event clear register for channels 0-7. No effect. Corresponding bit in the QDMA secondary event register (QSER) and the QDMA event register (QER) is cleared ( $E_n = 0$ ).



## 8.5.2 EDMA3 Transfer Controller Registers

Table 8-81 lists the memory-mapped registers for the EDMA3 transfer controller (EDMA3TC).

**Table 8-81. EDMA3TC Registers**


Offset	Acronym	Register Description	Section
00h	PID	Peripheral Identification Register	<a href="#">Section 8.5.2.1</a>
04h	TCCFG	EDMA3TC Configuration Register	<a href="#">Section 8.5.2.2</a>
0100h	TCSTAT	EDMA3TC Channel Status Register	<a href="#">Section 8.5.2.3</a>
0120h	ERRSTAT	Error Register	<a href="#">Section 8.5.2.4.1</a>
0124h	ERREN	Error Enable Register	<a href="#">Section 8.5.2.4.2</a>
0128h	ERRCLR	Error Clear Register	<a href="#">Section 8.5.2.4.3</a>
012Ch	ERRDET	Error Details Register	<a href="#">Section 8.5.2.4.4</a>
0130h	ERRCMD	Error Interrupt Command Register	<a href="#">Section 8.5.2.4.5</a>
0140h	RDRATE	Read Rate Register	<a href="#">Section 8.5.2.5</a>
0240h	SAOPT	Source Active Options Register	<a href="#">Section 8.5.2.6.1</a>
0244h	SASRC	Source Active Source Address Register	<a href="#">Section 8.5.2.6.2</a>
0248h	SACNT	Source Active Count Register	<a href="#">Section 8.5.2.6.3</a>
024Ch	SADST	Source Active Destination Address Register	<a href="#">Section 8.5.2.6.4</a>
0250h	SABIDX	Source Active Source B-Index Register	<a href="#">Section 8.5.2.6.5</a>
0254h	SAMPPRXY	Source Active Memory Protection Proxy Register	<a href="#">Section 8.5.2.6.6</a>
0258h	SACNTRLD	Source Active Count Reload Register	<a href="#">Section 8.5.2.6.7</a>
025Ch	SASRCBREF	Source Active Source Address B-Reference Register	<a href="#">Section 8.5.2.6.8</a>
0260h	SADSTBREF	Source Active Destination Address B-Reference Register	<a href="#">Section 8.5.2.6.9</a>
0280h	DFCNTRLD	Destination FIFO Set Count Reload	<a href="#">Section 8.5.2.6.16</a>
0284h	DFSRCBREF	Destination FIFO Set Destination Address B Reference Register	<a href="#">Section 8.5.2.6.17</a>
0288h	DFDSTBREF	Destination FIFO Set Destination Address B Reference Register	<a href="#">Section 8.5.2.6.18</a>
0300h	DFOPT0	Destination FIFO Options Register 0	<a href="#">Section 8.5.2.6.10</a>
0304h	DFSRC0	Destination FIFO Source Address Register 0	<a href="#">Section 8.5.2.6.11</a>
0308h	DFCNT0	Destination FIFO Count Register 0	<a href="#">Section 8.5.2.6.12</a>
030Ch	DFDST0	Destination FIFO Destination Address Register 0	<a href="#">Section 8.5.2.6.13</a>
0310h	DFBIDX0	Destination FIFO BIDX Register 0	<a href="#">Section 8.5.2.6.14</a>
0314h	DFMPPRXY0	Destination FIFO Memory Protection Proxy Register 0	<a href="#">Section 8.5.2.6.15</a>
0340h	DFOPT1	Destination FIFO Options Register 1	<a href="#">Section 8.5.2.6.10</a>
0344h	DFSRC1	Destination FIFO Source Address Register 1	<a href="#">Section 8.5.2.6.11</a>
0348h	DFCNT1	Destination FIFO Count Register 1	<a href="#">Section 8.5.2.6.12</a>
034Ch	DFDST1	Destination FIFO Destination Address Register 1	<a href="#">Section 8.5.2.6.13</a>
0350h	DFBIDX1	Destination FIFO BIDX Register 1	<a href="#">Section 8.5.2.6.14</a>
0354h	DFMPPRXY1	Destination FIFO Memory Protection Proxy Register 1	<a href="#">Section 8.5.2.6.15</a>
0380h	DFOPT2	Destination FIFO Options Register 2	<a href="#">Section 8.5.2.6.10</a>
0384h	DFSRC2	Destination FIFO Source Address Register 2	<a href="#">Section 8.5.2.6.11</a>
0388h	DFCNT2	Destination FIFO Count Register 2	<a href="#">Section 8.5.2.6.12</a>
038Ch	DFDST2	Destination FIFO Destination Address Register 2	<a href="#">Section 8.5.2.6.13</a>
0390h	DFBIDX2	Destination FIFO BIDX Register 2	<a href="#">Section 8.5.2.6.14</a>
0394h	DFMPPRXY2	Destination FIFO Memory Protection Proxy Register 2	<a href="#">Section 8.5.2.6.15</a>
03C0h	DFOPT3	Destination FIFO Options Register 3	<a href="#">Section 8.5.2.6.10</a>
03C4h	DFSRC3	Destination FIFO Source Address Register 3	<a href="#">Section 8.5.2.6.11</a>
03C8h	DFCNT3	Destination FIFO Count Register 3	<a href="#">Section 8.5.2.6.12</a>
03CCh	DFDST3	Destination FIFO Destination Address Register 3	<a href="#">Section 8.5.2.6.13</a>
03D0h	DFBIDX3	Destination FIFO BIDX Register 3	<a href="#">Section 8.5.2.6.14</a>

**Table 8-81. EDMA3TC Registers (continued)**

Offset	Acronym	Register Description	Section
03D4h	DFMPPRXY3	Destination FIFO Memory Protection Proxy Register 3	<a href="#">Section 8.5.2.6.15</a>

### 8.5.2.1 Peripheral Identification Register (PID)

The peripheral identification register (PID) is a constant register that uniquely identifies the EDMA3TC and specific revision of the EDMA3TC. The PID is shown in [Figure 8-101](#) and described in [Table 8-82](#).

**Figure 8-101. Peripheral ID Register (PID)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-82. Peripheral ID Register (PID) Field Descriptions**

Bit	Field	Value	Description
31-0	PID	0-FFFF FFFFh	Peripheral identifier.

### 8.5.2.2 EDMA3TC Configuration Register (TCCFG)

The EDMA3TC configuration register (TCCFG) is shown in [Figure 8-102](#) and described in [Table 8-83](#).

**Figure 8-102. EDMA3TC Configuration Register (TCCFG)**

	Reserved													
	R-0													
31		16												
15	10    9    8    7    6    5    4    3    2	0												
	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <td style="width: 33%; border-right: 1px solid black;">Reserved</td> <td style="width: 11%; border-right: 1px solid black;">DREGDEPTH</td> <td style="width: 11%; border-right: 1px solid black;">Reserved</td> <td style="width: 11%; border-right: 1px solid black;">BUSWIDTH</td> <td style="width: 11%; border-right: 1px solid black;">Rsvd</td> <td style="width: 13%;">FIFOSIZE</td> </tr> <tr> <td style="border-right: 1px solid black;">R-0</td> <td style="border-right: 1px solid black;">R-x</td> <td style="border-right: 1px solid black;">R-0</td> <td style="border-right: 1px solid black;">R-n</td> <td style="border-right: 1px solid black;">R-0</td> <td>R-x</td> </tr> </table>	Reserved	DREGDEPTH	Reserved	BUSWIDTH	Rsvd	FIFOSIZE	R-0	R-x	R-0	R-n	R-0	R-x	
Reserved	DREGDEPTH	Reserved	BUSWIDTH	Rsvd	FIFOSIZE									
R-0	R-x	R-0	R-n	R-0	R-x									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = value is indeterminate after reset


**Table 8-83. EDMA3TC Configuration Register (TCCFG) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
9-8	DREGDEPTH	0-3h	Destination register FIFO depth parameterization.
		0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		1h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		2h	4 entry (for TC0, TC1, TC2, and TC3)
		3h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7-6	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
5-4	BUSWIDTH	0-3h	Bus width parameterization.
		0-1h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		2h	128-bit
		3h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
2-0	FIFOSIZE	0-7h	FIFO size
		0-1h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		2h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		3h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		4h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
		5h	1024 byte FIFO (for TC0, TC1, TC2 and TC3)
		6h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

### 8.5.2.3 EDMA3TC Channel Status Register (TCSTAT)

The EDMA3TC channel status register (TCSTAT) is shown in [Figure 8-103](#) and described in [Table 8-84](#).

**Figure 8-103. EDMA3TC Channel Status Register (TCSTAT)**



LEGEND: R = Read only; -n = value after reset

**Table 8-84. EDMA3TC Channel Status Register (TCSTAT) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
13-12	DFSTRTPTR	0-3h	Destination FIFO start pointer. Represents the offset to the head entry of the destination register FIFO, in units of entries.
11-9	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
8	Reserved	1	Reserved. Always read as 1.
7	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
6-4	DSTACTV	0-7h	<p>Destination active state. Specifies the number of transfer requests (TRs) that are resident in the destination register FIFO at a given instant. This bit field can be primarily used for advanced debugging. Legal values are constrained by the destination register FIFO depth parameterization (DSTREGDEPTH) parameter.</p> <p>0 Destination FIFO is empty.                      1h Destination FIFO contains 1 TR.                      2h Destination FIFO contains 2 TRs.                      3h Destination FIFO contains 3 TRs.                      4h Destination FIFO contains 4 TRs. (Full if DSTREGDEPTH==4).</p> <p>If the destination register FIFO is empty, then any TR written to Prog Set immediately transitions to the destination register FIFO. If the destination register FIFO is not empty and not full, then any TR written to Prog Set immediately transitions to the destination register FIFO set if the source active state (SRCACTV) bit is set to idle.</p> <p>If the destination register FIFO is full, then TRs cannot transition to the destination register FIFO. The destination register FIFO becomes not full when the TR at the head of the destination register FIFO is completed.</p>
5h-7h			Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
2	WSACTV	0 1	<p>Write status active</p> <p>0 Write status is not pending. Write status has been received for all previously issued write commands.                      1 Write status is pending. Write status has not been received for all previously issued write commands.</p>
1	SRCACTV	0 1	<p>Source active state</p> <p>0 Source controller is idle. Source active register set contains a previously processed transfer request.                      1 Source controller is busy servicing a transfer request.</p>

**Table 8-84. EDMA3TC Channel Status Register (TCSTAT) Field Descriptions (continued)**


Bit	Field	Value	Description
0	PROGBUSY	0	Program register set busy
		0	Program set idle and is available for programming by the EDMA3CC.
		1	Program set busy

## 8.5.2.4 Error Registers

### 8.5.2.4.1 Error Register (ERRSTAT)

The error status register (ERRSTAT) is shown in [Figure 8-104](#) and described in [Table 8-85](#).

**Figure 8-104. Error Register (ERRSTAT)**



LEGEND: R = Read only; -n = value after reset

**Table 8-85. Error Register (ERRSTAT) Field Descriptions**


Bit	Field	Value	Description
31-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	MMRAERR	0 1	MMR address error. Condition is not detected. User attempted to read or write to an invalid address in configuration memory map.
2	TRERR	0 1	Transfer request (TR) error event. Condition is not detected. TR detected that violates constant addressing mode transfer (SAM or DAM is set) alignment rules or has ACNT or BCNT == 0.
1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	BUSERR	0 1	Bus error event. Condition is not detected. EDMA3TC has detected an error at source or destination address. Error information can be read from the error details register (ERRDET).

### 8.5.2.4.2 Error Enable Register (ERREN)

The error enable register (ERREN) is shown in [Figure 8-105](#) and described in [Table 8-86](#).

When any of the enable bits are set, a bit set in the corresponding ERRSTAT causes an assertion of the EDMA3TC interrupt.

**Figure 8-105. Error Enable Register (ERREN)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 8-86. Error Enable Register (ERREN) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	MMRAERR	0 1	Interrupt enable for MMR address error (MMRAERR). MMRAERR is disabled. MMRAERR is enabled and contributes to the state of EDMA3TC error interrupt generation
2	TRERR	0 1	Interrupt enable for transfer request error (TRERR). TRERR is disabled. TRERR is enabled and contributes to the state of EDMA3TC error interrupt generation.
1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	BUSERR	0 1	Interrupt enable for bus error (BUSERR). BUSERR is disabled. BUSERR is enabled and contributes to the state of EDMA3TC error interrupt generation.

### 8.5.2.4.3 Error Clear Register (ERRCLR)

The error clear register (ERRCLR) is shown in [Figure 8-106](#) and described in [Table 8-87](#).

**Figure 8-106. Error Clear Register (ERRCLR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-87. Error Clear Register (ERRCLR) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3	MMRAERR	0	No effect.
		1	Clears the MMRAERR bit in ERRSTAT but does not clear the error details register (ERRDET).
2	TRERR	0	No effect.
		1	Clears the TRERR bit in ERRSTAT but does not clear the error details register (ERRDET).
1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	BUSERR	0	No effect.
		1	Clears the BUSERR bit in ERRSTAT and clears the error details register (ERRDET).



#### 8.5.2.4.4 Error Details Register (ERRDET)

The error details register (ERRDET) is shown in [Figure 8-107](#) and described in [Table 8-88](#).

**Figure 8-107. Error Details Register (ERRDET)**

31										18				17		16	
Reserved										R-0				TCCHEN		TCINTEN	
R-0										R-0				R-0		R-0	
15			14		13		8			7		4		3		0	
Reserved			TCC		Reserved			Reserved		Reserved		STAT		STAT		STAT	
R-0			R-0		R-0			R-0		R-0		R-0		R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 8-88. Error Details Register (ERRDET) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
17	TCCHEN	0-1	Transfer completion chaining enable. Contains the TCCHEN value in the channel options parameter (OPT) programmed by the channel controller for the read or write transaction that resulted in an error.
16	TCINTEN	0-1	Transfer completion interrupt enable. Contains the TCINTEN value in the channel options parameter (OPT) programmed by the channel controller for the read or write transaction that resulted in an error.
15-14	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
13 - 8	TCC	0-3Fh	Transfer complete code. Contains the TCC value in the channel options parameter (OPT) programmed by the channel controller for the read or write transaction that resulted in an error.
7-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3-0	STAT	0-Fh	Transaction status. Stores the nonzero status/error code that was detected on the read status or write status bus. If read status and write status are returned on the same cycle, then the EDMA3TC chooses nonzero version. If both are nonzero, then the write status is treated as higher priority.
		0	No error.
		1h-7h	Read error.
		8h-Fh	Write error.

### 8.5.2.4.5 Error Interrupt Command Register (ERRCMD)

The error command register (ERRCMD) is shown in [Figure 8-108](#) and described in [Table 8-89](#).

**Figure 8-108. Error Interrupt Command Register (ERRCMD)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 8-89. Error Interrupt Command Register (ERRCMD) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
1	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
0	EVAL	0	Error evaluate No effect
		1	EDMA3TC error line is pulsed if any of the error status register (ERRSTAT) bits are set.

### 8.5.2.5 Read Rate Register (RDRATE)


The EDMA3 transfer controller issues read commands at a rate controlled by the read rate register (RDRATE). The RDRATE defines the number of idle cycles that the read controller must wait before issuing subsequent commands. This applies both to commands within a transfer request packet (TRP) and for commands that are issued for different transfer requests (TRs). For instance, if RDRATE is set to 4 cycles between reads, there are 3 inactive cycles between reads.

RDRATE allows flexibility in transfer controller access requests to an endpoint. For an application, RDRATE can be manipulated to slow down the access rate, so that the endpoint may service requests from other masters during the inactive EDMA3TC cycles.

The RDRATE is shown in [Figure 8-109](#) and described in [Table 8-90](#).

**NOTE:** It is expected that the RDRATE value for a transfer controller is static, as it is decided based on the application requirement. It is not recommended to change this setting on the fly.

**Figure 8-109. Read Rate Register (RDRATE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-90. Read Rate Register (RDRATE) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
2-0	RDRATE	0-7h	Read rate. Controls the number of cycles between read commands. This is a global setting that applies to all TRs for this EDMA3TC.
		0	Reads issued as fast as possible.
		1h	4 cycles between reads.
		2h	8 cycles between reads.
		3h	16 cycles between reads.
		4h	32 cycles between reads.
		5h-7h	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

### 8.5.2.6 EDMA3TC Channel Registers

The EDMA3TC channel registers are split into three parts: the programming registers, the source active registers, and the destination FIFO register. This section describes the registers and their functions. The program register set is programmed by the channel controller, and is for internal use. The other two sets are read-only and provided to facilitate advanced debug capabilities. The number of destination FIFO register sets depends on the destination FIFO depth.

TC0 has a FIFO depth of 2, so there are two sets of destination FIFO registers associated with TC0. TC1, TC2, and TC3 have a destination FIFO depth of 4, so there are four sets of destination FIFO registers for each of these transfer controllers.

#### 8.5.2.6.1 Source Active Options Register (SAOPT)

The source active options register (SAOPT) is shown in [Figure 8-110](#) and described in [Table 8-91](#).

**Figure 8-110. Source Active Options Register (SAOPT)**

31							23	22	21	20	19	18	17	16
Reserved							TCCHEN	Rsvd	TCINTEN	Reserved		TCC		
R-0							R/W-0	R-0	R/W-0	R-0		R/W-0		
15	12	11	10	8	7	6			4	3	2	1	0	
TCC			Rsvd		FWID		Rsvd	PRI		Reserved		DAM	SAM	
R/W-0			R-0		R/W-0		R-0	R/W-0		R-0		R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 8-91. Source Active Options Register (SAOPT) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
22	TCCHEN	0 1	Transfer complete chaining enable 0 Transfer complete chaining is disabled. 1 Transfer complete chaining is enabled.
21	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
20	TCINTEN	0 1	Transfer complete interrupt enable. 0 Transfer complete interrupt is disabled. 1 Transfer complete interrupt is enabled.
19-18	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
17-12	TCC	0-3Fh	Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMA3PCC module.
11	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
10-8	FWID	0-7h 0 1h 2h 3h 4h 5h 6h-7h	FIFO width. Applies if either SAM or DAM is set to constant addressing mode. 0 FIFO width is 8-bit. 1h FIFO width is 16-bit. 2h FIFO width is 32-bit. 3h FIFO width is 64-bit. 4h FIFO width is 128-bit. 5h FIFO width is 256-bit. 6h-7h Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.


**Table 8-91. Source Active Options Register (SAOPT) Field Descriptions (continued)**

Bit	Field	Value	Description
6-4	PRI	0-7h 0 1h-6h 7h	Transfer priority. Reflects the values programmed in the QUEPRI register in the EDMACC. Priority 0 - Highest priority Priority 1 to priority 6 Priority 7 - Lowest priority
3-2	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
1	DAM	0 1	Destination address mode within an array 0 Increment (INCR) mode. Destination addressing within an array increments. 1 Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width.
0	SAM	0 1	Source address mode within an array 0 Increment (INCR) mode. Source addressing within an array increments. 1 Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width.

### 8.5.2.6.2 Source Active Source Address Register (SASRC)

The source active source address register (SASRC) is shown in [Figure 8-111](#) and described in [Table 8-92](#).

**Figure 8-111. Source Active Source Address Register (SASRC)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 8-92. Source Active Source Address Register (SASRC) Field Descriptions**

Bit	Field	Value	Description
31-0	SADDR	0-FFFF FFFFh	Source address for program register set. EDMA3TC updates value according to source addressing mode (SAM bit in the source active options register, SAOPT) .

### 8.5.2.6.3 Source Active Count Register (SACNT)

The source active count register (SACNT) is shown in [Figure 8-112](#) and described in [Table 8-93](#).

**Figure 8-112. Source Active Count Register (SACNT)**



LEGEND: R = Read only; -n = value after reset


**Table 8-93. Source Active Count Register (SACNT) Field Descriptions**

Bit	Field	Value	Description
31-16	BCNT	0-FFFFh	B dimension count. Number of arrays to be transferred, where each array is ACNT in length. It is decremented after each read command appropriately. Represents the amount of data remaining to be read. It should be 0 when transfer request (TR) is complete.
15-0	ACNT	0-FFFFh	A dimension count. Number of bytes to be transferred in first dimension. It is decremented after each read command appropriately. Represents the amount of data remaining to be read. It should be 0 when transfer request (TR) is complete.

#### 8.5.2.6.4 Source Active Destination Address Register (SADST)

The source active destination address register (SADST) is shown in [Figure 8-113](#) and described in [Table 8-94](#).

**Figure 8-113. Source Active Destination Address Register (SADST)**



LEGEND: R = Read only; -n = value after reset


**Table 8-94. Source Active Destination Address Register (SADST) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Reserved. Always reads as 0.

#### 8.5.2.6.5 Source Active Source B-Dimension Index Register (SABIDX)

The source active set B-dimension index register (SABIDX) is shown in [Figure 8-114](#) and described in [Table 8-95](#).

**Figure 8-114. Source Active Source B-Dimension Index Register (SABIDX)**



LEGEND: R = Read only; -n = value after reset


**Table 8-95. Source Active Source B-Dimension Index Register (SABIDX) Field Descriptions**

Bit	Field	Value	Description
31-16	DBIDX	0	B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination. Always reads as 0.
15-0	SBIDX	0-FFFFh	B-Index offset between source arrays. Represents the offset in bytes between the starting address of each source array.

### 8.5.2.6.6 Source Active Memory Protection Proxy Register (SAMPPRXY)

The source active memory protection proxy register (SAMPPRXY) is shown in [Figure 8-115](#) and described in [Table 8-96](#).

**Figure 8-115. Source Active Memory Protection Proxy Register (SAMPPRXY)**



LEGEND: R = Read only; -n = value after reset

**Table 8-96. Source Active Memory Protection Proxy Register (SAMPPRXY) Field Descriptions**


Bit	Field	Value	Description
31-9	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
8	PRIV	0 1	Privilege level. The privilege level used by the host to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMA3TC.  The privilege ID is used while issuing read and write command to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction.  0 User-level privilege. 1 Supervisor-level privilege.
7-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3-0	PRIVID	0-Fh	Privilege ID. This contains the privilege ID of the host that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMA3TC.  This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction.



### 8.5.2.6.7 Source Active Count Reload Register (SACNTRLD)

The source active count reload register (SACNTRLD) is shown in [Figure 8-116](#) and described in [Table 8-97](#).

**Figure 8-116. Source Active Count Reload Register (SACNTRLD)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 8-97. Source Active Count Reload Register (SACNTRLD) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
15-0	ACNTRLD	0-FFFFh	A-count reload value. Represents the originally programmed value of ACNT. The reload value is used to reinitialize ACNT after each array is serviced.

### 8.5.2.6.8 Source Active Source Address B-Reference Register (SASRCBREF)

The source active source address B-reference register (SASRCBREF) is shown in [Figure 8-117](#) and described in [Table 8-98](#).

**Figure 8-117. Source Active Source Address B-Reference Register (SASRCBREF)**



LEGEND: R = Read only; -n = value after reset


**Table 8-98. Source Active Source Address B-Reference Register (SASRCBREF) Field Descriptions**

Bit	Field	Value	Description
31-0	SADDRBREF	0-FFFF FFFFh	Source address B-reference. Represents the starting address for the array currently being read.

### 8.5.2.6.9 Source Active Destination Address B-Reference Register (SADSTBREF)

The source active destination address B-reference register (SADSTBREF) is shown in [Figure 8-118](#) and described in [Table 8-99](#).

**Figure 8-118. Source Active Destination Address B-Reference Register (SADSTBREF)**



LEGEND: R = Read only; -n = value after reset

**Table 8-99. Source Active Destination Address B-Reference Register (SADSTBREF) Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Reserved. Always reads as 0.

### 8.5.2.6.10 Destination FIFO Options Register (DFOPT<sub>n</sub>)

The destination FIFO options register (DFOPT<sub>n</sub>) is shown in [Figure 8-119](#) and described in [Table 8-100](#).

**NOTE:** The value for *n* varies from 0 to DSTREGDEPTH for the given EDMA3TC.

**Figure 8-119. Destination FIFO Options Register (DFOPT<sub>n</sub>)**

31	Reserved						TCCHEN	Rsvd	TCINTEN	Reserved	TCC
	R-0						R/W-0	R-0	R/W-0	R-0	R/W-0
15	TCC	Rsvd	FWID		Rsvd	PRI		Reserved	DAM	SAM	
	R/W-0	R-0	R/W-0		R-0	R/W-0		R-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

**Table 8-100. Destination FIFO Options Register (DFOPT<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
22	TCCHEN	0 1	Transfer complete chaining enable 0 Transfer complete chaining is disabled 1 Transfer complete chaining is enabled
21	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
20	TCINTEN	0 1	Transfer complete interrupt enable. 0 Transfer complete interrupt is disabled. 1 Transfer complete interrupt is enabled.
19-18	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
17-12	TCC	0-3Fh	Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMA3PCC module.
11	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
10-8	FWID	0-7h 0 1h 2h 3h 4h 5h 6h-7h	FIFO width. Applies if either SAM or DAM is set to constant addressing mode. 0 FIFO width is 8-bit. 1h FIFO width is 16-bit. 2h FIFO width is 32-bit. 3h FIFO width is 64-bit. 4h FIFO width is 128-bit. 5h FIFO width is 256-bit. 6h-7h Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
7	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
6-4	PRI	0-7h 0 1h-6h 7h	Transfer priority 0 Priority 0 - Highest priority 1h-6h Priority 1 to priority 6 7h Priority 7 - Lowest priority
3-2	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.

**Table 8-100. Destination FIFO Options Register (DFOPT<sub>n</sub>) Field Descriptions (continued)**


Bit	Field	Value	Description
1	DAM	0	Increment (INCR) mode. Destination addressing within an array increments.
		1	Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width.
0	SAM	0	Increment (INCR) mode. Source addressing within an array increments.
		1	Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width.

### 8.5.2.6.11 Destination FIFO Source Address Register (DFSRC $n$ )

The destination FIFO source address register (DFSRC $n$ ) is shown in [Figure 8-120](#) and described in [Table 8-101](#).

**NOTE:** The value for  $n$  varies from 0 to DSTREGDEPTH for the given EDMA3TC.

**Figure 8-120. Destination FIFO Source Address Register (DFSRC $n$ )**



LEGEND: R = Read only; - $n$  = value after reset

**Table 8-101. Destination FIFO Source Address Register (DFSRC $n$ ) Field Descriptions**


Bit	Field	Value	Description
31-0	Reserved	0	Reserved. Always read as 0.

### 8.5.2.6.12 Destination FIFO Count Register (DFCNT $n$ )

The destination FIFO count register (DFCNT $n$ ) is shown in [Figure 8-121](#) and described in [Table 8-102](#).

**NOTE:** The value for  $n$  varies from 0 to DSTREGDEPTH for the given EDMA3TC.

**Figure 8-121. Destination FIFO Count Register (DFCNT $n$ )**



LEGEND: R = Read only; - $n$  = value after reset

**Table 8-102. Destination FIFO Count Register (DFCNT $n$ ) Field Descriptions**


Bit	Field	Value	Description
31-16	BCNT	0-FFFFh	B-dimension count. Number of arrays to be transferred, where each array is ACNT in length. Count/count remaining for destination register set. Represents the amount of data remaining to be written.
15-0	ACNT	0-FFFFh	A-dimension count. Number of bytes to be transferred in first dimension count/count remaining for destination register set. Represents the amount of data remaining to be written.

### 8.5.2.6.13 Destination FIFO Destination Address Register (DFDST<sub>n</sub>)

The destination FIFO destination address register (DFDST<sub>n</sub>) is shown in [Figure 8-122](#) and described in [Table 8-103](#).

**NOTE:** The value for *n* varies from 0 to DSTREGDEPTH for the given EDMA3TC.

**Figure 8-122. Destination FIFO Destination Address Register (DFDST<sub>n</sub>)**



LEGEND: R = Read only; -*n* = value after reset

**Table 8-103. Destination FIFO Destination Address Register (DFDST<sub>n</sub>) Field Descriptions**


Bit	Field	Value	Description
31-0	DADDR	0	Destination address for the destination FIFO register set. When a transfer request (TR) is complete, the final value should be the address of the last write command issued.

### 8.5.2.6.14 Destination FIFO B-Index Register (DFBIDX<sub>n</sub>)

The destination FIFO B-index register (DFBIDX<sub>n</sub>) is shown in [Figure 8-123](#) and described in [Table 8-104](#).

**NOTE:** The value for *n* varies from 0 to DSTREGDEPTH for the given EDMA3TC.

**Figure 8-123. Destination FIFO B-Index Register (DFBIDX<sub>n</sub>)**



LEGEND: R = Read only; -*n* = value after reset


**Table 8-104. Destination FIFO B-Index Register (DFBIDX<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-16	DBIDX	0-FFFFh	B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination.
15-0	SBIDX	0	Always read as 0.

### 8.5.2.6.15 Destination FIFO Memory Protection Proxy Register (DFMPPRXY<sub>n</sub>)

The destination FIFO memory protection proxy register (DFMPPRXY<sub>n</sub>) is shown in [Figure 8-124](#) and described in [Table 8-96](#).

**Figure 8-124. Destination FIFO Memory Protection Proxy Register (DFMPPRXY<sub>n</sub>)**



LEGEND: R = Read only; -n = value after reset


**Table 8-105. Destination FIFO Memory Protection Proxy Register (DFMPPRXY<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
8	PRIV	0 1	<p>Privilege level. This contains the Privilege level used by the EDMA3 programmer to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMA3TC.</p> <p>The privilege ID is used while issuing read and write command to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction.</p> <p>User-level privilege Supervisor-level privilege</p>
7-4	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
3-0	PRIVID	0-Fh	<p>Privilege ID. This contains the Privilege ID of the EDMA3 programmer that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMA3TC.</p> <p>This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction.</p>

### 8.5.2.6.16 Destination FIFO Count Reload Register (DFCNTRLD<sub>n</sub>)

The destination FIFO count reload register (DFCNTRLD<sub>n</sub>) is shown in [Figure 8-125](#) and described in [Table 8-106](#).

**Figure 8-125. Destination FIFO Count Reload Register (DFCNTRLD<sub>n</sub>)**



LEGEND: R = Read only; -n = value after reset


**Table 8-106. Destination FIFO Count Reload Register (DFCNTRLD<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior.
15-0	ACNTRLD	0-FFFFh	A-count reload value. Represents the originally programmed value of ACNT. The reload value is used to reinitialize ACNT after each array is serviced.

### 8.5.2.6.17 Destination FIFO Source Address B-Reference Register (DFSRCBREF<sub>n</sub>)

The destination FIFO source address B-reference register (DFSRCBREF<sub>n</sub>) is shown in [Figure 8-126](#) and described in [Table 8-107](#).

**Figure 8-126. Destination FIFO Source Address B-Reference Register (DFSRCBREF<sub>n</sub>)**



LEGEND: R = Read only; -n = value after reset

**Table 8-107. Destination FIFO Source Address B-Reference Register (DFSRCBREF<sub>n</sub>) Field Descriptions**


Bit	Field	Value	Description
31-0	Reserved	0	Reserved. Always read as 0.



### 8.5.2.6.18 Destination FIFO Destination Address B-Reference (DFDSTBREF<sub>n</sub>)

The destination FIFO destination address B-reference register (DFDSTBREF<sub>n</sub>) is shown in [Figure 8-127](#) and described in [Table 8-108](#).

**Figure 8-127. Destination FIFO Destination Address B-Reference Register (DFDSTBREF<sub>n</sub>)**



LEGEND: R = Read only; -n = value after reset

**Table 8-108. Destination FIFO Destination Address B-Reference Register (DFDSTBREF<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-0	DADDRBREF	0-FFFF FFFFh	Destination address reference for the destination FIFO register set. Represents the starting address for the array currently being written.

## 8.6 Appendix A

### 8.6.1 Debug Checklist

This section lists some tips to keep in mind while debugging applications using the EDMA3.

The following table provides some common issues and their probable causes and resolutions.

**Table 8-109. Debug List**

Issue	Description/Solution
<p>The transfer associated with the channel does not happen. The channel does not get serviced.</p>	<p>The EDMA3CC may not service a transfer request, even though the associated PaRAM set is programmed appropriately. Check for the following:</p> <ol style="list-style-type: none"> <li>1) Verify that events are enabled, i.e., if an external/peripheral event is latched in Event Registers (ER/ERH), make sure that the event is enabled in the Event Enable Registers (EER/EERH). Similarly, for QDMA channels, make sure that QDMA events are appropriately enabled in the QDMA Event Enable Register (QEER).</li> <li>2) Verify that the DMA or QDMA Secondary Event Register (SER/SERH/QSERH) bits corresponding to the particular event or channel are not set.</li> </ol>
<p>The Secondary Event Registers bits are set, not allowing additional transfers to occur on a channel.</p>	<p>It is possible that a trigger event was received when the parameter set associated with the channel/event was a NULL set for a previous transfer on the channel. This is typical in two cases:</p> <ol style="list-style-type: none"> <li>1) QDMA channels: Typically if the parameter set is non-static and expected to be terminated by a NULL set (i.e., OPT.STATIC = 0, LINK = 0xFFFF), the parameter set is updated with a NULL set after submission of the last TR. Because QDMA channels are auto-triggered, this update caused the generation of an event. An event generated for a NULL set causes an error condition and results in setting the bits corresponding to the QDMA channel in the QEMR and QSER. This will disable further prioritization of the channel.</li> <li>2) DMA channels used in a continuous mode: The peripheral may be set up to continuously generate infinite events (for instance, in case of McASP, every time the data shifts out from the DXR register, it generates an XEVT). The parameter set may be programmed to expect only a finite number of events and to be terminated by a NULL link. After the expected number of events, the parameter set is reloaded with a NULL parameter set. Because the peripheral will generate additional events, an error condition is set in the SER.Ex and EMR.Ex set, preventing further event prioritization. You must ensure that the number of events received is limited to the expected number of events for which the parameter set is programmed, or you must ensure that bits corresponding to particular channel or event are not set in the Secondary event registers (SER/SERH/QSER) and Event Missed Registers (EMR/EMRH/QEMR) before trying to perform subsequent transfers for the event/channel.</li> </ol>
<p>Completion interrupts are not asserted, or no further interrupts are received after the first completion interrupt.</p>	<p>You must ensure the following:</p> <ol style="list-style-type: none"> <li>1) The interrupt generation is enabled in the OPT of the associated PaRAM set (TCINTEN = 1 and/or ITCINTEN = 1).</li> <li>2) The interrupts are enabled in the EDMA3 Channel Controller, via the Interrupt Enable Registers (IER/IERH).</li> <li>3) The corresponding interrupts are enabled in the device interrupt controller.</li> <li>4) The set interrupts are cleared in the interrupt pending registers (IPR/IPRH) before exiting the transfer completion interrupt service routine (ISR). See <a href="#">Section 8.3.9.1.2</a> for details on writing EDMA3 ISRs.</li> <li>5) If working with shadow region interrupts, make sure that the DMA Region Access registers (DRAE/DRAEH) are set up properly, because the DRAE/DRAEH registers act as secondary enables for shadow region completion interrupts, along with the IER/IERH registers.</li> </ol> <p>If working with shadow region interrupts, make sure that the bits corresponding to the transfer completion code (TCC) value are also enabled in the DRAE/DRAEH registers. For instance, if the PaRAM set associated with Channel 0 returns a completion code of 63 (OPT.TCC=63), ensure that DRAEH.E63 is also set for a shadow region completion interrupt because the interrupt pending register bit set will be IPRH.I63 (not IPR.I0).</p>

### 8.6.2 Miscellaneous Programming/Debug Tips

1. For several registers, the setting and clearing of bits needs to be done via separate dedicated registers. For example, the Event Register (ER/ERH) can only be cleared by writing a 1 to the corresponding bits in the Event Clear Registers (ECR/ECRH). Similarly, the Event Enable Register (EER/EERH) bits can only be set with writes of 1 to the Event Enable Set Registers (EESR/EESRH) and cleared with writes of 1 to the corresponding bits in the Event Enable Clear Register (EECR/EECRH).
2. Writes to the shadow region memory maps are governed by region access registers (DRAE/DRAEH/QRAE). If the appropriate channels are not enabled in these registers, read/write access to the shadow region memory map is not enabled.
3. When working with shadow region completion interrupts, ensure that the DMA Region Access Registers (DRAE/DRAEH) for every region are set in a mutually exclusive way (unless it is a requirement for an application). If there is an overlap in the allocated channels and transfer completion codes (setting of Interrupt Pending Register bits) in the region resource allocation, it results in multiple shadow region completion interrupts. For example, if DRAE0.E0 and DRAE1.E0 are both set, then on completion of a transfer that returns a TCC=0, they will generate both shadow region 0 and 1 completion interrupts.
4. While programming a non-dummy parameter set, ensure the CCNT is not left to zero.
5. Enable the EDMA3CC error interrupt in the device controller and attach an interrupt service routine (ISR) to ensure that error conditions are not missed in an application and are appropriately addressed with the ISR.
6. Depending on the application, you may want to break large transfers into smaller transfers and use self-chaining to prevent starvation of other events in an event queue.
7. In applications where a large transfer is broken into sets of small transfers using chaining or other methods, you might choose to use the early chaining option to reduce the time between the sets of transfers and increase the throughput. However, keep in mind that with early completion, all data might have not been received at the end point when completion is reported because the EDMA3CC internally signals completion when the TR is submitted to the EDMA3TC, potentially before any data has been transferred.
8. The event queue entries can be observed to determine the last few events if there is a system failure (provided the entries were not bypassed).

## 8.7 Setting Up a Transfer

The following list provides a quick guide for the typical steps involved in setting up a transfer.

### Step 1. Initiating a DMA/QDMA channel

- (a) Determine the type of channel (QDMA or DMA) to be used.
- (b) Channel mapping
  - (i) If using a QDMA channel, program the QCHMAP with the parameter set number to which the channel maps and the trigger word.
  - (ii) If using a DMA channel, program the DCHMAP with the parameter set number to which the channel maps.
- (c) If the channel is being used in the context of a shadow region, ensure the DRAE/DRAEH for the region is properly set up to allow read write accesses to bits in the event registers and interrupt registers in the Shadow region memory map. The subsequent steps in this process should be done using the respective shadow region registers. (Shadow region descriptions and usage are provided in [Section 8.3.7.1](#).)
- (d) Determine the type of triggering used.
  - (i) If external events are used for triggering (DMA channels), enable the respective event in EER/EERH by writing into EESR/EESRH.
  - (ii) If QDMA Channel is used, enable the channel in QEER by writing into QEESR.
- (e) Queue setup
  - (i) If a QDMA channel is used, set up the QDMAQNUM to map the channel to the respective event queue.
  - (ii) If a DMA channel is used, set up the DMAQNUM to map the event to the respective event queue.

### Step 2. Parameter set setup

- (a) Program the PaRAM set number associated with the channel. Note that if it is a QDMA channel, the PaRAM entry that is configured as trigger word is written to last. Alternatively, enable the QDMA channel (step 1-b-ii above) just before the write to the trigger word.  
See [Section 8.4](#) for parameter set field setups for different types of transfers. See the sections on chaining ([Section 8.3.8](#)) and interrupt completion ([Section 8.3.9](#)) on how to set up final/intermediate completion chaining and/or interrupts.

### Step 3. Interrupt setup

- (a) Enable the interrupt in the IER/IERH by writing into IESR/IESRH.
- (b) Ensure that the EDMA3CC completion interrupt (either the global or the shadow region interrupt) is enabled properly in the device interrupt controller.
- (c) Ensure the EDMA3CC completion interrupt (this refers to either the Global interrupt or the shadow region interrupt) is enabled properly in the Device Interrupt controller.
- (d) Set up the interrupt controller properly to receive the expected EDMA3 interrupt.

**Step 4. Initiate transfer**

(a) This step is highly dependent on the event trigger source:

- (i) If the source is an external event coming from a peripheral, the peripheral will be enabled to start generating relevant EDMA3 events that can be latched to the ER transfer.
- (ii) For QDMA events, writes to the trigger word (step 2-a above) will initiate the transfer.
- (iii) Manually triggered transfers will be initiated by writes to the Event Set Registers (ESR/ESRH).
- (iv) Chained-trigger events initiate when a previous transfer returns a transfer completion code equal to the chained channel number.

**Step 5. Wait for completion**

- (a) If the interrupts are enabled as mentioned in step 3 above, then the EDMA3CC will generate a completion interrupt to the CPU whenever transfer completion results in setting the corresponding bits in the interrupt pending register (IPR/IPRH). The set bits must be cleared in the IPR\IPRH by writing to corresponding bit in ICR\ICRH.
- (b) If polling for completion (interrupts not enabled in the device controller), then the application code can wait on the expected bits to be set in the IPR\IPRH. Again, the set bits in the IPR\IPRH must be manually cleared via ICR\ICRH before the next set of transfers is performed for the same transfer completion code values.

## 3PSW Ethernet Subsystem (EMAC)

---

---

This chapter describes the three port switch (3PSW) Ethernet subsystem in the device.

Topic	Page
<b>9.1 Introduction .....</b>	<b>1233</b>
<b>9.2 CPSW Architecture .....</b>	<b>1239</b>
<b>9.3 Software Operation .....</b>	<b>1285</b>
<b>9.4 Registers .....</b>	<b>1291</b>

## 9.1 Introduction

The three port switch gigabit ethernet subsystem provides ethernet packet communication and can be configured as an ethernet switch. It provides the gigabit media independent interface (G/MII), reduced gigabit media independent interface (RGMII), reduced media independent interface (RMII), the management data input output (MDIO) for physical layer device (PHY) management.

### 9.1.1 Features


The 3PSW Ethernet Subsystem provides these functions:

- Two Ethernet ports with Selectable G/MII, RMII, and RGMII interfaces
- Synchronous 10/100/1000 Mbit operation.
- Wire rate switching (802.1d)
- Non Blocking switch fabric
- Flexible logical FIFO based packet buffer structure
- Four priority level QOS support (802.1p)
- Support for Audio/Video Bridging (P802.1Qav/D6.0)
- Support for IEEE 1588 Clock Synchronization
- Reset isolation
- Communications port programming interface (CPPI) 3.1 compliant DMA controllers
- Maximum frame size 2016 bytes (2020 with VLAN)
- Programmable priority escalation on transmit
- Flow Control Support (802.3x)
- MDIO module for PHY Management
- Address Lookup
  - 1024 total address lookup engine (ALE) entries of VLANs and/or MAC addresses
  - L2 address lock and L2 filtering support
  - Multicast/broadcast filtering and forwarding state control
  - Receive-based or destination-based multicast and broadcast rate limits
  - MAC address blocking
  - Source port locking
  - OUI (Vendor ID) host accept/deny feature
  - Host controlled time-based aging
  - MAC authentication (802.1x)
  - Remapping of priority level of VLAN or ports
  - Multiple spanning tree support (spanning tree per VLAN)
- VLAN support
  - 802.1Q compliant
    - Auto add port VLAN for untagged frames on ingress
    - Auto VLAN removal on egress and auto pad to minimum frame size
- Ethernet Statistics:
  - EtherStats and 802.3 Stats RMON statistics gathering (shared)
  - Programmable statistics interrupt mask when a statistic is above one half its 32-bit value
- CPGMAC\_SL transmit to CPGMAC\_SL receive Loopback mode (digital loopback) supported
- CPGMAC\_SL receive to CPGMAC\_SL transmit Loopback mode (FIFO loopback) supported
- Programmable interrupt control with selected interrupt pacing
- Programmable Transmit Inter Packet Gap (IPG)
- Half duplex mode supported only in 10/100 Mbps mode.

- Full duplex mode supported in 10/100/1000 Mbps mode
- 8k (2048 × 32) internal CPPI buffer descriptor memory
- Emulation support
- IEEE 802.3 gigabit Ethernet conformant

### 9.1.2 Functional Block Diagram

Figure 9-1. 3PSW Ethernet Subsystem Top Level Block Diagram



### 9.1.3 Interface Mode Selection

The 3 port switch (3PSW) Ethernet Subsystem has two 10/100/1000 Ethernet ports with selectable G/MII, RMII, and RGMII interfaces.

The interface mode is selected by configuring the MII mode selection register (GMII\_SEL) in the *Control Module* chapter.

### 9.1.4 Subsystem Signal Summary

The tables below provide the signals names for different Interfaces (RGMII, G/MII, RMII). These signals are pin muxed. For more details on the signal descriptions/connections please refer to section of Ethernet Mac Sliver in this document.

See the pin mux selection details in the device data manual for configuring the PINMUX as per the Interface (RGMII, G/MII, RMII) selected.

Table 9-1. G/MII Signal Description

Signal name	Width	Input/Output	Description
EMAC[0]_MtCLK	1	I	GMII0 transmit clock
EMAC[0]_Mtxd[0-7]	8	O	GMII0 transmit data
EMAC[0]_Mtxen	1	O	GMII0 transmit data enable
EMAC[0]_gMTclk	1	O	GMII0 source synchronous transmit clock
EMAC[0]_Mcol	1	I	GMII0 collision (asynchronous)
EMAC[0]_Mcrs	1	I	GMII0 carrier sense (asynchronous)
EMAC[0]_MRCIk	1	I	GMII0 receive clock
EMAC[0]_Mrxd[0-7]	8	I	GMII0 receive data



**Table 9-1. G/MII Signal Description (continued)**

Signal name	Width	Input/Output	Description
EMAC[0]_Mrxdv	1	I	GMII0 receive data valid
EMAC[0]_Mrxer	1	I	GMII0 receive data error
EMAC[1]_MtCLK	1	I	GMII1 transmit clock
EMAC[1]_Mtxd[0-7]	8	O	GMII1 transmit data
EMAC[1]_Mtxen	1	O	GMII1 transmit data enable
EMAC[1]_gMTclk	1	O	GMII1 source synchronous transmit clock
EMAC[1]_Mcol	1	I	GMII1 collision (asynchronous)
EMAC[1]_Mcrs	1	I	GMII1 carrier sense (asynchronous)
EMAC[1]_MRCIk	1	I	GMII1 receive clock
EMAC[1]_Mrxd[0-7]	8	I	GMII1 receive data
EMAC[1]_Mrxdv	1	I	GMII1 receive data valid
EMAC[1]_Mrxer	1	I	GMII1 receive data error

**Table 9-2. RMII Signal Description**

Signal name	Width	Input/Output	Description
EMAC_RMREFCLK	1	IO	RMII0/1 reference clock
EMAC[0]_RMTXD[0-1]	2	O	RMII0 transmit data
EMAC[0]_RMTXEN	1	O	RMII0 transmit data enable
EMAC[0]_RMCRSDV	1	I	RMII0 carrier sense and data valid
EMAC[0]_RMRXD[0-1]	2	I	RMII0 receive data
EMAC[0]_RMRXER	1	I	RMII0 receive error
EMAC[1]_RMTXD[0-1]	2	O	RMII1 transmit data
EMAC[1]_RMTXEN	1	O	RMII1 transmit data enable
EMAC[1]_RMCRSDV	1	I	RMII1 carrier sense and data valid
EMAC[1]_RMRXD[0-1]	2	I	RMII1 receive data
EMAC[1]_RMRXER	1	I	RMII1 receive error

**Table 9-3. RGMII Signal Description**

Signal name	Width	Input/Output	Description
EMAC[0]_RGTXD[0-3]	4	O	RGMII0 Transmit Data
EMAC[0]_RGTXCTL	1	O	RGMII0 Transmit Control/Enable
EMAC[0]_RGTXC	1	O	RGMII0 Transmit Clock
EMAC[0]_RGRXD[0-3]	4	I	RGMII0 Receive Data
EMAC[0]_RGRXCTL	1	I	RGMII0 Receive Control
EMAC[0]_RGRXC	1	I	RGMII0 Receive Clock
EMAC[1]_RGTXD[0-3]	4	O	RGMII1 Transmit Data
EMAC[1]_RGTXCTL	1	O	RGMII1 Transmit Control/Enable
EMAC[1]_RGTXC	1	O	RGMII1 Transmit Clock
EMAC[1]_RGRXD[0-3]	4	I	RGMII1 Receive Data
EMAC[1]_RGRXCTL	1	I	RGMII1 Receive Control
EMAC[1]_RGRXC	1	I	RGMII1 Receive Clock

## 9.1.5 Clocking

### 9.1.5.1 Subsystem Clocking

The 3 port switch (3PSW) Ethernet Subsystem clocks are derived from SATA SERDES PLL.

The SATA SERDES provides reference clocks to the modules G/MII (125 MHz), RMII (50 MHz), RGMII (50 MHz) and RGMII (5 MHz) as shown in [Figure 9-2](#).

The SATA SerDes PLL configuration registers are available in the device control module register space. The *Control Module* chapter has more details on SATA PLL Register configuration.

The 3PSW Ethernet clocking provides option to receive or output the RMII reference clock (EMAC\_RMREFCLK) from the pin as shown in [Figure 9-2](#). See the RMII\_REFCLK\_SRC register in the device Control Module to configure the clocking option of RMII.

1588 reference clock, CPTS\_RFT\_CLK (250 MHz) and RGMII (250 MHz) reference clocks are provided by any of the Video-0/Video-1/Video\_clk2/Audio/L3 PLLs as shown in [Figure 9-2](#). The PLL is used for generating the clocks for CPTS\_RFT\_CLK, RGMII shall be selected by configuring the RMII\_REFCLK\_SRC register in the device Control Module.

### 9.1.5.2 Interface Clocking

Data is transmitted and received with respect to the reference clocks of the interface pins.

#### 9.1.5.2.1 G/MII Interface Clocking

EMAC [0/1] \_MtCLK and EMAC [0/1] \_MRCLK frequencies are fixed by the 802.3 specification.

- 2.5 MHz at 10 Mbps
- 25 MHz at 100 Mbps
- 125 MHz at 1000 Mbps (This is valid only for the EMAC[0/1]\_MRCLK, the EMAC[0/1]\_MTCLK is not used in gigabit/1000Mbps mode.)

EMAC [0/1] \_gMTclk runs at 125 MHz in all the modes of operation.

#### 9.1.5.2.2 RGMII Interface Clocking

RGMII\_RXC, RGMII\_TXC frequencies are:

- 2.5 MHz at 10 Mbps
- 25 MHz at 100 Mbps
- 125 MHz at 1000 Mbps

See the MII mode selection register (GMII\_SEL) in the device Control Module to configure the CPRGMII Internal Delay/No Delay in Transmit Mode of Operation. See [Section 9.2.1.8.3](#) for more details.

#### 9.1.5.2.3 RMII Interface Clocking

RMII interface clock EMAC\_RMREFCLK frequencies are:

- 50 MHz at 10 Mbps
- 50 MHz at 100 Mbps


See the RMII\_REFCLK\_SRC register in the device Control Module to configure the Clocking Option of RMII.

#### 9.1.5.2.4 MDIO Clocking

The MDIO clock is based on a divide-down of the peripheral clock, running at 125 MHz. The application software or driver must control the divide-down value.

See the MDIO Control Register for configuring the Clock Divider (CLKDIV) value.

Figure 9-2. 3PSW Subsystem Clocking Block Diagram



### 9.1.6 Interrupt Support

3PSW Ethernet Subsystem has 4 Interrupts:

- RX\_thresh\_pulse - Receive Threshold Interrupt
- RX\_pulse - Receive Interrupt
- TX\_pulse - Transmit Interrupt
- Misc\_pulse - Miscellaneous Interrupt.

See Section 9.2.5 for more details. See the device data manual for more details on the mapping of these interrupts at the device level.

### 9.1.7 Memory Map

The Addresses for the Modules in the 3 port switch (3PSW) Ethernet Subsystem are:

- CPSW\_3G Module: The start address of the CPSW\_3G module is 4A10 0000h. See [Section 9.4.1](#).
- MDIO Module: The start address of the MDIO module is 4A10 0800h. See [Section 9.4.2](#).
- CPSW Subsystem Module: The start address of the CPSW subsystem is 4A10 0900h. See [Section 9.4.3](#).
- CPPI Descriptors: The start address of the CPPI descriptors is 4A10 2000h.

The 8K bytes of CPPI memory begin at address 4A10 2000h from the EMAC perspective. The buffer descriptors programmed to access the CPPI RAM memory from the CPU perspective should use the address range from 4A10 2000h to 4A10 4000h.

### 9.1.8 3PSW Ports

Ethernet Subsystem has 3 Ports. Port 0 is the Host port (internal to the Subsystem). Ports 1 and 2 are the external ports connected to G/MII, RGMII, or RMII interfaces as per the interface selected.

Naming conventions followed in this chapter:

- Port0 is referred to the Host Port
- Port1 is referred to the interfaces GMII0/RGMII0/RMII0
- Port2 is referred to the interfaces GMII1/RGMII1/RMII1

## 9.2 CPSW Architecture


The 3 port switch (3PSW) Ethernet Subsystem peripheral are compliant to the IEEE Std 802.3 Specification. The 3PSW Ethernet Subsystem contains two RGMII/RMII interfaces, one CPPI 3.0 interface, Interrupt Controller, MDIO and CPSW\_3G which contains two G/MII interfaces as shown in Figure 9-3.

### 9.2.1 CPSW\_3G

The CPSW\_3G G/MII interfaces are compliant to the IEEE Std 802.3 Specification.

The CPSW\_3G contains two CPGMAC\_SL interfaces (ports 1 and 2), one CPPI 3.0 interface Host Port (port 0), Common Platform Time Sync (CPTS), ALE Engine and CPDMA. A top-level block diagram of the CPSW\_3G is shown in Figure 9-3.

Figure 9-3. CPSW\_3G Block Diagram



#### 9.2.1.1 CPDMA RX and TX Interfaces

The CPDMA submodule is a CPPI 3.0 compliant packet DMA transfer controller. The CPPI 3.0 interface is port 0.

##### 9.2.1.1.1 Functional Operation

After reset, initialization, and configuration the host may initiate transmit operations. Transmit operations are initiated by host writes to the appropriate transmit channel head descriptor pointer contained in the STATERAM block. The transmit DMA controller then fetches the first packet in the packet chain from memory in accordance with CPPI 3.0 protocol. The DMA controller writes the packet into the external transmit FIFO in 64-byte bursts (maximum).

Receive operations are initiated by host writes to the appropriate receive channel head descriptor pointer after host initialization and configuration. The receive DMA controller writes the receive packet data to external memory in accordance with CPPI 3.0 protocol. See the CPPI Buffer Descriptors section for detailed description of Buffer Descriptors.

##### 9.2.1.1.2 Receive DMA Interface

The receive DMA is an eight channel CPPI 3.0 compliant interface. Each channel has a single queue for frame reception.

### 9.2.1.1.2.1 Receive DMA Host Configuration

To configure the RX DMA for operation the software must perform the following:

1. Initialize the receive addresses.
2. Initialize the RX\_HDP registers to 0.
3. Enable the desired receive interrupts in the INTMASK register.
4. Write the RX\_BUFFER\_OFFSET register value.
5. Setup the receive channel(s) buffer descriptors in host memory as required by CPPI 3.0.
6. Enable the RX DMA controller by setting the RX\_EN bit in the RX\_CONTROL register.

### 9.2.1.1.2.2 Receive Channel Teardown

The host commands a receive channel teardown by writing the channel number to the RX\_TEARDOWN register. When a teardown command is issued to an enabled receive channel the following will occur:

- Any current frame in reception will complete normally.
- The teardown\_complete bit will be set in the next buffer descriptor in the chain (if there is one).
- The channel head descriptor pointer will be cleared to 0.
- A receive interrupt for the channel will be issued to the host.
- The software should acknowledge a teardown interrupt with a FFFF FFFCh Acknowledge value.

Channel teardown may be commanded on any channel at any time. The host is informed of the teardown completion by a set teardown complete buffer descriptor bit. The port does not clear any channel enables due to a teardown command. A teardown command to an inactive channel issues an interrupt that software should acknowledge with a FFFF FFFCh acknowledge value (note that there is no buffer descriptor in this case). Software may read the interrupt acknowledge location to determine if the interrupt was due to a commanded teardown. The read value will be FFFF FFFCh if the interrupt was due to a teardown command.

### 9.2.1.1.3 Transmit DMA Interface

The transmit DMA is an eight channel CPPI 3.0 compliant interface. Priority between the eight queues may be either fixed or round robin as selected by the TX\_PTYPE bit in the DMACONTROL register. If the priority type is fixed, then channel 7 has the highest priority and channel 0 has the lowest priority. Round robin priority proceeds from channel 0 to channel 7.

#### 9.2.1.1.3.1 Transmit DMA Host Configuration

To configure the TX DMA for operation the software must do the following:

1. Initialize the TX\_HDP registers to 0.
2. Enable the desired transmit interrupts in the INTMASK register.
3. Setup the transmit channel(s) buffer descriptors in host memory as defined in CPPI 3.0.
4. Configure and enable the transmit operation as desired in the TX\_CONTROL register.
5. Write the appropriate TX\_HDP registers with the appropriate values to start transmit operations.

#### 9.2.1.1.3.2 Transmit Channel Teardown

The host commands a transmit channel teardown by writing the channel number to the TX\_TEARDOWN register. When a teardown command is issued to an enabled transmit channel the following will occur:

- Any frame currently in transmission will complete normally
- The teardown complete bit will be set in the next sop buffer descriptor (if there is one).
- The channel head descriptor pointer will be cleared to 0.
- An interrupt will be issued to inform the host of the channel teardown.
- The software should acknowledge a teardown interrupt with a FFFF FFFCh acknowledge value

Channel teardown may be commanded on any channel at any time. The host is informed of the teardown completion by the set teardown complete buffer descriptor bit. The port does not clear any channel enables due to a teardown command. A teardown command to an inactive channel issues an interrupt that software should acknowledge with a FFFF FFFCh acknowledge value (note that there is no buffer descriptor in this case). Software may read the interrupt acknowledge location to determine if the interrupt was due to a commanded teardown. The read value will be FFFF FFFCh if the interrupt was due to a teardown command.

#### **9.2.1.1.4 Transmit Rate Limiting**

Transmit operations can be configured to rate limit the transmit data for each transmit priority. Rate limiting is enabled for a channel when the TX\_RLIM bit associated with that channel is set in the DMACONTROL register. Rate limited channels must be the highest priority channels. For example, if two rate limited channels are required then TX\_RLIM should be set to 11000000b with the MSB corresponding to channel 7. When any channels are configured to be rate-limiting, the priority type must be fixed for transmit. Round-robin priority type is not allowed when rate-limiting. Each of the eight transmit priorities has an associated register to control the rate at which the priority is allowed to send data (TX\_PRI(0..7)\_RATE) when the channel is rate-limiting. Each priority has a send count (PRI(0..7)\_SEND\_CNT) and an idle count (PRI(0..7)\_IDLE\_CNT). The transfer rate includes the inter-packet gap (12 bytes) and the preamble (8 bytes). The rate in Mbits/second that each priority is allowed to send is controlled by the equation:

$$\text{Priority Transfer rate in Mbit/s} = ((\text{PRI\_IDLE\_CNT}/(\text{PRI\_IDLE\_CNT} + \text{PRI\_SEND\_CNT})) \times \text{frequency} \times 32$$

Where the frequency is the CLK frequency.

#### **9.2.1.1.5 Command IDLE**

The CMD\_IDLE bit in the DMACONTROL register allows CPDMA operation to be suspended. When the idle state is commanded, the CPDMA will stop processing receive and transmit frames at the next frame boundary. Any frame currently in reception or transmission will be completed normally without suspension. For transmission, any complete or partial frame in the tx cell FIFO will be transmitted. For receive, frames that are detected by the CPDMA after the suspend state is entered are ignored. No statistics will be kept for ignored frames. Commanded idle is similar in operation to emulation control and clock stop.

#### **9.2.1.2 Address Lookup Engine (ALE)**

The address lookup engine (ALE) processes all received packets to determine which port(s) if any that the packet should be forwarded to. The ALE uses the incoming packet received port number, destination address, source address, length/type, and VLAN information to determine how the packet should be forwarded. The ALE outputs the port mask to the switch fabric that indicates the port(s) the packet should be forwarded to. The ALE is enabled when the ENABLE\_ALE bit in the ALE\_CONTROL register is set. All packets are dropped when the ENABLE\_ALE bit is cleared to 0.

In normal operation, the CPGMAC\_SL modules are configured to issue an abort, instead of an end of packet, at the end of a packet that contains an error (runt, frag, oversize, jabber, crc, alignment, code etc.) or at the end of a mac control packet. However, when the CPGMAC\_SL configuration bit(s) cef, csf, or cmf are set, error frames, short frames or mac control frames have a normal end of packet instead of an abort at the end of the packet. When the ALE receives a packet that contains errors (due to a set header error bit), or a mac control frame and does not receive an abort, the packet will be forwarded only to the host port (port 0). No ALE learning occurs on packets with errors or mac control frames. Learning is based on source address and lookup is based on destination address.

The ALE may be configured to operate in bypass mode by setting the ALE\_BYPASS bit in the ALE\_CONTROL register. When in bypass mode, all CPGMAC\_SL received packets are forwarded only to the host port (port 0). Packets from the two ports can be on separate RX DMA channels by configuring the CPDMA\_RX\_CH\_MAP register. In bypass mode, the ALE processes host port transmit packets the same as in normal mode. In general, packets would be directed by the host in bypass mode.



The ALE may be configured to operate in OUI deny mode by setting the ENABLE\_OUI\_DENY bit in the ALE\_CONTROL register. When in OUI deny mode, a packet with a non-matching OUI source address will be dropped unless the destination address matches a multicast table entry with the super bit set. Broadcast packets will be dropped unless the broadcast address is entered into the table with the super bit set. Unicast packets will be dropped unless the unicast address is in the table with block and secure both set (supervisory unicast packet).

Multicast supervisory packets are designated by the super bit in the table entry. Unicast supervisory packets are indicated when block and secure are both set. Supervisory packets are not dropped due to rate limiting, OUI, or VLAN processing.

### 9.2.1.2.1 Address Table Entry

The ALE table contains 1024 entries. Each table entry represents a free entry, an address, a VLAN, an address/VLAN pair, or an OUI address. Software should ensure that there are not double address entries in the table. The double entry used would be indeterminate. Reserved table bits must be written with zeroes.

Source Address learning occurs for packets with a unicast, multicast or broadcast destination address and a unicast or multicast (including broadcast) source address. Multicast source addresses have the group bit (bit 40) cleared before ALE processing begins, changing the multicast source address to a unicast source address. A multicast address of all ones is the broadcast address which may be added to the table. A learned unicast source address is added to the table with the following control bits:

**Table 9-4. Learned Address Control Bits**

unicast_type	11
Block	0
Secure	0

If a received packet has a source address that is equal to the destination address then the following occurs:

- The address is learned if the address is not found in the table.
- The address is updated if the address is found.
- The packet is dropped.

#### Table Entry Type

00 - Free Entry

01 - Address Entry : unicast or multicast determined by destination **address bit 40** .

10 - VLAN entry

11 - VLAN Address Entry : unicast or multicast determined by **address bit 40**.

### 9.2.1.2.1.1 Free Table Entry

**Table 9-5. Free (Unused) Address Table Entry Bit Values**

71-62	61-60	59-0
Reserved	ENTRY_TYPE(00)	Reserved

### 9.2.1.2.1.2 Multicast Address Table Entry

**Table 9-6. Multicast Address Table Entry Bit Values**

71-69	68-66	65	64	63-62	61-60	59-48	47-0
Reserved	PORT_MASK	SUPER	Reserved	MCAST_FWD_STATE	ENTRY_TYPE (01)	Reserved	MULTICAST_ADDRESS



### Supervisory Packet (SUPER)

When set, this field indicates that the packet with a matching multicast destination address is a supervisory packet.

0: Non-supervisory packet

1: Supervisory packet

### Port Mask(2:0) (PORT\_MASK)

This 3-bit field is the port bit mask that is returned with a found multicast destination address. There may be multiple bits set indicating that the multicast packet may be forwarded to multiple ports (but not the receiving port).

### Multicast Forward State (MCAST\_FWD\_STATE)

Indicates the port state(s) required for the received port on a destination address lookup in order for the multicast packet to be forwarded to the transmit port(s). A transmit port must be in the Forwarding state in order to forward the packet. If the transmit PORT\_MASK has multiple set bits then each forward decision is independent of the other transmit port(s) forward decision.

00 - Forwarding

01 - Blocking/Forwarding/Learning

10 - Forwarding/Learning

11 - Forwarding

The forward state test returns a true value if both the RX and TX ports are in the required state.

### Table Entry Type (ENTRY\_TYPE)

Address entry type. Unicast or multicast determined by address bit 40.

01: Address entry. Unicast or multicast determined by address bit 40.

### Packet Address (MULTICAST\_ADDRESS)

This is the 48-bit packet MAC address. For an OUI address, only the upper 24-bits of the address are used in the source or destination address lookup. Otherwise, all 48-bits are used in the lookup.

#### 9.2.1.2.1.3 VLAN/Multicast Address Table Entry

**Table 9-7. VLAN/Multicast Address Table Entry Bit Values**

71-69	68-66	65	64	63-62	61-60	59-48	47-0
Reserved	PORT_MASK	SUPER	Reserved	MCAST_FWD_STATE	ENTRY_TYPE (11)	VLAN_ID	MULTICAST_ADDRESS

### Supervisory Packet (SUPER)

When set, this field indicates that the packet with a matching multicast destination address is a supervisory packet.

0: Non-supervisory packet

1: Supervisory packet

### Port Mask(2:0) (PORT\_MASK)

This 3-bit field is the port bit mask that is returned with a found multicast destination address. There may be multiple bits set indicating that the multicast packet may be forwarded to multiple ports (but not the receiving port).

### Multicast Forward State (MCAST\_FWD\_STATE)

Indicates the port state(s) required for the received port on a destination address lookup in order for the multicast packet to be forwarded to the transmit port(s). A transmit port must be in the Forwarding state in order to forward the packet. If the transmit PORT\_MASK has multiple set bits then each forward decision is independent of the other transmit port(s) forward decision.

00 - Forwarding

01 - Blocking/Forwarding/Learning

10 - Forwarding/Learning

11 - Forwarding

The forward state test returns a true value if both the RX and TX ports are in the required state.

#### **Table Entry Type (ENTRY\_TYPE)**

Address entry type. Unicast or multicast determined by address bit 40.

11: VLAN address entry. Unicast or multicast determined by address bit 40.

#### **VLAN ID (VLAN\_ID)**

The unique identifier for VLAN identification. This is the 12-bit VLAN ID.

#### **Packet Address (MULTICAST\_ADDRESS)**

This is the 48-bit packet MAC address. For an OUI address, only the upper 24-bits of the address are used in the source or destination address lookup. Otherwise, all 48-bits are used in the lookup.

### **9.2.1.2.1.4 Unicast Address Table Entry**

**Table 9-8. Unicast Address Table Entry Bit Values**

71-68	67-66	65	64	63-62	61-60	59-48	47-0
Reserved	PORT_NUMBER	BLOCK	SECURE	UNICAST_TYPE (00) or (X1)	ENTRY_TYPE (01)	Reserved	UNICAST_ADDRESS

#### **Port Number (PORT\_NUMBER)**

This field indicates the port number (not port mask) that the packet with a unicast destination address may be forwarded to. Packets with unicast destination addresses are forwarded only to a single port (but not the receiving port).

#### **Block (BLOCK)**

The block bit indicates that a packet with a matching source or destination address should be dropped (block the address).

0 - Address is not blocked.

1 - Drop a packet with a matching source or destination address (secure must be zero)

If block and secure are both set, then they no longer mean block and secure. When both are set, the block and secure bits indicate that the packet is a unicast supervisory (super) packet and they determine the unicast forward state test criteria. If both bits are set then the packet is forwarded if the receive port is in the Forwarding/Blocking/Learning state. If both bits are not set then the packet is forwarded if the receive port is in the Forwarding state.

#### **Secure (SECURE)**

This bit indicates that a packet with a matching source address should be dropped if the received port number is not equal to the table entry port\_number.

0 - Received port number is a don't care.

1 - Drop the packet if the received port is not the secure port for the source

address and do not update the address (block must be zero)

### Unicast Type (UNICAST\_TYPE)

This field indicates the type of unicast address the table entry contains.

00 - Unicast address that is not ageable.

01 - Ageable unicast address that has not been touched.

10 - OUI address - lower 24-bits are don't cares (not ageable).

11 - Ageable unicast address that has been touched.

### Table Entry Type (ENTRY\_TYPE)

Address entry. Unicast or multicast determined by address bit 40.

01: Address entry. Unicast or multicast determined by address bit 40.

### Packet Address (UNICAST\_ADDRESS)

This is the 48-bit packet MAC address. All 48-bits are used in the lookup.

#### 9.2.1.2.1.5 OUI Unicast Address Table Entry

**Table 9-9. OUI Unicast Address Table Entry Bit Values**

71-64	63-62	61-60	59-48	47-24	23-0
Reserved	UNICAST_TYPE(10)	ENTRY_TYPE(01)	Reserved	UNICAST_OUI	Reserved

### Unicast Type (UNICAST\_TYPE)

This field indicates the type of unicast address the table entry contains.

00 - Unicast address that is not ageable.

01 - Ageable unicast address that has not been touched.

10 - OUI address - lower 24-bits are don't cares (not ageable).

11 - Ageable unicast address that has been touched.

### Table Entry Type (ENTRY\_TYPE)

Address entry. Unicast or multicast determined by address bit 40.

01: Address entry. Unicast or multicast determined by address bit 40.

### Packet Address (UNICAST\_OUI)

For an OUI address, only the upper 24-bits of the address are used in the source or destination address lookup.

#### 9.2.1.2.1.6 VLAN/Unicast Address Table Entry

**Table 9-10. Unicast Address Table Entry Bit Values**

71:68	67:66	65	64	63:62	61:60	59:48	47:0
Reserved	PORT_NUMBER	BLOCK	SECURE	UNICAST_TYPE (00) or (X1)	ENTRY_TYPE (11)	VLAN_ID	UNICAST_ADDRESS

### Port Number (PORT\_NUMBER)

This field indicates the port number (not port mask) that the packet with a unicast destination address may be forwarded to. [Packets with unicast destination addresses are forwarded only to a single port (but not the receiving port).]

### Block (BLOCK)

The block bit indicates that a packet with a matching source or destination address should be dropped (block the address).

0 - Address is not blocked.

1 - Drop a packet with a matching source or destination address (secure must be zero)

If block and secure are both set, then they no longer mean block and secure. When both are set, the block and secure bits indicate that the packet is a unicast supervisory (super) packet and they determine the unicast forward state test criteria. If both bits are set then the packet is forwarded if the receive port is in the Forwarding/Blocking/Learning state. If both bits are not set then the packet is forwarded if the receive port is in the Forwarding state.

### Secure (SECURE)

This bit indicates that a packet with a matching source address should be dropped if the received port number is not equal to the table entry PORT\_NUMBER.

0 - Received port number is a don't care.

1 - Drop the packet if the received port is not the secure port for the source address and do not update the address (block must be zero)

### Unicast Type (UNICAST\_TYPE)

This field indicates the type of unicast address the table entry contains.

00 - Unicast address that is not ageable.

01 - Ageable unicast address that has not been touched.

10 - OUI address - lower 24-bits are don't cares (not ageable).

11 - Ageable unicast address that has been touched.

### Table Entry Type (ENTRY\_TYPE)

Address entry. Unicast or multicast determined by address bit 40.

11: VLAN address entry. Unicast or multicast determined by address bit 40.

### VLAN ID (VLAN\_ID)

The unique identifier for VLAN identification. This is the 12-bit VLAN ID.

### Packet Address (UNICAST\_ADDRESS)

This is the 48-bit packet MAC address. All 48-bits are used in the lookup.

#### 9.2.1.2.1.7 VLAN Table Entry

**Table 9-11. VLAN Table Entry**

71-62	61-60	59-48	47-27	26-24	23-19	18-16	15-11	10-8	7-3	2-0
Reserved	ENTRY_TYPE(10)	VLAN_ID	Reserved	FORCE_UNTAGGED_EGRESS	Reserved	REG_MCAST_FLOOD_MASK	Reserved	UNREG_MCAST_FLOOD_MASK	Reserved	VLAN_MEMBER_LIST

**Table Entry Type (ENTRY\_TYPE)**

10: VLAN entry

**VLAN ID (VLAN\_ID)**

The unique identifier for VLAN identification. This is the 12-bit VLAN ID.

**Force Untagged Packet Egress (FORCE\_UNTAGGED\_EGRESS)**

This field causes the packet VLAN tag to be removed on egress (except on port 0).

**Registered Multicast Flood Mask (REG\_MCAST\_FLOOD\_MASK)**

Mask used for multicast when the multicast address is found.

**Unregistered Multicast Flood Mask (UNREG\_MCAST\_FLOOD\_MASK)**

Mask used for multicast when the multicast address is not found.

**VLAN Member List (VLAN\_MEMBER\_LIST)**

This 3-bit field indicates which port(s) are members of the associated VLAN.

**9.2.1.2.2 Packet Forwarding Processes**

There are four processes that an incoming received packet may go through to determine packet forwarding. The processes are Ingress Filtering, VLAN\_Aware Lookup, VLAN\_Unaware Lookup, and Egress.

Packet processing begins in the Ingress Filtering process. Each port has an associated packet forwarding state that can be one of four values (Disabled, Blocked, Learning, or Forwarding). The default state for all ports is Disabled. The host sets the packet forwarding state for each port. The receive packet processes

In the packet ingress process (receive packet process), there is a forward state test for unicast destination addresses and a forward state test for multicast addresses. The multicast forward state test indicates the port states required for the receiving port in order for the multicast packet to be forwarded to the transmit port(s). A transmit port must be in the Forwarding state for the packet to be forwarded for transmission. The `mcast_fwd_state` indicates the required port state for the receiving port as indicated in the preceding table. The unicast forward state test indicates the port state required for the receiving port in order to forward the unicast packet. The transmit port must be in the Forwarding state in order to forward the packet. The block and secure bits determine the unicast forward state test criteria. If both bits are set then the packet is forwarded if the receive port is in the Forwarding/Blocking/Learning state. If both bits are not set then the packet is forwarded if the receive port is in the Forwarding state. The transmit port must be in the Forwarding state regardless. The forward state test used in the ingress process is determined by the destination address packet type (multicast/unicast).

In general, packets received with errors are dropped by the address lookup engine without learning, updating, or touching the address. The error condition and the abort are indicated by the `CPGMAC_SL` to the ALE. Packets with errors may be passed to the host (not aborted) by a `CPGMAC_SL` port, if the port has the `RX_CMF_EN`, `RX_CEF_EN`, or `RX_CSF_EN` bit(s) set. Error packets that are passed to the host by the `CPGMAC_SL` are considered to be bypass packets by the ALE and are sent only to the host. Error packets do not learn, update, or touch addresses regardless of whether they are aborted or sent to the host. Packets with errors received by the host are forwarded as normal.

The following control bits are in the `SL1/2_MACCONTROL` register.

**RX\_CEF\_EN** -This `CPGMAC_SL` control bit enables frames that are fragments, long, jabber, CRC, code, and alignment errors to be forwarded.

**RX\_CSF\_EN** -This `CPGMAC_SL` bit enables short frames to be forwarded.

**RX\_CMF\_EN** -This `CPGMAC_SL` control bit enables mac control frames to be forwarded.

**9.2.1.2.3 Learning Process**

The learning process is applied to each receive packet that is not aborted. The learning process is a concurrent process with the packet forwarding process.

#### 9.2.1.2.4 VLAN Aware Mode

The CPSW\_3G is in VLAN aware mode when the VLAN\_AWARE bit is set in the CPSW\_CONTROL register. In VLAN aware mode, ports 0 receive packets (out of the CPSW\_3G) may or may not be VLAN encapsulated depending on the RX\_VLAN\_ENCAP bit in the CPSW\_CONTROL register. Port 0 receive packet data is never modified. VLAN is not removed regardless of the force untagged egress bit for Port 0. VLAN encapsulated receive packets have a 32-bit VLAN header encapsulation word added to the packet data. VLAN encapsulated packets are specified by a set RX\_VLAN\_ENCAP bit in the packet buffer descriptor.

Port 0 transmit packets are never VLAN encapsulated (encapsulation is not allowed).

In VLAN aware mode, transmitted packet data is changed depending on the packet type (pkt\_type), packet priority (pkt\_pri), and VLAN information.

#### 9.2.1.2.5 VLAN Unaware Mode

The CPSW\_3G is in VLAN unaware mode when the VLAN\_AWARE bit is cleared to 0 in the CPSW\_CONTROL register. Port 0 receive packets (out of the CPSW\_3G) may or may not be VLAN encapsulated depending on the RX\_VLAN\_ENCAP bit in the CPSW\_CONTROL register. Port 0 transmit packets are never VLAN encapsulated.

#### 9.2.1.3 Packet Priority Handling

Packets are received on three ports, two are CPGMAC\_SL Ethernet ports and the third port is the CPPI host port. Received packets have a received packet priority (0 to 7, with 7 being the highest priority).

The received packet priority is the port priority for untagged packets, and the actual packet priority for priority tagged and VLAN tagged packets. The received packet priority is mapped through the receive ports associated packet priority to header packet priority mapping register to obtain the header packet priority (the CPDMA RX and TX nomenclature is reversed from the CPGMAC\_SL nomenclature).

The header packet priority is mapped through the header priority to switch priority mapping register to obtain the hardware switch priority (0 to 3, with 3 being the highest priority). The header packet priority is then used as the actual transmit packet priority if the VLAN information is to be sent on egress.

#### 9.2.1.4 FIFO Memory Control

Each of the three CPSW\_3G ports has an identical associated FIFO. Each FIFO contains a single logical receive queue and four logical transmit queues (priority 0 through 3). Each FIFO memory contains 20,480 bytes (20k) total organized as 2560 by 64-bit words contained in a single memory instance. The FIFO memory is used for the associated port transmit and receive queues. The TX\_MAX\_BLKs field in the FIFOs associated MAX\_BLKs register determines the maximum number of 1k FIFO memory blocks to be allocated to the four logical transmit queues (transmit total). The RX\_MAX\_BLKs field in the FIFO's associated MAX\_BLKs register determines the maximum number of 1k memory blocks to be allocated to the logical receive queue. The TX\_MAX\_BLKs value plus the RX\_MAX\_BLKs value must sum to 20 (the total number of blocks in the FIFO). If the sum were less than 20, then some memory blocks would be unused. The default is 17 (decimal) transmit blocks and three receive blocks. The FIFOs follow the naming convention of the Ethernet ports. Host Port is Port0 and External Ports are Port1 and Port2.

#### 9.2.1.5 FIFO Transmit Queue Control

There are four transmit queues in each transmit FIFO. Software has some flexibility in determining how packets are loaded into the queues and on how packet priorities are selected for transmission (how packets are removed and transmitted from queues). All ports on the switch have identical FIFO's. For the purposes of the below the transmit FIFO is switch egress even though the port 0 transmit FIFO is connected to the CPDMA receive (also switch egress). The CPDMA nomenclature is reversed from the CPGMAC\_SL nomenclature due to legacy reasons.



### 9.2.1.5.1 Normal Priority Mode

When operating in normal mode, lower priority frames are dropped before higher priority frames. The intention is to give preference to higher priority frames. Priority 3 is the highest priority and is allowed to fill the FIFO. Priority 2 will drop packets if the packet is going to take space in the last 2k available. Priority 1 will drop packets if the packet is going to take space in the last 4k available. Priority 0 will drop packets if the packet is going to take space in the last 6k available. If fewer than 4 priorities are to be implemented then the priorities should be mapped such that the highest priorities are used. For example, if two priorities are going to be used then all packets should be mapped to priorities 3 and 2 and priorities 1 and 0 should be unused. Priority escalation may be used in normal priority mode if desired. Normal priority mode is configured as described below:

- Select normal priority mode by setting TX\_IN\_SEL = 00 for all ports (default value in P0/1/2\_TX\_IN\_CTL)
- Configure priority mapping to use only the highest priorities if less than 4 priorities are used. Refer to [Section 9.2.1.3](#).

### 9.2.1.5.2 Dual Mac Mode

When operating in dual mac mode the intention is to transfer packets between ports 0 and 1 and ports 0 and 2, but not between ports 1 and 2. Each CPGMAC\_SL appears as a single MAC with no bridging between MAC's. Each CPGMAC\_SL has at least one unique (not the same) mac address.

Dual mac mode is configured as described below:

- Set the ALE\_VLAN\_AWARE bit in the ALE\_CONTROL register. This bit configures the ALE to process in VLAN aware mode. The CPSW\_3G VLAN aware bit (VLAN\_AWARE in CPSW\_CONTROL) determines how packets VLAN's are processed on CPGMAC\_SL egress and does not affect how the ALE processes packets or the packet destination. The CPSW\_3G VLAN aware bit may be set or not as required (must be set, if VLAN's are to exit the switch).
- Configure the Port 1 to Port 0 VLAN
  - Add a VLAN Table Entry with ports 0 and 1 as members (clear the flood masks).
  - Add a VLAN/Unicast Address Table Entry with the Port1/0 VLAN and a port number of 0. Packets received on port 1 with this unicast address will be sent only to port 0 (egress). If multiple mac addresses are desired for this port then multiple entries of this type may be configured.
- Configure the Port 2 to Port 0 VLAN
  - Add a VLAN Table Entry with ports 0 and 2 as members (clear the flood masks).
  - Add a VLAN/Unicast Address Table Entry with the Port2/0 VLAN and a port number of 0. Packets received on port 2 with this unicast address will be sent only to port 0 (egress). If multiple mac addresses are desired for this port then multiple entries of this type may be configured.
- Packets from the host (port 0) to ports 1 and 2 should be directed. If directed packets are not desired then VLAN with addresses can be added for both destination ports.
- Select the dual mac mode on the port 0 FIFO by setting TX\_IN\_SEL = 01 in P0\_TX\_IN\_CTL. The intention of this mode is to allow packets from both ethernet ports to be written into the FIFO without one port starving the other port.
- The priority levels may be configured such that packets received on port 1 egress on one CPDMA RX channel while packets received on port 2 egress on a different CPDMA RX channel.

### 9.2.1.6 Audio Video Bridging

IEEE802.1BA is the standard for networked Audio Video Bridging (AVB) Systems. It defines the concept of an AVB domain as the intersection of a time domain and a stream reservation domain. The time domain is established based on the IEEE 802.1AS standard, wherein each node must support the generalized Precision Time Protocol (gPTP). Typically this takes the form of a state machine running on the host processor (such as the MPU) which, among other duties, processes the associated ethernet packets carrying timing information. A necessary input is the accurate time stamping of ethernet packets. This process is facilitated on SoC by the Common Platform Time Sync (CPTS), which is able to time stamp ingress and egress packets at the MAC layer with sufficient precision and accuracy to meet the AVB standard (refer to [Common Platform Time Sync \(CPTS\)](#)). A stream reservation domain is established

between nodes, primarily through the use of two mechanisms: the Stream Reservation Protocol (SRP) and Forwarding and Queuing of Time Sensitive Streams (FQTSS). Both mechanisms are specified in the IEEE802.1Q standard (clauses 35 and 34, respectively). SRP is a software component which normally runs on the host processor and requires no hardware assistance. On the other hand, FQTSS has significant performance demands, as it requires the shaping of egress packets at small time scales. The SoC CPSW facilitates this process through the conjunction of rate-limited CPDMA channels and egress traffic shaping (refer to [CPSW 3G](#) for more details).

### 9.2.1.7 Hardware Example Usage

#### 9.2.1.7.1 Rate Limit Mode

Rate-limit mode is intended to allow some CPDMA transmit (switch ingress) channels and some CPGMAC\_SL FIFO priorities (switch egress) to be rate-limited. Non rate-limited traffic (bulk traffic) is allowed on non rate-limited channels and FIFO priorities. The bulk traffic does not impact the rate-limited traffic. Rate-limited traffic must be configured to be sent to rate-limited queues (via packet priority handling). The allocated rates for rate-limited traffic must not be oversubscribed. For example, if port 1 is sending 15% rate limited traffic to port 2 priority 3, and port 0 is also sending 10% rate-limited traffic to port 2 priority 3, then the port 2 priority 3 egress rate must be configured to be 25% plus a percent or two for margin. The switch must be configured to allow some percentage of non rate-limited traffic. Non rate-limited traffic must be configured to be sent to non rate-limited queues. No packets from the host should be dropped, but non rate-limited traffic received on an ethernet port can be dropped. Rate-limited mode is configured as shown below:

1. Set TX\_IN\_SEL = 10 in P1/2\_TX\_IN\_CTL to enable ports 1 and 2 transmit FIFO inputs to be configured for rate-limiting queues. Enabling a queue to be rate-limiting with this field affects only the packet being loaded into the FIFO, it does not configure the transmit for queue shaping.
2. Configure the number of rate-limited queues for port 1 and 2 transmit FIFO's by setting the TX\_RATE\_EN field in P1/2\_TX\_IN\_CTL. Rate limited queues must be the highest number. For example, if there are two rate limited queues then 1100 would be written to this field for priorities 3 and 2. This field enables the FIFO to allow rate-limited traffic into rate-limited queues while discriminating against non rate-limited queues.
3. Set P1\_PRIN\_SHAPE\_EN and P2\_PRIN\_SHAPE\_EN in the CPSW\_3G PTYPE register. These bits determine which queues actually shape the output data stream. In general, the same priorities that are set in TX\_RATE\_EN are set in these bits as well, but the FIFO input and output enable bits are separate to allow rate-limiting from the host to non shaped channels if desired. When queue shaping is not enabled for a queue then packets are selected for egress based on priority. When queue shaping is enabled then packets are selected for egress based on queue percentages. If shaping is required on a single queue then it must be priority 3 (priorities 2, 1 and 0 are strict priority). If shaping is required on two queues then it must be on priorities 2 and 3 (priorities 1 and 0 are strict priority). If shaping is required on three queues then it must be priorities 3, 2, and 1 (priority 0 would then get the leftovers). Priority shaping follows the requirements in the IEEE P802.1Qav/D6.0 specification. Priority shaping is not compatible with priority escalation (escalation must be disabled).
4. P0\_TX\_IN\_CTL[17:16] TX\_IN\_SEL should be set to 00, so Port 0 egress (CPDMA RX) is not rate-limited.
5. The CPDMA is configured for rate-limited transmit (switch ingress) channels by setting the highest bits of the TX\_RLIM field in the CPDMA DMACONTROL register. If there are two rate-limited channels, then TX\_RLIM = 11000000 (the rate limited channels must be the highest priorities). Also, the TX\_PTYPE bit in the DMACONTROL register must be set (fixed priority mode). Rate-limited channels must go to rate-limited FIFO queues, and the FIFO queue rate must not be oversubscribed.

#### 9.2.1.7.2 Configuring the device for 802.1Qav operation:

There is no dedicated register-set to be configured for the time-sensitive stream handling. The list of functional features of CPSW\_3G that will have to be configured are:

- DESCRIPTORS and CHANNEL CONFIGURATIONS:
  - CPPI TX and RX descriptors
  - VLAN and Priority tags



**Table 9-12. Example of TX Configuration**

TX DMA CHANNEL	Packet Priority	Switch Queue Priority
7	7	3
6	5	2
5	3	1
4	1	0

**Table 9-13. Example of RX Configuration**

RX DMA CHANNEL	Packet Priority	Switch Queue Priority
0	7	0
0	5	0
0	3	0
0	1	0

- ALE Configuration:
  - ALE in VLAN-ware mode, Non-ALE in bypass mode.

**Table 9-14. Example of Rate-limit Configurations**

Register	Value	DESCRIPTION
CPSW_PTYPE	0006 0000h	For Port1 -- 2 highest priority channels.
P1_TX_IN_CTL: TX_RATE_EN TX_IN_SEL	1100 10	2 highest priority channels are rate limited Rate limit mode
P1_SEND_PERCENT	14 3E00h	20% PRI7, 62% PRI5
DMACONTROL	C001h	Chan7, Chan6 are Rate Limited. Round-robin selection of DMA channel.
TX_PRI7_RATE	10013h	200 Mbps
TX_PRI6_RATE	10005h	~600 Mbps

### 9.2.1.8 Ethernet Mac Sliver (CPGMAC\_SL)

The CPGMAC\_SL peripheral shall be compliant to the IEEE Std 802.3 Specification. Half duplex mode is supported in 10/100 Mbps mode, but not in 1000 Mbps (gigabit) mode.

Features:

- Synchronous 10/100/1000 Mbit operation.
- G/MII Interface.
- Hardware Error handling including CRC.
- Full Duplex Gigabit operation (half duplex gigabit is not supported).
- EtherStats and 802.3Stats RMON statistics gathering support for external statistics collection module.
- Transmit CRC generation selectable on a per channel basis.
- Emulation Support.
- VLAN Aware Mode Support.
- Hardware flow control.
- Programmable Inter Packet Gap (IPG)

#### 9.2.1.8.1 G/MII Media Independent Interface

The following sections cover operation of the Media Independent Interface in 10/100/1000 Mbps modes. An IEEE 802.3 compliant Ethernet MAC controls the interface.

### 9.2.1.8.1.1 Data Reception

#### 9.2.1.8.1.1.1 Receive Control

Data received from the PHY is interpreted and output. Interpretation involves detection and removal of the preamble and start of frame delimiter, extraction of the address and frame length, data handling, error checking and reporting, cyclic redundancy checking (CRC), and statistics control signal generation.

#### 9.2.1.8.1.1.2 Receive Inter-Frame Interval

The 802.3 required inter-packet gap (IPG) is 24 GMII clocks (96 bit times) for 10/100 Mbit modes, and 12 GMII clocks (96 bit times) for 1000 Mbit mode. However, the MAC can tolerate a reduced IPG (2 GMII clocks in 10/100 mode and 5 GMII clocks in 1000 mode) with a correct preamble and start frame delimiter.

This interval between frames must comprise (in the following order):

- An Inter-Packet Gap (IPG).
- A seven octet preamble (all octets 0x55).
- A one octet start frame delimiter (0x5D).

### 9.2.1.8.1.2 Data Transmission

The Gigabit Ethernet Mac Sliver (GMII) passes data to the PHY when enabled. Data is synchronized to the transmit clock rate. The smallest frame that can be sent is two bytes of data with four bytes of CRC (6 byte frame).

#### 9.2.1.8.1.2.1 Transmit Control

A jam sequence is output if a collision is detected on a transmit packet. If the collision was late (after the first 64 bytes have been transmitted) the collision is ignored. If the collision is not late, the controller will back off before retrying the frame transmission. When operating in full duplex mode the carrier sense (CRS) and collision sensing modes are disabled.

#### 9.2.1.8.1.2.2 CRC Insertion

The MAC generates and appends a 32-bit Ethernet CRC onto the transmitted data, if the transmit packet header PASS\_CRC bit is 0. For the CPMAC\_SL generated CRC case, a CRC at the end of the input packet data is not allowed.

If the header word PASS\_CRC bit is set, then the last four bytes of the TX data are transmitted as the frame CRC. The four CRC data bytes should be the last four bytes of the frame and should be included in the packet byte count value. The MAC performs no error checking on the outgoing CRC when the PASS\_CRC bit is set.

#### 9.2.1.8.1.2.3 MTXER

The GMII\_MTXER signal is not used. If an underflow condition occurs on a transmitted frame, the frame CRC will be inverted to indicate the error to the network. Underflow is a hardware error.

#### 9.2.1.8.1.2.4 Adaptive Performance Optimization (APO)

The Ethernet MAC port incorporates Adaptive Performance Optimization (APO) logic that may be enabled by setting the TX\_PACE bit in the MACCONTROL register. Transmission pacing to enhance performance is enabled when set. Adaptive performance pacing introduces delays into the normal transmission of frames, delaying transmission attempts between stations, reducing the probability of collisions occurring during heavy traffic (as indicated by frame deferrals and collisions) thereby increasing the chance of successful transmission.

When a frame is deferred, suffers a single collision, multiple collisions or excessive collisions, the pacing counter is loaded with an initial value of 31. When a frame is transmitted successfully (without experiencing a deferral, single collision, multiple collision or excessive collision) the pacing counter is decremented by one, down to zero.

With pacing enabled, a new frame is permitted to immediately (after one IPG) attempt transmission only if the pacing counter is zero. If the pacing counter is non zero, the frame is delayed by the pacing delay, a delay of approximately four inter-packet gap delays. APO only affects the IPG preceding the first attempt at transmitting a frame. It does not affect the back-off algorithm for re-transmitted frames.

#### **9.2.1.8.1.2.5 Inter-Packet-Gap Enforcement**

The measurement reference for the IPG of 96 bit times is changed depending on frame traffic conditions. If a frame is successfully transmitted without collision, and MCRS is de-asserted within approximately 48 bit times of MTXEN being de-asserted, then 96 bit times is measured from MTXEN. If the frame suffered a collision, or if MCRS is not de-asserted until more than approximately 48 bit times after MTXEN is de-asserted, then 96 bit times (approximately, but not less) is measured from MCRS.

The transmit IPG can be shortened by eight bit times when enabled and triggered. The TX\_SHORT\_GAP\_EN bit in the MACCONTROL register enables the TX\_SHORT\_GAP input to determine whether the transmit IPG is shorted by eight bit times.

#### **9.2.1.8.1.2.6 Back Off**

The Gigabit Ethernet Mac Sliver (GMII) implements the 802.3 binary exponential back-off algorithm.

#### **9.2.1.8.1.2.7 Programmable Transmit Inter-Packet Gap**

The transmit inter-packet gap (IPG) is programmable through the TX\_GAP register. The default value is decimal 12. The transmit IPG may be increased to the maximum value of 1FFh. Increasing the IPG is not compatible with transmit pacing. The short gap feature will override the increased gap value, so the short gap feature may not be compatible with an increased IPG.

#### **9.2.1.8.1.2.8 Speed, Duplex and Pause Frame Support Negotiation**


The CPMAC\_SL can operate in half duplex or full duplex in 10/100 Mbit modes, and can operate in full duplex only in 1000 Mbit mode. Pause frame support is included in 10/100/1000 Mbit modes as configured by the host.

#### **9.2.1.8.1.3 G/MII Interface Signal Connections and Descriptions**

G/MII Interface can operate in GIG/MII Modes.

- In GIG (1000 Mbps) Mode: 3PSW operates only in full duplex mode.
- In MII Mode (100/10 Mbps): 3PSW operates in full duplex and half duplex.

The pin connections of the G/MII Interface is shown in [Figure 9-4](#). The detailed description of the signals in GIG/MII Mode are listed in the following tables.

**Figure 9-4. G/MII Interface Connections**

**Table 9-15. G/MII Interface Signal Descriptions in GIG (1000 Mbps) Mode**

Signal	Type	Description
GMTCLK	O	The transmit clock is a continuous clock that provides the timing reference for transmit operations. The clock is generated by the CPSW and is 125 MHz at 1000 Mbps operation. It requires a free running clock on MTCLK pin. If the MTCLK is not generated by the PHY, then configure the CPGMAC_SL Mac Control Register Force Gig bit to 1, to generate the required o/p GMTCLK of 125 MHz.
MTCLK	I	The transmit clock is a continuous free running clock and is generated by the PHY.
MTXD	O	The transmit data pins are a collection of 8 data signals comprising 8 bits of data. MTXD0 is the least-significant bit (LSB). The signals are synchronized by GMTCLK and valid only when MTXEN is asserted.
MTXEN	O	The transmit enable signal indicates that the MTXD pins are generating 8bit data for use by the PHY. It is driven synchronously by GMTCLK.
MCOL	I	In full-duplex operation, the MCOL pin is used for hardware transmit flow control. Asserting the MCOL pin will stop packet transmissions; packets in the process of being transmitted when MCOL is asserted will complete transmission. The MCOL pin should be held low if hardware transmit flow control is not used.
MCRS	I	In full-duplex operation, the MCRS pin should be held low.
MRCLK	I	The receive clock is a continuous clock that provides the timing reference for receive operations. The MRXD, MRXDV, and MRXER signals are tied to this clock. The clock is generated by the PHY and is 125 MHz at 1000Mbps of operation.
MRXD	I	The receive data pins are a collection of 8 data signals comprising 8 bits of data. MRXD0 is the least-significant bit (LSB). The signals are synchronized by MRCLK and valid only when MRXDV is asserted.
MRXDV	I	The receive data valid signal indicates that the MRXD pins are generating byte data for use by the 3PSW. It is driven synchronously to MRCLK.
MDCLK	O	Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin.
MDIO	I/O	MDIO DATA (MDIO_D). MDIO data pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO_D pin acts as an output for all but the data bit cycles at which time it is an input for read operations.

**Table 9-16. G/MII Interface Signal Descriptions in MII (100/10 Mbps) Mode**

Signal	Type	Description
GMTCLK	O	The clock is generated by the CPSW and is running at 125 MHz.
MTCLK	I	The transmit clock is a continuous clock that provides the timing reference for transmit operations. The MTXD and MTXEN signals are tied to this clock. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation and 25 MHz at 100 Mbps operation.
MTXD	O	MTXD[7-4] pins of MTXD data are not used. The transmit data pins are a collection of 4 data signals MTXD[3-0] comprising 4 bits of data. MTXD0 is the least-significant bit (LSB). The signals are synchronized by MTCLK and valid only when MTXEN is asserted.
MTXEN	O	The transmit enable signal indicates that the MTXD pins are generating 4bit data for use by the PHY. It is driven synchronously by MTCLK.
MCOL	I	In half-duplex operation, the MCOL pin is asserted by the PHY when it detects a collision on the network. It remains asserted while the collision condition persists. This signal is not necessarily synchronous to MTCLK nor MRCLK.  In full-duplex operation, the MCOL pin is used for hardware transmit flow control. Asserting the MCOL pin will stop packet transmissions; packets in the process of being transmitted when MCOL is asserted will complete transmission. The MCOL pin should be held low if hardware transmit flow control is not used.
MCRS	I	In half-duplex operation, the MCRS pin is asserted by the PHY when the network is not idle in either transmit or receive. The pin is de-asserted when both transmit and receive are idle. This signal is not necessarily synchronous to MTCLK nor MRCLK.  In full-duplex operation, the MCRS pin should be held low.
MRCLK	I	The receive clock is a continuous clock that provides the timing reference for receive operations. The MRXD, MRXDV, and MRXER signals are tied to this clock. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation and 25 MHz at 100 Mbps operation.
MRXD	I	MRXD[7-4] bits are unused in the MII mode. The receive data pins are a collection of 4 data signals comprising 4 bits of data. MRXD0 is the least-significant bit (LSB). The signals are synchronized by MRCLK and valid only when MRXDV is asserted.
MRXDV	I	The receive data valid signal indicates that the MRXD pins are generating nibble data for use by the 3PSW. It is driven synchronously to MRCLK.
MDCLK	O	Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin.
MDIO	I/O	MDIO DATA (MDIO_D). MDIO data pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO_D pin acts as an output for all but the data bit cycles at which time it is an input for read operations.

### 9.2.1.8.2 RMII Interface

The CPRMII peripheral shall be compliant to the RMII specification document.

#### 9.2.1.8.2.1 Features

- Source Synchronous 10/100 Mbit operation
- Full and Half Duplex support

#### 9.2.1.8.2.2 RMII Receive (RX)

The CPRMII receive (RX) interface converts the input data from the external RMII PHY (or switch) into the required MII (CPGMAC) signals. The carrier sense and collision signals are determined from the RMII input data stream and transmit inputs as defined in the RMII specification.

An asserted RMRXER on any di-bit in the received packet will cause an MRXER assertion to the CPGMAC during the packet. In 10Mbps mode, the error is not required to be duplicated on 10 successive clocks. Any di-bit which has an asserted RMII\_RXER during any of the 10 replications of the data will cause the error to be propagated.

Any received packet that ends with an improper nibble boundary aligned RMCERSDV toggle will issue an MRXER during the packet to the CPGMAC. Also, a change in speed or duplex mode during packet operations will cause packet corruption.

The CPRMII can accept receive packets with shortened preambles, but 0x55 followed by a 0x5D is the shortest preamble that will be recognized (1 preamble byte with the start of frame byte). At least one byte of preamble with the start of frame indicator is required to begin a packet. An asserted RMCERSDV without at least a single correct preamble byte followed by the start of frame indicator will be ignored.

### 9.2.1.8.2.3 RMII Transmit (TX)

The CPRMII transmit (TX) interface converts the 3PSW MII input data into the RMII transmit format. The data is then output to the external RMII PHY.

The 3PSW does not source the transmit error (MII TXERR) signal. Any transmit frame from the CPGMAC with an error (underrun) will be indicated as an error by an error CRC. Transmit error is assumed to be de-asserted at all times and is not an input into the CPRMII module. Zeroes are output on RMTXD[1:0] for each clock that RMTXEN is de-asserted.

### 9.2.1.8.2.4 RMII Signal Connections and Descriptions

Figure 9-5 shows a device with integrated 3PSW and MDIO interfaced via a RMII connection in a typical system. The individual CPSW and MDIO signals for the RMII interface are summarized in Table 9-17.

For more information, refer to either the IEEE 802.3 standard or ISO/IEC 8802-3:2000(E).

Figure 9-5. RMII Interface Connections




Table 9-17. RMII Signal Descriptions

Signal	Type	Description
RMTXD (1-0)	O	Transmit data (RMII_TXD). The transmit data pins are a collection of 2 bits of data. RMTDX0 is the least-significant bit (LSB). The signals are synchronized by RMREFCLK and valid only when RMTXEN is asserted.
RMXEN	O	Transmit enable (RMII_TXEN). The transmit enable signal indicates that the RMII_TXD pins are generating data for use by the PHY. RMII_TXEN is synchronous to RMREFCLK.
RMREFCLK	I/O	RMII reference clock. (RMREFCLK). The reference clock is used to synchronize all RMII signals. RMREFCLK must be continuous and fixed at 50 MHz.
RMRXD (1-0)	I	Receive data (RMII_RXD). The receive data pins are a collection of 2 bits of data. RMRDX0 is the least-significant bit (LSB). The signals are synchronized by RMREFCLK and valid only when RMCERSDV is asserted and RMRXER is de-asserted.
RMCERSDV	I	Carrier sense/receive data valid (RMCERSDV). Multiplexed signal between carrier sense and receive data valid.
R,RXER	I	Receive error (RMII_RXER). The receive error signal is asserted to indicate that an error was detected in the received frame.
MDCLK	O	Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin.

**Table 9-17. RMII Signal Descriptions (continued)**

Signal	Type	Description
MDIO	I/O	MDIO DATA(MDIO_D). MDIO data pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO_D pin acts as an output for all but the data bit cycles at which time it is an input for read operations.

### 9.2.1.8.3 RGMII Interface

The CPRGMII peripheral shall be compliant to the RGMII specification document.

#### 9.2.1.8.3.1 Features

- Supports 1000/100/10 Mbps Speed
- MII mode is not supported
- Selectable internal delay on transmit

#### 9.2.1.8.3.2 RGMII Receive (RX)

The CPRGMII receive (RX) interface converts the source synchronous DDR input data from the external RGMII PHY into the required G/MII (CPGMAC) signals.

#### 9.2.1.8.3.3 In-Band Mode of Operation

The CPRGMII is operating in the in-band mode of operation when the RGMII\_RX\_INBAND input is asserted. RGMII\_RX\_INPUT is asserted by configuring the EXT\_EN bit to 1 of the SLn\_MACCONTROL register. The link status, duplexity, and speed are determined from the RGMII input data stream as defined in the RGMII specification. The link speed is indicated as shown in [Table 9-18](#).

**Table 9-18. Link Speed**

RGMII_SPEED (1:0)	Link Speed
00	10 Mbs mode
01	100 Mbs mode
10	1000 Mbs mode
11	reserved

#### 9.2.1.8.3.4 Forced Mode of Operation

The CPRGMII is operating in the forced mode of operation when the RGMII\_RX\_INBAND input is de-asserted. In the forced mode of operation, the in-band data is ignored if present. The link status is forced high, and the duplexity and speed are determined from the RGMII\_FULLDUPLEX\_IN and RGMII\_GIG\_IN inputs. If the RGMII\_GIG\_IN input is asserted, then operation is gigabit mode (RGMII\_SPEED (1:0) = 10). If the RGMII\_GIG\_IN input is de-asserted, the operation is 100 Mbps mode (RGMII\_SPEED (1:0) = 01).

#### 9.2.1.8.3.5 RGMII Transmit (TX)

The CPRGMII transmit (TX) interface converts the CPGMAC G/MII input data into the DDR RGMII format. The DDR data is then output to the external PHY.

The CPGMAC does not source the transmit error (MTXERR) signal. Any transmit frame from the CPGMAC with an error (underrun) will be indicated as an error by an error CRC. Transmit error is assumed to be de-asserted at all times and is not an input into the CPRGMII module.



In 10/100 mode, the MTXD (7:0) data bus uses only the lower nibble. The CPRGMII will output the lower nibble twice in 10/100 mode to avoid unnecessary signal switching.

Packets will be precluded from transmission through the CPRGMII module for 4096 transmit clocks after the rising edge of RGMII\_LINK. Packet transmission will begin on the first GMII\_MTXEN rising edge after the 4096 transmit clock count has expired.


The RGMII0/1\_ID\_MODE bit value in the GMII\_SEL register determines whether or not the transmit delay is included in the CPRGMII or not. When RGMII0/1\_ID\_MODE bit is cleared to 0, the transmit delay is included. The RGMII0/1\_ID\_MODE input is a configuration input only and is not intended to be changed during packet operations.

See the *Control Module* chapter, MII mode selection register (GMII\_SEL) to configure the CPRGMII Internal Delay/No Delay in Transmit Mode of Operation.

#### 9.2.1.8.3.6 RGMII Signal Connections and Descriptions

Figure 9-6 shows a device with integrated CPSW and MDIO interfaced via a RGMII connection in a typical system. The individual CPSW and MDIO signals for the RGMII interface are summarized in Table 9-19.

**Figure 9-6. RGMII Interface Connections**



**Table 9-19. RGMII Signal Descriptions**

Signal	Type	Description
RGTXD[3-0]	O	The transmit data pins are a collection of 4 bits of data. RGTDX0 is the least-significant bit (LSB). The signals are valid only when RGTXCTL is asserted.
RGTXCTL	O	Transmit Control/enable. The transmit enable signal indicates that the RGTXD pins are generating data for use by the PHY.
RGTXC	O	The transmit reference clock will be 125 MHz, 25 MHz, or 2.5 MHz depending on speed of operation.
RGRXD[3-0]	I	The receive data pins are a collection of 4 bits of data. RGRDX0 is the least-significant bit (LSB). The signals are valid only when RGRXCTL is asserted
RGRXCTL	I	The receive data valid/control signal indicates that the RGRXD pins are nibble data for use by the 3PSW.
RGRXC	I	The receive clock is a continuous clock that provides the timing reference for receive operations. The clock is generated by the PHY and is 2.5 MHz at 10 Mbps operation and 25 MHz at 100 Mbps operation, 125 MHz at 1000 Mbps of operation.
MDCLK	O	Management data clock (MDIO_CLK). The MDIO data clock is sourced by the MDIO module on the system. It is used to synchronize MDIO data access operations done on the MDIO pin.



**Table 9-19. RGMII Signal Descriptions (continued)**

Signal	Type	Description
MDIO	I/O	MDIO data pin drives PHY management data into and out of the PHY by way of an access frame consisting of start of frame, read/write indication, PHY address, register address, and data bit cycles. The MDIO_D pin acts as an output for all but the data bit cycles at which time it is an input for read operations.

#### 9.2.1.8.4 Frame Classification

Received frames are proper (good) frames if they are between 64 and RX\_MAXLEN in length (inclusive) and contain no errors (code/align/CRC).

Received frames are long frames if their frame count exceeds the value in the RX\_MAXLEN register. The RX\_MAXLEN register reset (default) value is 1518 (decimal). Long received frames are either oversized or jabber frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment errors are jabber frames.

Received frames are short frames if their frame count is less than 64 bytes. Short frames that contain no errors are undersized frames. Short frames with CRC, code, or alignment errors are fragment frames.

A received long packet will always contain RX\_MAXLEN number of bytes transferred to memory (if RX\_CEF\_EN = 1). An example with RX\_MAXLEN = 1518 is:

- If the frame length is 1518, then the packet is not a long packet and there will be 1518 bytes transferred to memory.
- If the frame length is 1519, there will be 1518 bytes transferred to memory. The last three bytes will be the first three CRC bytes.
- If the frame length is 1520, there will be 1518 bytes transferred to memory. The last two bytes will be the first two CRC bytes.
- If the frame length is 1521, there will be 1518 bytes transferred to memory. The last byte will be the first CRC byte.

If the frame length is 1522, there will be 1518 bytes transferred to memory. The last byte will be the last data byte.

#### 9.2.1.9 Embedded Memories

**Table 9-20. Embedded Memories**

Memory Type Description	Number of Instances	
Single port 2560 by 64 RAM	3	(Packet FIFO's)
Single port 64-word by 1152-bit RAM	1	(ALE)
Single port 2048-word by 32-bit RAM	1	(CPPI)

#### 9.2.1.10 Flow Control

There are two types of switch flow control: CPPI port flow control and Ethernet port flow control. The CPPI and Ethernet port naming conventions for data flow into and out of the switch are reversed. For the CPPI port (port 0), transmit operations move packets from external memory into the switch and then out to either or both Ethernet transmit ports (ports 1 and 2). CPPI receive operations move packets that were received on either or both Ethernet receive ports to external memory.

##### 9.2.1.10.1 CPPI Port Flow Control

The CPPI port has flow control available for transmit (switch ingress). CPPI receive operations (switch egress) do not require flow control. CPPI Transmit flow control is initiated when enabled and triggered. CPPI transmit flow control is enabled by setting the P0\_FLOW\_EN bit in the CPSW\_FLOW\_CONTROL register. CPPI transmit flow control is enabled by default on reset because host packets should not be dropped in any mode of operation.

### 9.2.1.10.2 Ethernet Port Flow Control

The Ethernet ports have flow control available for transmit and receive. Transmit flow control stops the Ethernet port from transmitting packets to the wire (switch egress) in response to a received pause frame. Transmit flow control does not depend on FIFO usage.

The ethernet ports have flow control available for receive operations (packet ingress). Ethernet port receive flow control is initiated when enabled and triggered. Packets received on an ethernet port can be sent to the other ethernet port or the CPPI port (or both). Each destination port can trigger the receive ethernet port flow control. An ethernet destination port triggers another ethernet receive flow control when the destination port is full.

When a packet is received on an ethernet port interface with enabled flow control the below occurs:

- The packet will be sent to all ports that currently have room to take the entire packet.
- The packet will be retried until successful to all ports that indicate they don't have room for the packet.

The flow control trigger to the CPGMAC\_SL will be asserted until the packet has been sent, and there is room in the logical receive FIFO for packet runout from another flow control trigger (RX\_PKT\_CNT = 0). Ethernet port receive flow control is disabled by default on reset. Ethernet port receive flow control requires that the RX\_FLOW\_EN bit in the associated CPGMAC\_SL be set to 1. When receive flow control is enabled on a port, the port's associated FIFO block allocation must be adjusted. The port RX allocation must increase from the default three blocks to accommodate the flow control runout. A corresponding decrease in the TX block allocation is required. If a sending port ignores a pause frame then packets may overrun on receive (and be dropped) but will not be dropped on transmit. If flow control is disabled for G/MII ports, then any packets that are dropped are dropped on transmit and not on receive.

#### 9.2.1.10.2.1 Receive Flow Control

When enabled and triggered, receive flow control is initiated to limit the CPGMAC\_SL from further frame reception. Half-duplex mode receive flow control is collision based while full duplex mode issues 802.3X pause frames. In either case, receive flow control prevents frame reception by issuing the flow control appropriate for the current mode of operation. Receive flow control is enabled by the RX\_FLOW\_EN bit in the MACCONTROL register. Receive flow control is triggered (when enabled) when the RX\_FLOW\_TRIGGER input is asserted. The CPGMAC\_SL is configured for collision or IEEE 802.3X flow control via the fullduplex bit in the MACCONTROL register.

##### 9.2.1.10.2.1.1 Collision Based Receive Buffer Flow Control

Collision-based receive buffer flow control provides a means of preventing frame reception when the port is operating in half-duplex mode (FULLDUPLEX is cleared in MACCONTROL). When receive flow control is enabled and triggered, the port will generate collisions for received frames. The jam sequence transmitted will be the twelve byte sequence C3.C3.C3.C3.C3.C3.C3.C3.C3.C3.C3.C3 (hex). The jam sequence will begin no later than approximately as the source address starts to be received. Note that these forced collisions will not be limited to a maximum of 16 consecutive collisions, and are independent of the normal back-off algorithm. Receive flow control does not depend on the value of the incoming frame destination address. A collision will be generated for any incoming packet, regardless of the destination address.

##### 9.2.1.10.2.1.2 IEEE 802.3X Based Receive Flow Control

IEEE 802.3x based receive flow control provides a means of preventing frame reception when the port is operating in full-duplex mode (FULLDUPLEX is set in MACCONTROL). When receive flow control is enabled and triggered, the port will transmit a pause frame to request that the sending station stop transmitting for the period indicated within the transmitted pause frame.

The CPGMAC\_SL will transmit a pause frame to the reserved multicast address at the first available opportunity (immediately if currently idle, or following the completion of the frame currently being transmitted). The pause frame will contain the maximum possible value for the pause time (FFFFh). The MAC will count the receive pause frame time (decrements FF00h down to 0) and retransmit an outgoing pause frame if the count reaches zero. When the flow control request is removed, the MAC will transmit a pause frame with a zero pause time to cancel the pause request.

Note that transmitted pause frames are only a request to the other end station to stop transmitting. Frames that are received during the pause interval will be received normally (provided the RX FIFO is not full).

Pause frames will be transmitted if enabled and triggered regardless of whether or not the port is observing the pause time period from an incoming pause frame.

The CPGMAC\_SL will transmit pause frames as:

- The 48-bit reserved multicast destination address 01.80.C2.00.00.01.
- The 48-bit source address - SL\_SA(47:0).
- The 16-bit length/type field containing the value 88.08
- The 16-bit pause opcode equal to 00.01
- The 16-bit pause time value FF.FF. A pause-quantum is 512 bit-times. Pause frames sent to cancel a pause request will have a pause time value of 00.00.
- Zero padding to 64-byte data length (The CPGMAC\_SL will transmit only 64 byte pause frames).
- The 32-bit frame-check sequence (CRC word).

All quantities above are hexadecimal and are transmitted most-significant byte first. The least-significant bit is transferred first in each byte.

If RX\_FLOW\_EN is cleared to 0 while the pause time is nonzero, then the pause time will be cleared to 0 and a zero count pause frame will be sent.

### 9.2.1.10.2.2 Transmit Flow Control

Incoming pause frames are acted upon, when enabled, to prevent the CPGMAC\_SL from transmitting any further frames. Incoming pause frames are only acted upon when the FULLDUPLEX and TX\_FLOW\_EN bits in the MACCONTROL register are set. Pause frames are not acted upon in half-duplex mode. Pause frame action will be taken if enabled, but normally the frame will be filtered and not transferred to memory. MAC control frames will be transferred to memory if the RX\_CMF\_EN (copy MAC frames) bit in the MACCONTROL register is set. The TX\_FLOW\_EN and FULLDUPLEX bits effect whether or not MAC control frames are acted upon, but they have no effect upon whether or not MAC control frames are transferred to memory or filtered.

Pause frames are a subset of MAC Control Frames with an opcode field = 0001h. Incoming pause frames will only be acted upon by the port if:

- TX\_FLOW\_EN is set in MACCONTROL register, and
- the frame's length is 64 to RX\_MAXLEN bytes inclusive, and
- the frame contains no CRC error or align/code errors.

The pause time value from valid frames will be extracted from the two bytes following the opcode. The pause time will be loaded into the port's transmit pause timer and the transmit pause time period will begin.

If a valid pause frame is received during the transmit pause time period of a previous transmit pause frame then:

- if the destination address is not equal to the reserved multicast address or any enabled or disabled unicast address, then the transmit pause timer will immediately expire, or
- if the new pause time value is zero then the transmit pause timer will immediately expire, else
- the port transmit pause timer will immediately be set to the new pause frame pause time value. (Any remaining pause time from the previous pause frame will be discarded).

If TX\_FLOW\_EN in MACCONTROL register is cleared, then the pause-timer will immediately expire.

The port will not start the transmission of a new data frame any sooner than 512-bit times after a pause frame with a non-zero pause time has finished being received (MRXDV going inactive). No transmission will begin until the pause timer has expired (the port may transmit pause frames in order to initiate outgoing flow control). Any frame already in transmission when a pause frame is received will be completed and unaffected.

Incoming pause frames consist of the below:

- A 48-bit destination address equal to:
- The reserved multicast destination address 01.80.C2.00.00.01, or the SL\_SA (47:0) input mac source address.
- The 48-bit source address of the transmitting device.
- The 16-bit length/type field containing the value 88.08
- The 16-bit pause opcode equal to 00.01
- The 16-bit pause\_time. A pause-quantum is 512 bit-times.
- Padding to 64-byte data length.
- The 32-bit frame-check sequence (CRC word).

All quantities above are hexadecimal and are transmitted most-significant byte first. The least-significant bit is transferred first in each byte.

The padding is required to make up the frame to a minimum of 64 bytes. The standard allows pause frames longer than 64 bytes to be discarded or interpreted as valid pause frames. The CPGMAC\_SL will recognize any pause frame between 64 bytes and RX\_MAXLEN bytes in length.

### 9.2.1.11 Short Gap

The port 1 (and port 2) transmit inter-packet gap (IPG) may be shortened by eight bit times when enabled and triggered. The TX\_SHORT\_GAP\_EN bit in the SL1\_MACCONTROL (SL2\_MACCONTROL) register enables the gap to be shortened when triggered. The condition is triggered when the port 1 (port 2) transmit FIFO has a user defined number of FIFO blocks used. The port 1 transmit FIFO blocks used determines if the port 1 gap is shortened, and the port 2 transmit FIFO blocks used determines if the port 2 gap is shortened. The CPSW\_GAP\_THRESH register value determines the port 1 short gap threshold, and the CPSW\_GAP\_THRESH register value determines the port 2 short gap threshold.

### 9.2.1.12 Switch Latency

The CPSW\_3G is a store and forward switch. The switch latency is defined as the amount of time between the end of packet reception of the received packet to the start of the output packet transmit.

**Table 9-21. Switch Latency**

Mode	Latency
Gig (1000)	880 ns
100	1.3 $\mu$ s
10	6.5 $\mu$ s

### 9.2.1.13 Emulation Control

The emulation control input (EMUSUSP) and submodule emulation control registers allow CPSW\_3G operation to be completely or partially suspended. There are three CPSW\_3G submodules that contain emulation control registers (CPGMAC\_SL1, CPGMAC\_SL2, and CPDMA). The submodule emulation control registers must be accessed to facilitate CPSW\_3G emulation control. The CPSW\_3G module enters the emulation suspend state if all three submodules are configured for emulation suspend and the emulation suspend input is asserted. A partial emulation suspend state is entered if one or two submodules is configured for emulation suspend and the emulation suspend input is asserted. Emulation suspend occurs at packet boundaries. The emulation control feature is implemented for compatibility with other peripherals.

#### CPGMAC\_SL Emulation Control

The emulation control input (TBEMUSUP) and register bits (SOFT and FREE bits in the EMCONTROL register) allow CPGMAC\_SL operation to be suspended. When the emulation suspend state is entered, the CPGMAC\_SL will stop processing receive and transmit frames at the next frame boundary. Any frame currently in reception or transmission will be completed normally without suspension. For receive, frames that are detected by the CPGMAC\_SL after the suspend state is entered are ignored. Emulation control is implemented for compatibility with other peripherals.

### CPDMA Emulation Control

The emulation control input (TBEMUSUP) and register bits (SOFT and FREE bits in the EMCONTROL register) allow CPDMA operation to be suspended. When the emulation suspend state is entered, the CPDMA will stop processing receive and transmit frames at the next frame boundary. Any frame currently in reception or transmission will be completed normally without suspension. For transmission, any complete or partial frame in the tx cell FIFO will be transmitted. For receive, frames that are detected by the CPDMA after the suspend state is entered are ignored. No statistics will be kept for ignored frames. Emulation control is implemented for compatibility with other peripherals

Table 9-22 shows the operations of the emulation control input and register bits.

**Table 9-22. Emulation Control Input**

EMUSUS P	SOFT	FREE	Description
0	X	X	Normal Operation
1	0	0	Normal Operation
1	1	0	Emulation Suspend
1	X	1	Normal Operation

#### 9.2.1.14 Software IDLE

The submodule software idle register bits enable CPSW\_3G operation to be completely or partially suspended by software control. There are three CPSW\_3G submodules that contain software idle register bits (CPGMAC\_SL1, CPGMAC\_SL2, and CPDMA). Each of the three submodules may be individually commanded to enter the idle state. The idle state is entered at packet boundaries, and no further packet operations will occur on an idled submodule until the idle command is removed. The CPSW\_3G module enters the idle state when all three submodules are commanded to enter and have entered the idle state. Idle status is determined by reading or polling the three submodule idle bits. The CPSW\_3G is in the idle state when all three submodules are in the idle state. The CPSW\_SOFT\_IDLE bit may be set if desired after the submodules are in the idle state. The CPSW\_SOFT\_IDLE bit causes packets to not be transferred from one FIFO to another FIFO internal to the switch.

#### 9.2.1.15 Software Reset

The CPSW\_3G software reset register, CPSW\_3GSS software reset register and the three submodule software reset registers enable the CPSW\_3GSS to be reset by software. There are three CPSW\_3G submodules that contain software reset registers (CPGMAC\_SL1, CPGMAC\_SL2, and CPDMA). Each of the three submodules may be individually commanded to be reset by software.

For the CPDMA, the reset state is entered at packet boundaries, at which time the CPDMA reset occurs. The CPGMAC\_SL soft reset is immediate. Submodule reset status is determined by reading or polling the submodule reset bit. If the submodule reset bit is read as a one, then the reset process has not yet completed. The submodule soft reset process could take up to 2ms each. The reset has completed if the submodule reset bit is read as a zero.

After all three submodules (in any order) have been reset and a read of each submodule reset bit indicates that the reset process is complete, the CPSW\_3G software reset register bit may be written to complete the CPSW\_3G module software reset operation. The CPSW\_3G software reset bit controls the reset of the FIFO's, the statistics submodule, and the address lookup engine (ALE). The CPSW\_3G software reset is immediate and will be indicated by reading a zero from the soft reset bit.

The CPSW\_3GSS software reset bit controls the reset of the INT, REGS, and CPPI. The CPSW\_3GSS software reset is immediate and will be indicated by reading a zero from the soft reset bit.

### 9.2.1.16 FIFO Loopback

FIFO loopback mode is entered when the FIFO\_LOOPBACK bit in the CPSW\_CONTROL register is set. FIFO loopback mode causes packets received on a port to be turned around and transmitted back on the same port. Port 0 receive is fixed on channel 0 in FIFO loopback mode. The RXSOFOVERRUN statistic is incremented for each packet sent in FIFO loopback mode. Packets sent in with errors are returned with errors (they are not dropped). FIFO loopback is intended as a simple mechanism for test purposes. FIFO loopback should be performed in full duplex mode only.

### 9.2.2 Common Platform Time Sync (CPTS)


The Common Platform Time Sync (CPTS) module is used to facilitate host control of time sync operations. It enables compliance with the IEEE 1588-2008 standard for a precision clock synchronization protocol.

#### 9.2.2.1 Architecture

Figure 9-7 shows the architecture of the CPTS module inside the 3PSW Ethernet Subsystem. Time stamp values for every packet transmitted or received on either port of the 3PSW are recorded. At the same time, each packet is decoded to determine if it is a valid time sync event. If so, an event is loaded into the Event FIFO for processing containing the recorded time stamp value when the packet was transmitted or received.


In addition, both hardware (HWx\_TS\_PUSH) and software (TS\_PUSH) can be used to read the current time stamp value through the Event FIFO

Figure 9-7. CPTS Block Diagram



The reference clock used for the time stamp (RCLK) is sourced from one of the five sources, as shown in Figure 9-8. The PLL used for sourcing RCLK can be selected by configuring the RMII\_REFCLK\_SRC register in the *Control Module* chapter. Note that if RGMII mode is used, RCLK must be exactly 250 MHz.

Figure 9-8. CPTS RCLK Source



#### 9.2.2.2 Common Platform Time Sync Initialization

The CPTS module should be configured as:



1. Reset the CPTS module.
2. Clear the CPTS\_EN bit in the CPTS\_CONTROL register.
3. Write the CPTS\_RFT\_CLK value in the RMII\_RFTCLK\_SEL register in the Control Module with the desired reference clock selection.
4. Set the CPTS\_EN bit in the CPTS\_CONTROL register.
5. If using interrupts and not polling, enable the interrupt by setting the TS\_PEND\_EN bit in the CPTS\_INT\_ENABLE register.

### 9.2.2.3 Time Stamp Value

The time stamp value is a 32-bit value that increments on each RCLK rising edge when CPTS\_EN is set to 1. When CPTS\_EN is cleared to 0, the time stamp value is reset to 0.

If more than 32-bits of time stamp are required by the application, the host software must maintain the necessary number of upper bits. The upper time stamp value should be incremented by the host when the rollover event is detected.

For test purposes, the time stamp can be written via the time stamp load function (CPTS\_TS\_LOAD\_VAL and CPTS\_TS\_LOAD\_EN registers).

### 9.2.2.4 Event FIFO

All time sync events are push onto the Event FIFO. There are 16 locations in the event FIFO with no overrun indication supported. Software must service the event FIFO in a timely manner to prevent FIFO overrun.

### 9.2.2.5 Time Sync Events

Time Sync events are 64-bit values that are pushed onto the event FIFO and read in two 32-bit reads. The two 32-bit registers, CPTS\_EVENT\_HIGH and CPTS\_EVENT\_LOW, are described in [Section 9.4](#). There are five types of sync events:

- Time stamp push event
- Time stamp counter rollover event
- Time stamp counter half-rollover event
- Ethernet receive event
- Ethernet transmit event

#### 9.2.2.5.1 Time Stamp Push Event

Software can obtain the current time stamp value (at the time of the write) by initiating a time stamp push event. The push event is initiated by setting the TS\_PUSH bit of the CPTS\_TS\_PUSH register. The time stamp value is returned in the event, along with a time stamp push event code. Software should not push a second time stamp event on to the FIFO until the first time stamp value has been read from the event FIFO.

#### 9.2.2.5.2 Time Stamp Counter Rollover Event

The CPTS module contains a 32-bit time stamp value. The counter upper bits are maintained by host software. The rollover event indicates to software that the time stamp counter has rolled over from FFFF FFFFh to 0000 0000h, and the software maintained upper count value should be incremented.




### 9.2.2.5.3 Time Stamp Counter Half-rollover Event

The CPTS includes a time stamp counter half-rollover event. The half-rollover event indicates to software that the time stamp value has incremented from 7FFF FFFFh to 8000 0000h. The half-rollover event is included to enable software to correct a misaligned event condition. The half-rollover event is included to enable software to determine the correct time for each event that contains a valid time stamp value, such as an Ethernet event. If an Ethernet event occurs around a counter rollover (full rollover), the rollover event could possibly be loaded into the event FIFO before the Ethernet event, even though the Ethernet event time was actually taken before the rollover. Figure 9-9 shows a misalignment condition.


Host software must detect and correct for misaligned event conditions. For every event after a rollover and before a half-rollover, software must examine the time stamp most significant bit. If bit 31 of the time stamp value is low (0000 0000h through 7FFF FFFFh), then the event time stamp was taken after the rollover and no correction is required. If the value is high (8000 0000h through FFFF FFFFh), the time stamp value was taken before the rollover and a misalignment is detected. The misaligned case indicates to software that it must subtract one from the upper count value stored in software to calculate the correct time for the misaligned event. The misaligned event occurs only on the rollover boundary and not on the half-rollover boundary. Software only needs to check for misalignment from a rollover event to a half-rollover event.

Figure 9-9. Event FIFO Misalignment Condition



### 9.2.2.5.4 Hardware Time Stamp Push Event

There are four hardware time stamp inputs (HW1/4\_TS\_PUSH) that can cause hardware time stamp push events to be loaded into the Event FIFO. Each hardware time stamp input is internally connected to the PORTIMERPWM output of each timer as shown in Figure 9-10.

**Figure 9-10. HW1/4\_TSP\_PUSH Connection**


The event is loaded into the event FIFO on the rising edge of the timer, and the PORT\_NUMBER field in the EVENT\_HIGH register indicates the hardware time stamp input that caused the event.

Each hardware time stamp input must be asserted for at least 10 periods of the selected RCLK clock. Each input can be enabled or disabled by setting the respective bits in the CPTS\_CONTROL register.

Hardware time stamps are intended to be an extremely low frequency signals, such that the event FIFO does not overrun. Software must keep up with the event FIFO and ensure that there is no overrun, or events will be lost.

#### 9.2.2.5.5 Ethernet Port Events


Packets transmitted or received on each Ethernet port can generate Ethernet Transmit Events or Ethernet Receive Events, respectively. The CPTS hardware will decode each packet to determine if it is a valid CPTS time sync event.

According to the IEEE 802.3 Ethernet standard, each Ethernet frame contains a 2-octet EtherType field to indicate which protocol is encapsulated in the Payload field, as shown in [Figure 9-11](#). For standard time sync packets, this will contain the EtherType for the Precision Time Protocol (IEEE 1588), which is defined as 0x88F7. The CPTS hardware will compare this field to the Pn\_TS\_LTYPE field in the Pn\_TS\_SEQ\_LTYPE register, which should also be programmed to 88F7h.

When a virtual LAN is used, an additional 4-octet 802.1Q tag is inserted in the Ethernet frame before the EtherType field, as shown in [Figure 9-11](#). To indicate to the CPTS hardware that a virtual LAN is in use, the Pn\_TS\_TX\_VLAN\_LTYPE1\_EN/Pn\_TS\_RX\_VLAN\_LTYPE1\_EN (or Pn\_TS\_TX\_VLAN\_LTYPE2\_EN/Pn\_TS\_RX\_VLAN\_LTYPE2\_EN) enable bit must be set in the Pn\_TS\_CTL register. The EtherType for the 802.1Q tag is defined as 0x8100, and the CPTS hardware will compare this value to the Pn\_TS\_VLAN\_LTYPE1 (or Pn\_TS\_VLAN\_LTYPE2 depending on which enable bit was set) field in the Pn\_TS\_VLAN register, which should also be programmed to 0x8100.

When two stacked VLANs are used, two additional 4-octet 801.Q tags are inserted in the Ethernet frame before the EtherType field, as shown in [Figure 9-11](#). In this case, both Pn\_TS\_VLAN\_LTYPE1 and Pn\_TS\_VLAN\_LTYPE2 must be enabled. The outer tag must match the value of the Pn\_TS\_VLAN\_LTYPE1 field, and the inner tag must match the value of the Pn\_TS\_VLAN\_LTYPE2 field.

**Figure 9-11. Partial Ethernet-II Frames Showing Register Mapping of EtherTypes for a Simple Frame (1), a Single 1Q Tag Added (2), and Two 1Q Tags Added (3)**



To enable transmit/receive event packets on a given Ethernet port, perform the following steps, where n is the port number:

1. Set the `Pn_TS_TX_EN/Pn_TS_RX_EN` bit in the `Pn_TS_CTL` register to enable transmit/receive event packets
2. Configure the `Pn_TS_SEQ_LTYPE` register:
  - (a) Set the `Pn_TS_LTYPE` field to 88F7h, which corresponds to the Precision Time Protocol (IEEE 1588) EtherType.
  - (b) Set the `Pn_TS_SEQ_ID_OFFSET` field to 1Eh, which is the sequence ID offset in the common message header given in the IEEE 1588 specification.
3. To enable support for VLAN tagging (IEEE 802.1Q):
  - (a) Set the `Pn_TS_TX_VLAN_LTYPE1_EN/Pn_TS_RX_VLAN_LTYPE1_EN` or `Pn_TS_TX_VLAN_LTYPE2_EN/Pn_TS_RX_VLAN_LTYPE2_EN` bit in the `Pn_TS_CTL` register.
  - (b) Set the `Pn_TS_VLAN_LTYPE1` or `Pn_TS_VLAN_LTYPE2` field (matching what was used in step 3a) in the `Pn_TS_VLAN` register to 8100h, which corresponds to the VLAN-tagged frame (IEEE 802.1Q) EtherType.
4. To enable support for up to two stacked VLANs (IEEE 802.1ad):
  - (a) Set the `Pn_TS_TX_VLAN_LTYPE1_EN/Pn_TS_RX_VLAN_LTYPE1_EN` and `Pn_TS_TX_VLAN_LTYPE2_EN/Pn_TS_RX_VLAN_LTYPE2_EN` bit in the `Pn_TS_CTL` register.
  - (b) Set the `Pn_TS_VLAN_LTYPE1` field in the `Pn_TS_VLAN` register to match the EtherType of the outer tag.
  - (c) Set the `Pn_TS_VLAN_LTYPE2` field in the `Pn_TS_VLAN` register to 8100h, which corresponds to the VLAN-tagged frame (IEEE 802.1Q) EtherType of the inner tag.
5. Set the `Pn_TS_MSG_TYPE_EN` field in the `Pn_TS_CTL` register to choose which types of time stamp messages will push events onto the Event FIFO. [Table 9-23](#) lists the message types defined in the IEEE 1588-2008 specification.

**Table 9-23. Values of Message Type Field**

Message Type	Value (hex)
Sync	0
Delay_Req	1
Pdelay_Req	2
Pdelay_Resp	3
Reserved	4-7
Follow_Up	8
Delay_Resp	9
Pdelay_Resp_Follow_Up	A
Announce	B
Signaling	C
Management	D
Reserved	E-F

Once a transmitted or received packet is determined to be a valid time sync packet, the Ethernet Transmit Event or Ethernet Receive Event is loaded onto the Event FIFO. The CPTS\_EVENT\_HIGH register contains the Message Type and Sequence ID values from the original time sync packet. The CPTS\_EVENT\_LOW register contains the time stamp value when the packet arrived at the corresponding port.

### 9.2.2.6 Interrupt Handling

When an event is push onto the Event FIFO, an interrupt can be generated to indicate to software that a time sync event occurred. The following steps should be taken to process time sync events using interrupts:

1. Enable the TS\_PEND interrupt by setting the TS\_PEND\_EN bit of the CPTS\_TS\_INT\_ENABLE register.
2. Upon interrupt, read the CPTS\_EVENT\_LOW and CPTS\_EVENT\_HIGH registers values.
3. Set the EVENT\_POP field (bit 0) of the CPTS\_EVENT\_POP register to pop the previously read value off of the event FIFO.
4. Process the interrupt as required by the application software.

Software has the option of processing more than a single event from the event FIFO in the interrupt service routine in the following way:

1. Enable the TS\_PEND interrupt by setting the TS\_PEND\_EN bit of the CPTS\_TS\_INT\_ENABLE register.
2. Upon interrupt, read the CPTS\_EVENT\_LOW and CPTS\_EVENT\_HIGH registers values.
3. Set the EVENT\_POP bit of the CPTS\_EVENT\_POP register to pop the previously read value off of the event FIFO.
4. Wait for an amount of time greater than four RCLK periods plus four VBUSP\_CLK periods.
5. Read the TS\_PEND\_RAW bit in the CPTS\_INTSTAT\_RAW register to determine if another valid event is in the event FIFO. If it is asserted, go to step 2; otherwise, go to step 6.
6. Process the interrupt(s) as required by the application software.

Software also has the option of disabling the interrupt and polling the TS\_PEND\_RAW bit of the CPTS\_INTSTAT\_RAW register to determine if a valid event is on the event FIFO.

### 9.2.3 CPPI Buffer Descriptors

The buffer descriptor is a central part of the 3PSW Ethernet Subsystem and is how the application software describes Ethernet packets to be sent and empty buffers to be filled with incoming packet data.

Host Software sends and receives network frames via the CPPI 3.0 compliant host interface. The host interface includes module registers and host memory data structures. The host memory data structures are buffer descriptors and data buffers. Buffer descriptors are data structures that contain information about a single data buffer. Buffer descriptors may be linked together to describe frames or queues of frames for transmission of data and free buffer queues available for received data.

---


**NOTE:** The 8K bytes of Ethernet Subsystem CPPI RAM begin at address 4A10 2000h and end at 4A10 3FFFh from the 3PSW perspective. The buffer descriptors programmed to access the CPPI RAM memory should use the address range from 4A10 2000h.

---

### 9.2.3.1 TX Buffer Descriptors

A TX buffer descriptor (Figure 9-12) is a contiguous block of four 32-bit data words aligned on a 32-bit word boundary.

**Figure 9-12. TX Buffer Descriptor Format**



### 9.2.3.1.1 CPPI TX Data Word 0

#### Next Descriptor Pointer

The next descriptor pointer points to the 32-bit word aligned memory address of the next buffer descriptor in the transmit queue. This pointer is used to create a linked list of buffer descriptors. If the value of this pointer is zero, then the current buffer is the last buffer in the queue. The software application must set this value prior to adding the descriptor to the active transmit list. This pointer is not altered by the EMAC. The value of pNext should never be altered once the descriptor is in an active transmit queue, unless its current value is NULL. If the pNext pointer is initially NULL, and more packets need to be queued for transmit, the software application may alter this pointer to point to a newly appended descriptor. The EMAC will use the new pointer value and proceed to the next descriptor unless the pNext value has already been read. In this latter case, the transmitter will halt on the transmit channel in question, and the software application may restart it at that time. The software can detect this case by checking for an end of queue (EOQ) condition flag on the updated packet descriptor when it is returned by the EMAC

### 9.2.3.1.2 CPPI TX Data Word 1

#### Buffer Pointer

The byte aligned memory address of the buffer associated with the buffer descriptor. The host sets the `buffer_pointer`. The software application must set this value prior to adding the descriptor to the active transmit list. This pointer is not altered by the EMAC.

### 9.2.3.1.3 CPPI TX Data Word 2

#### Buffer Offset

Indicates how many unused bytes are at the start of the buffer. A value of 0000h indicates that no unused bytes are at the start of the buffer and that valid data begins on the first byte of the buffer. A value of 000Fh (decimal 15) indicates that the first 15 bytes of the buffer are to be ignored by the port and that valid buffer data starts on byte 16 of the buffer. The host sets the `Buffer_Offset` value (which may be zero to the buffer length minus 1). Valid only on SOP.

#### Buffer Length

Indicates how many valid data bytes are in the buffer. Unused or protocol specific bytes at the beginning of the buffer are not counted in the `Buffer_Length` field. The host sets the `Buffer_Length`. The `Buffer_Length` must be greater than zero.

### 9.2.3.1.4 CPPI TX Data Word 3

#### Packet Length

Specifies the number of bytes in the entire packet. Offset bytes are not included. The sum of the `Buffer_Length` fields should equal the `Packet_Length`. Valid only on SOP. The packet length must be greater than zero. The packet data will be truncated to the packet length if the packet length is shorter than the sum of the packet buffer descriptor buffer lengths. A host error occurs if the packet length is greater than the sum of the packet buffer descriptor buffer lengths.

#### Start of Packet (SOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is the start of a new packet. In the case of a single fragment packet, both the SOP and end of packet (EOP) flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet sets the EOP flag. This bit is set by the software application and is not altered by the EMAC.

0 - Not start of packet buffer.

1 - Start of packet buffer.

#### End of Packet (EOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is last for a given packet. In the case of a single fragment packet, both the start of packet (SOP) and EOP flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet sets the EOP flag. This bit is set by the software application and is not altered by the EMAC.

0 - Not end of packet buffer.

1 - End of packet buffer.

#### **Ownership (OWNER) Flag**

When set this flag indicates that all the descriptors for the given packet (from SOP to EOP) are currently owned by the EMAC. This flag is set by the software application on the SOP packet descriptor before adding the descriptor to the transmit descriptor queue. For a single fragment packet, the SOP, EOP, and OWNER flags are all set. The OWNER flag is cleared by the EMAC once it is finished with all the descriptors for the given packet. Note that this flag is valid on SOP descriptors only.

0 - The packet is owned by the host

1 - The packet is owned by the port

#### **End of Queue (EOQ) Flag**

When set, this flag indicates that the descriptor in question was the last descriptor in the transmit queue for a given transmit channel, and that the transmitter has halted. This flag is initially cleared by the software application prior to adding the descriptor to the transmit queue. This bit is set by the EMAC when the EMAC identifies that a descriptor is the last for a given packet (the EOP flag is set), and there are no more descriptors in the transmit list (next descriptor pointer is NULL).

The software application can use this bit to detect when the EMAC transmitter for the corresponding channel has halted. This is useful when the application appends additional packet descriptors to a transmit queue list that is already owned by the EMAC. Note that this flag is valid on EOP descriptors only.

0 - The TX queue has more packets to transfer.

1 - The Descriptor buffer is the last buffer in the last packet in the queue.

#### **Teardown Complete (TDOWNCMPLT) Flag**

This flag is used when a transmit queue is being torn down, or aborted, instead of allowing it to be transmitted. This would happen under device driver reset or shutdown conditions. The EMAC sets this bit in the SOP descriptor of each packet as it is aborted from transmission. Note that this flag is valid on SOP descriptors only. Also note that only the first packet in an unsent list has the TDOWNCMPLT flag set. Subsequent descriptors are not processed by the EMAC.

0 - The port has not completed the teardown process.

1 - The port has completed the commanded teardown process.

#### **Pass CRC (PASSCRC) Flag**

This flag is set by the software application in the SOP packet descriptor before it adds the descriptor to the transmit queue. Setting this bit indicates to the EMAC that the 4 byte Ethernet CRC is already present in the packet data, and that the EMAC should not generate its own version of the CRC. When the CRC flag is cleared, the EMAC generates and appends the 4-byte CRC. The buffer length and packet length fields do not include the CRC bytes. When the CRC flag is set, the 4-byte CRC is supplied by the software application and is already appended to the end of the packet data. The buffer length and packet length fields include the CRC bytes, as they are part of the valid packet data. Note that this flag is valid on SOP descriptors only.

0 - The CRC is not included with the packet data and packet length.

1 - The CRC is included with the packet data and packet length.

#### **TO\_PORT**

Port number to send the directed packet to. This field is set by the host. This field is valid on SOP. Directed packets go to the directed port, but an ALE lookup is performed to determine untagged egress in VLAN\_AWARE mode.

- 1 - Send the packet to port 1 if TO\_PORT\_EN is asserted.
- 2 - Send the packet to port 2 if TO\_PORT\_EN is asserted.

### TO\_PORT\_ENABLE


Indicates when set that the packet is a directed packet to be sent to the TO\_PORT field port number. This field is set by the host. The packet is sent to one port only (index not mask). This bit is valid on SOP.

- 0 - not a directed packet
- 1 - directed packet

### 9.2.3.2 RX Buffer Descriptors

A RX buffer descriptor (Figure 9-13) is a contiguous block of four 32-bit data words aligned on a 32-bit word boundary.

**Figure 9-13. Receive Buffer Descriptor Format**



#### 9.2.3.2.1 CPPI RX Data Word 0

##### Next Descriptor Pointer

The 32-bit word aligned memory address of the next buffer descriptor in the RX queue. This is the mechanism used to reference the next buffer descriptor from the current buffer descriptor. If the value of this pointer is zero then the current buffer is the last buffer in the queue. The host sets the Next\_Descriptor\_Pointer.

#### 9.2.3.2.2 CPPI RX Data Word 1

##### Buffer Pointer

The byte aligned memory address of the buffer associated with the buffer descriptor. The host sets the Buffer\_Pointer.



### 9.2.3.2.3 CPPI RX Data Word 2

#### Buffer Offset

Indicates how many unused bytes are at the start of the buffer. A value of 0000h indicates that there are no unused bytes at the start of the buffer and that valid data begins on the first byte of the buffer. A value of 000Fh (decimal 15) indicates that the first 15 bytes of the buffer are to be ignored by the port and that valid buffer data starts on byte 16 of the buffer. The port writes the Buffer\_Offset with the value from the RX\_BUFFER\_OFFSET register value. The host initializes the Buffer\_Offset to zero for free buffers. The Buffer\_Length must be greater than the RX\_BUFFER\_OFFSET register value. The buffer offset is valid only on SOP.

#### Buffer Length

Indicates how many valid data bytes are in the buffer. Unused or protocol specific bytes at the beginning of the buffer are not counted in the Buffer Length field. The host initializes the Buffer\_Length, but the port may overwrite the host initiated value with the actual buffer length value on SOP and/or EOP buffer descriptors. SOP buffer length values will be overwritten if the packet size is less than the size of the buffer or if the offset is nonzero. EOP buffer length values will be overwritten if the entire buffer is not filled up with data. The Buffer\_Length must be greater than zero.

### 9.2.3.2.4 CPPI RX Data Word 3

#### Packet Length

Specifies the number of bytes in the entire packet. Offset bytes are not included. The sum of the Buffer\_Length fields should equal the Packet\_Length. Valid only on SOP.

#### Start of Packet (SOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is the start of a new packet. In the case of a single fragment packet, both the SOP and end of packet (EOP) flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet has the EOP flag set. This flag is initially cleared by the software application before adding the descriptor to the receive queue. This bit is set by the EMAC on SOP descriptors.

#### End of Packet (EOP) Flag

When set, this flag indicates that the descriptor points to a packet buffer that is last for a given packet. In the case of a single fragment packet, both the start of packet (SOP) and EOP flags are set. Otherwise, the descriptor pointing to the last packet buffer for the packet has the EOP flag set. This flag is initially cleared by the software application before adding the descriptor to the receive queue. This bit is set by the EMAC on EOP descriptors.

#### Ownership (OWNER) Flag

When set, this flag indicates that the descriptor is currently owned by the EMAC. This flag is set by the software application before adding the descriptor to the receive descriptor queue. This flag is cleared by the EMAC once it is finished with a given set of descriptors, associated with a received packet. The flag is updated by the EMAC on SOP descriptor only. So when the application identifies that the OWNER flag is cleared on an SOP descriptor, it may assume that all descriptors up to and including the first with the EOP flag set have been released by the EMAC. (Note that in the case of single buffer packets, the same descriptor will have both the SOP and EOP flags set.)

#### End of Queue (EOQ) Flag

When set, this flag indicates that the descriptor in question was the last descriptor in the receive queue for a given receive channel, and that the corresponding receiver channel has halted. This flag is initially cleared by the software application prior to adding the descriptor to the receive queue. This bit is set by the EMAC when the EMAC identifies that a descriptor is the last for a given packet received (also sets the EOP flag), and there are no more descriptors in the receive list (next descriptor pointer is NULL). The software application can use this bit to detect when the EMAC receiver for the corresponding channel has halted. This is useful when the application appends additional free buffer descriptors to an active receive queue. Note that this flag is valid on EOP descriptors only.

#### Teardown Complete (TDOWNCMPLT) Flag

This flag is used when a receive queue is being torn down, or aborted, instead of being filled with received data. This would happen under device driver reset or shutdown conditions. The EMAC sets this bit in the descriptor of the first free buffer when the tear down occurs. No additional queue processing is performed.

**Pass CRC (PASSCRC) Flag**

This flag is set by the EMAC in the SOP buffer descriptor if the received packet includes the 4-byte CRC. This flag should be cleared by the software application before submitting the descriptor to the receive queue.

**Long (Jabber) Flag**

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is a jabber frame and was not discarded because the RX\_CEF\_EN bit was set in the MACCONTROL register. Jabber frames are frames that exceed the RXMAXLEN in length, and have CRC, code, or alignment errors.

**Short (Fragment) Flag**

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is only a packet fragment and was not discarded because the RX\_CSF\_EN bit was set in the MACCONTROL register.

**Control Flag**

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet is an EMAC control frame and was not discarded because the RX\_CMF\_EN bit was set in the MACCONTROL register.

**Overrun Flag**

This flag is set by the EMAC in the SOP buffer descriptor, if the received packet was aborted due to a receive overrun.

**Packet Error (PKT\_ERR) Flag**

Packet Contained Error on Ingress:

00 - no error

01 - CRC error on ingress

10 - Code error on ingress

11 - Align error on ingress

**VLAN Encapsulated Packet (RX\_VLAN\_ENCAP)**

Indicates when set that the packet data contains a 32-bit VLAN header word that is included in the packet byte count. This field is set by the port to be the value of the CPSW control register RX\_VLAN\_ENCAP bit.

**FROM\_PORT**

Indicates the port number that the packet was received on (ingress to the switch).

## 9.2.4 MDIO

The MII Management I/F module implements the 802.3 serial management interface to interrogate and control two Ethernet PHYs simultaneously using a shared two-wire bus. Two user access registers control and monitor up to two PHYs simultaneously.

### 9.2.4.1 MII Management Interface Frame Formats

Table 9-24 shows the read format and Table 9-25 shows the write format of the 32-bit MII Management interface frames.

**Table 9-24. MDIO Read Frame Format**

Pre-amble	Start Delimiter	Operation Code	PHY Address	Register Address	Turnaround	Data
FFFF FFFFh	01	10	AAAAA	RRRRR	Z0	DDDD.DDDD.DDDD.DDDD

**Table 9-25. MDIO Write Frame Format**

Pre-amble	Start Delimiter	Operation Code	PHY Address	Register Address	Turnaround	Data
FFFF FFFFh	01	01	AAAAA	RRRRR	10	DDDD.DDDD.DDDD.DDDD

The default or idle state of the two wire serial interface is a logic one. All tri-state drivers should be disabled and the PHY's pull-up resistor will pull the MDIO line to a logic 1. Prior to initiating any other transaction, the station management entity shall send a preamble sequence of 32 contiguous logic 1 bits on the MDIO line with 32 corresponding cycles on MDCLK to provide the PHY with a pattern that it can use to establish synchronization. A PHY shall observe a sequence of 32 contiguous logic one bits on MDIO with 32 corresponding MDCLK cycles before it responds to any other transaction.

#### Preamble

The start of a frame is indicated by a preamble, which consists of a sequence of 32 contiguous bits all of which are a 1. This sequence provides the PHY a pattern to use to establish synchronization.

#### Start Delimiter

The preamble is followed by the start delimiter which is indicated by a 01 pattern. The pattern assures transitions from the default logic 1 state to logic 0, and back to logic 1.

#### Operation Code

The operation code for a read is 10, while the operation code for a write is a 01.

#### PHY Address

The PHY address is 5 bits allowing 32 unique values. The first bit transmitted is the MSB of the PHY address.

#### Register Address

The Register address is 5 bits allowing 32 registers to be addressed within each PHY. Refer to the 10/100 PHY address map for addresses of individual registers.

#### Turnaround

An idle bit time during which no device actively drives the MDIO signal shall be inserted between the register address field and the data field of a read frame in order to avoid contention. During a read frame, the PHY shall drive a zero bit onto MDIO for the first bit time following the idle bit and preceding the Data field. During a write frame, this field shall consist of a one bit followed by a zero bit.

#### Data

The Data field is 16 bits. The first bit transmitted and received is the MSB of the data word.

### 9.2.4.2 Functional Description

The MII Management I/F will remain idle until enabled by setting the enable bit in the MDIO CONTROL register. The MII Management I/F will then continuously poll the link status from within the Generic Status Register of all possible 32 PHY addresses in turn recording the results in the MDIO LINK register. The LINKSEL bit in the MDIO USERPHYSEL register determines the status input that is used. A change in the link status of the two PHYs being monitored will set the appropriate bit in the MDIO LINKINTRAW register and the MDIO LINKINTMASKED register, if enabled by the LINKINT\_ENABLE bit in the MDIO USERPHYSEL register.

The MDIO ALIVE register is updated by the MII Management I/F module if the PHY acknowledged the read of the generic status register. In addition, any PHY register read transactions initiated by the host also cause the MDIO ALIVE register to be updated.

At any time, the host can define a transaction for the MII Management interface module to undertake using the DATA, PHYADR, REGADR, and WRITE fields in a MDIO USERACCESS register. When the host sets the GO bit in this register, the MII Management interface module will begin the transaction without any further intervention from the host. Upon completion, the MII Management interface will clear the GO bit and set the USERINTRAW bit in the MDIO USERINTRAW register corresponding to the MDIO USERACCESS register being used. The corresponding bit in the MDIO USERINTMASKED register may also be set depending on the mask setting in the MDIO USERINTMASKSET and MDIO USERINTMASKCLR registers. A round-robin arbitration scheme is used to schedule transactions that may be queued by the host in different MDIO USERACCESS registers. The host should check the status of the GO bit in the MDIO USERACCESS register before initiating a new transaction to ensure that the previous transaction has completed. The host can use the ACK bit in the MDIO USERACCESS register to determine the status of a read transaction.

It is necessary for software to use the MII Management interface module to setup the auto-negotiation parameters of each PHY attached to a MAC port, retrieve the negotiation results, and setup the MACCONTROL register in the corresponding MAC.

## 9.2.5 Interrupts

The 3Port Switch Ethernet Subsystem generates four interrupt events.

### 9.2.5.1 Receive Packet Completion Pulse Interrupt (RX\_PULSE)

The RX\_PULSE interrupt is a pulse interrupt selected from the 3PSW RX\_PEND[7:0] interrupts. The receive DMA controller has eight channels with each channel having a corresponding (RX\_PEND[7:0]).

The following steps will enable the receive packet completion interrupt:

1. Enable the required channel interrupts of the DMA engine by setting 1 to the appropriate bit in the RX\_INTMASK\_SET register.
2. The receive completion interrupt(s) to be routed to RX\_PULSE is selected by setting one or more bits in the receive interrupt enable register (RX\_EN) . The masked interrupt status can be read in the address location of RX\_STAT bit in the receive status register.

When the 3PSW completes a packet reception, the subsystem issues an interrupt to the CPU by writing the packet's last buffer descriptor address to the appropriate channel queue's receive completion pointer located in the state RAM block. The interrupt is generated by the write when enabled by the interrupt mask, regardless of the value written.

Upon interrupt reception, the CPU processes one or more packets from the buffer chain and then acknowledges one or more interrupt(s) by writing the address of the last buffer descriptor processed to the queue's associated receive completion pointer (RX  $n$ \_CP) in the receive DMA state RAM.

Upon reception of an interrupt, software should perform the following:

1. Read the RX\_STAT bit address location to determine which channel(s) caused the interrupt.
2. Process received packets for the interrupting channel(s).
3. Write the 3PSW completion pointer(s) (RX  $n$ \_CP). The data written by the host (buffer descriptor address of the last processed buffer) is compared to the data in the register written by the subsystem (address of last buffer descriptor used by the subsystem). If the two values are not equal (which means that the 3PSW has received more packets than the CPU has processed), the receive packet completion interrupt signal remains asserted. If the two values are equal (which means that the host has processed all packets that the system has received), the pending interrupt is de-asserted. The value that the 3PSW is expecting is found by reading the receive channel  $n$  completion pointer register (RX  $n$ \_CP).
4. Write the value 1h to the CPDMA\_EOI\_VECTOR register.

To disable the interrupt:

1. The eight channel interrupts may be individually disabled by writing to 1 the appropriate bit in the RX\_INTMASK\_CLEAR register.
2. The receive completion pulse interrupt could be disabled by clearing to 0 all the bits in the RX\_EN register.

The software could still poll for the RX\_INTSTAT\_RAW and RX\_INTSTAT\_MASKED registers if the corresponding interrupts are enabled.

### 9.2.5.2 Transmit Packet Completion Pulse Interrupt (TX\_PULSE)

The TX\_PULSE interrupt is a pulse interrupt selected from the 3PSW TX\_PEND [7:0] interrupts. The transmit DMA controller has eight channels with each channel having a corresponding (TX\_PEND[7:0]).

To enable the transmit packet completion interrupt:

1. Enable the required channel interrupts of the DMA engine by setting 1 to the appropriate bit in the TX\_INTMASK\_SET register.
2. The transmit completion interrupt(s) to be routed to TX\_PULSE is selected by setting one or more bits in the transmit interrupt enable register TX\_EN .The masked interrupt status can be read in the address location of TX\_STAT bit in the transmit status register.

When the 3PSW completes the transmission of a packet, the 3PSW subsystem issues an interrupt to the CPU by writing the packet's last buffer descriptor address to the appropriate channel queue's transmit completion pointer located in the state RAM block. The interrupt is generated by the write when enabled by the interrupt mask, regardless of the value written.

Upon reception of an interrupt, software should perform the following:

1. Read the TX\_STAT bit address location to determine which channel(s) caused the interrupt
2. Process received packets for the interrupting channel(s).
3. Write the 3PSW completion pointer(s) (TX  $n$ \_CP). The data written by the host (buffer descriptor address of the last processed buffer) is compared to the data in the register written by the 3PSW (address of last buffer descriptor used by the 3PSW). If the two values are not equal (which means that the 3PSW has transmitted more packets than the CPU has processed), the transmit packet completion interrupt signal remains asserted. If the two values are equal (which means that the host has processed all packets that the subsystem has transferred), the pending interrupt is cleared. The value that the 3PSW is expecting is found by reading the transmit channel  $n$  completion pointer register (TX  $n$ \_CP).
4. Write the 2h to the CPDMA\_EOI\_VECTOR register.

To disable the interrupt:

1. The eight channel interrupts may be individually disabled by writing to 1 the appropriate bit in the TX\_INTMASK\_CLEAR register.
2. The receive completion pulse interrupt could be disabled by clearing to 0 all the bits in the TX\_EN register. The software could still poll for the TX\_INTSTAT\_RAW and TX\_INTSTAT\_MASKED registers, if the corresponding interrupts are enabled.

### 9.2.5.3 Receive Threshold Pulse Interrupt (RX\_THRESH\_PULSE)

The RX\_THRESH\_PULSE interrupt is an immediate (non-paced) pulse interrupt selected from the CPSW\_3G RX\_THRESH\_PEND[7:0] interrupts. The receive DMA controller has eight channels with each channel having a corresponding threshold pulse interrupt (RX\_THRESH\_PEND[7:0]).

To enable the receive threshold pulse Interrupt:

1. Enable the required channel interrupts of the DMA engine by setting 1 to the appropriate bit in the RX\_INTMASK\_SET register.
2. The receive threshold interrupt(s) to be routed to RX\_THRESH\_PULSE is selected by setting one or more bits in the receive threshold interrupt enable register RX\_THRESH\_EN. The masked interrupt status can be read in the address location of RX\_THRESH\_STAT bit in the receive threshold status register.

The RX\_THRESH\_PULSE is asserted when enabled when the channel's associated free buffer count RX  $n$ \_FREEBUFFER is less than or equal to the corresponding RX  $n$ \_PENDTHRESH register.

Upon reception of an interrupt, software should perform the following:

1. Read the RX\_THRESH\_STAT bit address location to determine which channel(s) caused the interrupt.
2. Process the received packets in order to add more buffers to any channel that is below the threshold value.
3. Write the CPSW\_3G completion pointer(s).
4. Write the value 0h to the CPDMA\_EOI\_VECTOR register.

The threshold pulse interrupt is an immediate interrupt intended to indicate that software should immediately process packets to preclude an overrun condition from occurring for the particular channels.

To disable the interrupt:

1. The eight channel receive threshold interrupts may be individually disabled by writing to 1 the appropriate bit in the RX\_INTMASK\_CLEAR register.
2. The receive threshold pulse interrupt could be disabled by clearing to Zero the corresponding bits in the RX\_THRESH\_EN register. The software could still poll for the RX\_INTSTAT\_RAW and INTSTAT\_MASKED registers, if the corresponding interrupts are enabled.



### 9.2.5.4 Miscellaneous Pulse Interrupt (MISC\_PULSE)

The MISC\_PULSE interrupt is an immediate pulse interrupt selected from the miscellaneous interrupts (EVNT\_PEND, STAT\_PEND, HOST\_PEND, MDIO\_LINKINT, MDIO\_USERINT). The miscellaneous interrupt(s) is selected by setting one or more bits in the MISC\_EN register. The masked interrupt status can be read in the MISC\_STAT address location. Upon reception of an interrupt, software should perform the following:

1. Read the MISC\_STAT address location to determine which caused the interrupt.
2. Process the interrupt.
3. Write the appropriate value (3h) to the CPDMA\_EOI\_VECTOR register.

---

**NOTE:** The MISC\_STAT register's MDIO\_LINKINT and MDIO\_USERINT bitfields represent the Port0/Phy0 status. MDIO\_LINKINT[1] and MDIO\_USERINT[1] are not provided in MISC\_STAT register. As such, MDIO Link and User interrupts can only be generated for Port0. For Port1, software must poll the status, visible in the LINKINTMASKED or USERINTMASKED registers.

---

#### 9.2.5.4.1 EVNT\_PEND( CPTS\_PEND) Interrupt

See [Section 9.2.2](#) for more details on this interrupt.

#### 9.2.5.4.2 Statistics Interrupt

The statistics level interrupt (STAT\_PEND) will be asserted, if enabled when any statistics value is greater than or equal to 8000 0000h. The statistics interrupt is cleared by writing to decrement all statistics values greater than 8000 0000h (such that their new values are less than 8000 0000h). The raw and masked statistics interrupt status may be read by reading the TX\_INTSTAT\_RAW and TX\_INTSTAT\_MASKED registers, respectively.

#### 9.2.5.4.3 Host Error interrupt

The host error interrupt (HOST\_PEND) will be asserted, if enabled when a host error is detected during transmit or receive CPDMA transactions. The host error interrupt is intended for software debug, and is cleared by a warm reset or a system reset. The raw and masked statistics interrupt status can be read by reading the TX\_INTSTAT\_RAW and TXINTSTAT\_MASKED registers, respectively.

The transmit host error conditions are:

- SOP error
- OWNERSHIP bit not set in SOP buffer
- next buffer descriptor pointer without EOP cleared to 0
- buffer pointer cleared to 0
- buffer length cleared to 0
- packet length error

The receive host error conditions are:

- OWNERSHIP bit not set in input buffer
- Zero buffer pointer
- Zero buffer Length on non-SOP descriptor
- SOP buffer length not greater than offset

The host error interrupt is disabled by clearing to 0 the appropriate bit in the CPDMA\_INTMASK\_CLEAR register.

#### 9.2.5.4.4 MDIO Interrupts

MDIO\_LINKINT is set if there is a change in the link state of the PHY corresponding to the address in the PHYADR\_MON field of the USERPHYSEL<sub>n</sub> register and the corresponding LINKINT\_ENABLE bit is set. The MDIO\_LINKINT event is also captured in the LINKINTMASKED register. When the GO bit in the USERACCESS<sub>n</sub> register transitions from 1 to 0, indicating the completion of a user access, and the corresponding USERINTMASKSET bit in the USERINTMASKSET register is set, the MDIO\_USERINT signal is asserted. The MDIO\_USERINT event is also captured in the USERINTMASKED register.

To enable the miscellaneous pulse interrupt:

The miscellaneous interrupt(s) is selected by setting one or more bits in the miscellaneous interrupt enable register (MISC\_EN).

- The Statistics interrupt is enabled by setting to 1 the STAT\_INT\_MASK bit in the DMA\_INTMASK\_SET register.
- The HOST\_PEND is enabled by setting to 1 the HOST\_ERR\_INTMASK in the DMA\_INTMASK\_SET register.

Upon reception of an interrupt, software should perform the following:

- Read the MISC\_STAT bit address location to determine the source of the interrupt.
- Process the interrupt.
- Write the value 3h to the CPDMA\_EOI\_VECTOR register.



## 9.2.6 Interrupt Pacing

The receive and transmit pulse interrupts can be paced. The receive threshold and miscellaneous interrupts are not paced. The Interrupt pacing feature limits the number of interrupts that occur during a given period of time. For heavily loaded systems in which interrupts can occur at a very high rate (for example, 148,800 packets per second for Ethernet), the performance benefit is significant due to minimizing the overhead associated with servicing each interrupt. Interrupt pacing increases the CPU cache hit ratio by minimizing the number of times that large interrupt service routines are moved to and from the CPU instruction cache. Each CPU receive and transmit pulse interrupt contains an interrupt pacing sub-block (six total). Each sub-block is disabled by default allowing the selected interrupt inputs to pass through unaffected. The interrupt pacing module counts the number of interrupts that occur over a 1 ms interval of time. At the end of each 1 ms interval, the current number of interrupts is compared with a target number of interrupts (specified by the associated maximum number of interrupts register). Based on the results of the comparison, the length of time during which interrupts are blocked is dynamically adjusted. The 1 ms interval is derived from a 4  $\mu$ s pulse that is created from a prescale counter whose value is set in the INT\_PRESCALE field in the INT\_CONTROL register. The INT\_PRESCALE value should be written with the number of VBUSP\_CLK periods in 4  $\mu$ s. The pacing timer determines the interval during which interrupts are blocked and decrements every 4  $\mu$ s. It is reloaded each time a zero count is reached. The value loaded into the pacing timer is calculated by hardware every 1 ms according to the following algorithm:

```

if (intr_count > 2*intr_max)
    pace_timer = 255;
else if (intr_count > 1.5*intr_max)
    pace_timer = last_pace_timer*2 + 1;
else if (intr_count > 1.0*intr_max)
    pace_timer = last_pace_timer + 1;
else if (intr_count > 0.5*intr_max)
    pace_timer = last_pace_timer - 1;
else if (intr_count != 0)
    pace_timer = last_pace_timer/2;
else
    pace_timer = 0;

```

If the rate of interrupt inputs is much less than the target interrupt rate specified in the associated maximum interrupts register, then the interrupt is not blocked. If the interrupt rate is greater than the target rate, the interrupt will be "paced" at the rate specified in the interrupt maximum register. The interrupt maximum register should be written with a value between 2 and 63 inclusive, indicating the target number of interrupts per millisecond.

## 9.2.7 Reset Isolation

Reset isolation for the Ethernet switch on Device is that the switch function of the ethernet IP remains active even in case of all device resets except for POR pin reset and ICEPICK COLD reset. Packet traffic to/from the 3PSW host will be flushed/dropped, but the ethernet switch will remain operational for all traffic between external devices on the switch even though the device is undergoing a device reset. Pin mux configuration for ethernet related IO and reference clocks needed by the Ethernet switch IP to be active is controlled by a protected control module bit. If reset isolation is enabled, then only a POR pin or ICEPICK COLD reset event should fully reset the Ethernet switch IP including the actual switch and also the reference clocks and pin mux control specifically associated with the Ethernet IP.

### 9.2.7.1 Modes of Operation

The device has two modes of operation concerning the reset of the 3PSW Ethernet switch. The mode is controlled by the ISO\_CONTROL bit in the RESET\_ISO register of the device Control Module. This bit defaults to 0. Any modification of this bit first requires writing an unlock pattern to lock register in device control module. After modification, the bit should again be locked by writing appropriate value to the lock register. Writes to the ISO\_CONTROL bit and to the lock register must all be supervisor mode writes.

#### Mode1: ISO\_CONTROL = 0 (reset isolation disabled)

1. This mode is selected when the ISO\_CONTROL bit = 0. This should be the default state of the bit after control module reset.
2. Upon any device level resets, the entire CPSW\_3GSS\_R IP, SATA\_SS, SATA SERDES PLL, L3/L4, control module (including all pin mux control and the ISO\_CONTROL bit) is immediately reset.

#### Mode2: ISO\_CONTROL = 1 (reset isolation enabled)

1. This mode is selected when the ISO\_CONTROL bit = 1.
2. Upon any device reset source other than POR pin or ICEPICK cold (so this includes SW global cold, any watchdog reset, warm RESETn pin, ICEPICK warm, SW global warm or security violation), the following should be true:
  - (a) The CPSW\_3GSS\_R is put into "isolate" mode and non-switch related portions of the IP are reset.
  - (b) The 50 MHz and 125 MHz reference clocks to the 3PSW Ethernet Subsystem remains active throughout the entire reset condition.
  - (c) The control for pin multiplexing for all of the signals should maintain their current configuration throughout the entire reset condition.
  - (d) The reset isolated logic inside 3PSW Ethernet Subsystem IP which maintains the switch functionality
3. Upon any cold reset sources, the entire 3PSW Ethernet Subsystem, SATA SERDES PLL, control module (including all pin mux control and the ISO\_CONTROL bit itself) is reset.

For more details on the register configuration, see the Control Module RESET\_ISO register.

## 9.2.8 CPSW\_3G Network Statistics

The CPSW\_3G has a set of statistics that record events associated with frame traffic on selected switch ports. The statistics values are cleared to zero 38 clocks after the rising edge of VBUSP\_RST\_N. When one or more port enable (Pn\_STAT\_EN) bits in the CPSW\_STAT\_PORT\_EN register are set, all statistics registers are write to decrement. The value written will be subtracted from the register value with the result being stored in the register. If a value greater than the statistics value is written, then zero will be written to the register (writing FFFF FFFFh clears a statistics location). When all port enable bits are cleared to zero, all statistics registers are read/write (normal write direct, so writing 0000 0000h clears a statistics location). All write accesses must be 32-bit accesses. In the below statistics descriptions, "the port" refers to any enabled port (with a corresponding set Pn\_STAT\_EN bit).

The statistics interrupt (STAT\_PEND) will be issued if enabled when any statistics value is greater than or equal to 8000 0000h. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. The statistics are mapped into internal memory space and are 32-bits wide. All statistics rollover from FFFF FFFFh to 0000 0000h.

See [Section 9.4](#) for more details on the registers.

## 9.3 Software Operation

### 9.3.1 Transmit Operation

After reset, the host must write zeroes to all TX DMA State head descriptor pointers. The TX port may then be enabled. To initiate packet transmission the host constructs transmit queues in memory (one or more packets for transmission) and then writes the appropriate TX DMA state head descriptor pointers. For each buffer added to a transmit queue, the host must initialize the TX buffer descriptor values as follows:

1. Write the Next Descriptor Pointer with the 32-bit aligned address of the next descriptor in the queue (zero if last descriptor)
2. Write the Buffer Pointer with the byte aligned address of the buffer data
3. Write the Buffer Length with the number of bytes in the buffer
4. Write the Buffer Offset with the number of bytes in the offset to the data (nonzero with SOP only)
5. Set the SOP, EOP, and Ownership bits as appropriate
6. Clear the End Of Queue bit

The port begins TX packet transmission on a given channel when the host writes the channel's TX queue head descriptor pointer with the address of the first buffer descriptor in the queue (nonzero value). Each channel may have one or more queues, so each channel may have one or more head descriptor pointers. The first buffer descriptor for each TX packet must have the Start of Packet (SOP) bit and the Ownership bit set to one by the host. The last buffer descriptor for each TX packet must have the End of Packet (EOP) bit set to one by the host. The port will transmit packets until all queued packets have been transmitted and the queue(s) are empty. When each packet transmission is complete, the port will clear the Ownership bit in the packet's SOP buffer descriptor and issue an interrupt to the host by writing the packet's last buffer descriptor address to the queue's TX DMA State Completion Pointer. The interrupt is generated by the write, regardless of the value written. When the last packet in a queue has been transmitted, the port sets the End Of Queue bit in the EOP buffer descriptor, clears the Ownership bit in the SOP Descriptor, zeroes the appropriate DMA state head descriptor pointer, and then issues a TX interrupt to the host by writing to the queue's associated TX completion pointer (address of the last buffer descriptor processed by the port). The port issues a maskable level interrupt (which may then be routed through external interrupt control logic to the host).


On interrupt from the port, the host processes the buffer queue, detecting transmitted packets by the status of the Ownership bit in the SOP buffer descriptor. If the Ownership bit is cleared to zero, then the packet has been transmitted and the host may reclaim the buffers associated with the packet. The host continues queue processing until the end of the queue or until a SOP buffer descriptor is read that contains a set Ownership bit indicating that the packet transmission is not complete. The host determines that all packets in the queue have been transmitted when the last packet in the queue has a cleared Ownership bit in the SOP buffer descriptor, the End of Queue bit is set in the last packet EOP buffer descriptor, and the Next Descriptor Pointer of the last packet EOP buffer descriptor is zero. The host acknowledges an interrupt by writing the address of the last buffer descriptor to the queue's associated TX Completion Pointer in the TX DMA State. If the host written buffer address value is different from the buffer address written by the port, then the level interrupt remains asserted. If the host written buffer address value is equal to the port written value, then the level interrupt is de-asserted. The port write to the completion pointer actually stores the value in the state register (ram). The host written value is actually not written to the register location. The host written value is compared to the register contents (which was written by the port) and if the two values are equal, the interrupt is removed, otherwise the interrupt remains asserted. The host may process multiple packets previous to acknowledging an interrupt, or the host may acknowledge interrupts for every packet.

A mis-queued packet condition may occur when the host adds a packet to a queue for transmission as the port finishes transmitting the previous last packet in the queue. The mis-queued packet is detected by the host when queue processing detects a cleared Ownership bit in the SOP buffer descriptor, a set End of Queue bit in the EOP buffer descriptor, and a nonzero Next Descriptor Pointer in the EOP buffer descriptor. A mis-queued packet means that the port read the last EOP buffer descriptor before the host added the new last packet to the queue, so the port determined queue empty just before the last packet was added. The host corrects the mis-queued packet condition by initiating a new packet transfer for the mis-queued packet by writing the mis-queued packet's SOP buffer descriptor address to the appropriate DMA State TX Queue head Descriptor Pointer.

The host may add packets to the tail end of an active TX queue at any time by writing the Next Descriptor Pointer to the current last descriptor in the queue. If a TX queue is empty (inactive), the host may initiate packet transmission at any time by writing the appropriate TX DMA State head descriptor pointer. The host software should always check for and reinitiate transmission for mis-queued packets during queue processing on interrupt from the port. In order to preclude software underrun, the host should avoid adding buffers to an active queue for any TX packet that is not complete and ready for transmission.

The port determines that a packet is the last packet in the queue by detecting the End of Packet bit set with a zero Next Descriptor Pointer in the packet buffer descriptor. If the End of Packet bit is set and the Next Descriptor Pointer is nonzero, then the queue still contains one or more packets to be transmitted. If the EOP bit is set with a zero Next Descriptor Pointer, then the port will set the EOQ bit in the packet's EOP buffer descriptor and then zero the appropriate head descriptor pointer previous to interrupting the port (by writing the completion pointer) when the packet transmission is complete.

**Figure 9-14. TX Queue Head Descriptor**



### 9.3.2 Receive Operation

After reset, the host must write zeroes to all RX DMA State head descriptor pointers. The RX port may then be enabled. To initiate packet reception, the host constructs receive queues in memory and then writes the appropriate RX DMA state head descriptor pointer. For each RX buffer descriptor added to the queue, the host must initialize the RX buffer descriptor values as follows:

1. Write the Next Descriptor Pointer with the 32-bit aligned address of the next descriptor in the queue (zero if last descriptor)
2. Write the Buffer Pointer with the byte aligned address of the buffer data
3. Clear the Offset field
4. Write the Buffer Length with the number of bytes in the buffer
5. Clear the SOP, EOP, and EOQ bits
6. Set the Ownership bit

The host enables packet reception on a given channel by writing the address of the first buffer descriptor in the queue (nonzero value) to the channel's head descriptor pointer in the channel's RX DMA state. When packet reception begins on a given channel, the port fills each RX buffer with data in order starting with the first buffer and proceeding through the RX queue. If the Buffer Offset in the RX DMA State is nonzero, then the port will begin writing data after the offset number of bytes in the SOP buffer. The port performs the following operations at the end of each packet reception:


1. Overwrite the buffer length in the packet's EOP buffer descriptor with the number of bytes actually received in the packet's last buffer. The host initialized value is the buffer size. The overwritten value will be less than or equal to the host initialized value.
2. Set the EOP bit in the packet's EOP buffer descriptor.
3. Set the EOQ bit in the packet's EOP buffer descriptor if the current packet is the last packet in the queue.
4. Overwrite the packet's SOP buffer descriptor Buffer Offset with the RX DMA state value (the host initialized the buffer descriptor Buffer Offset value to zero). All non SOP buffer descriptors must have a zero Buffer Offset initialized by the host.
5. Overwrite the packet's SOP buffer descriptor buffer length with the number of valid data bytes in the buffer. If the buffer is filled up, the buffer length will be the buffer size minus buffer offset.
6. Set the SOP bit in the packet's SOP buffer descriptor.
7. Write the SOP buffer descriptor Packet Length field.
8. Clear the Ownership bit in the packet's SOP buffer descriptor.
9. Issue an RX host interrupt by writing the address of the packet's last buffer descriptor to the queue's RX DMA State Completion Pointer. The interrupt is generated by the write to the RX DMA State Completion Pointer address location, regardless of the value written.

On interrupt the host processes the RX buffer queue detecting received packets by the status of the Ownership bit in each packet's SOP buffer descriptor. If the Ownership bit is cleared then the packet has been completely received and is available to be processed by the host. The host may continue RX queue processing until the end of the queue or until a buffer descriptor is read that contains a set Ownership bit indicating that the next packet's reception is not complete. The host determines that the RX queue is empty when the last packet in the queue has a cleared Ownership bit in the SOP buffer descriptor, a set End of Queue bit in the EOP buffer descriptor, and the Next Descriptor Pointer in the EOP buffer descriptor is zero.

A mis-queued buffer may occur when the host adds buffers to a queue as the port finishes the reception of the previous last packet in the queue. The mis-queued buffer is detected by the host when queue processing detects a cleared Ownership bit in the SOP buffer descriptor, a set End of Queue bit in the EOP buffer descriptor, and a nonzero Next Descriptor Pointer in the EOP buffer descriptor. A mis-queued buffer means that the port read the last EOP buffer descriptor before the host added buffer descriptor(s) to the queue, so the port determined queue empty just before the host added more buffer descriptor(s). In the transmit case, the packet transmission is delayed by the time required for the host to determine the condition and reinitiate the transaction, but the packet is not actually lost. In the receive case, receive overrun condition may occur in the mis-queued buffer case. If a new packet reception is begun during the time that the port has determined the end of queue condition, then the received packet will overrun (start

of packet overrun). If the mis-queued buffer occurs during the middle of a packet reception then middle of packet overrun may occur. If the mis-queued buffer occurs after the last packet has completed, and is corrected before the next packet reception begins, then overrun will not occur. The host acts on the mis-queued buffer condition by writing the added buffer descriptor address to the appropriate RX DMA State Head Descriptor Pointer.

**Figure 9-15. RX Queue Head Descriptor**





### 9.3.3 MDIO Software Interface

#### 9.3.3.1 Initializing the MDIO Module

The following steps are performed by the application software or device driver to initialize the MDIO device:

1. Configure the PREAMBLE and CLKDIV bits in the MDIO Control register (CONTROL).
2. Enable the MDIO module by setting the ENABLE bit in CONTROL.
3. The MDIO PHY alive status register (ALIVE) can be read in polling fashion until a PHY connected to the system responded, and the MDIO PHY link status register (LINK) can determine whether this PHY already has a link.
4. Setup the appropriate PHY addresses in the MDIO user PHY select register (USERPHYSEL $n$ ), and set the LINKINTENB bit to enable a link change event interrupt if desirable.
5. If an interrupt on general MDIO register access is desired, set the corresponding bit in the MDIO user command complete interrupt mask set register (USERINTMASKSET) to use the MDIO user access register (USERACCESS $n$ ). Since only one PHY is used in this device, the application software can use one USERACCESS $n$  to trigger a completion interrupt; the other USERACCESS $n$  is not setup.

#### 9.3.3.2 Writing Data To a PHY Register

The MDIO module includes a user access register (USERACCESS $n$ ) to directly access a specified PHY device. To write a PHY register, perform the following:

1. Check to ensure that the GO bit in the MDIO user access register (USERACCESS $n$ ) is cleared.
2. Write to the GO, WRITE, REGADR, PHYADR, and DATA bits in USERACCESS $n$  corresponding to the PHY and PHY register you want to write.
3. The write operation to the PHY is scheduled and completed by the MDIO module. Completion of the write operation can be determined by polling the GO bit in USERACCESS  $n$  for a 0.
4. Completion of the operation sets the corresponding USERINTRAW bit (0 or 1) in the MDIO user command complete interrupt register (USERINTRAW) corresponding to USERACCESS  $n$  used. If interrupts have been enabled on this bit using the MDIO user command complete interrupt mask set register (USERINTMASKSET), then the bit is also set in the MDIO user command complete interrupt register (USERINTMASKED) and an interrupt is triggered on the CPU.

#### 9.3.3.3 Reading Data From a PHY Register

The MDIO module includes a user access register (USERACCESS  $n$ ) to directly access a specified PHY device. To read a PHY register, perform the following:

1. Check to ensure that the GO bit in the MDIO user access register (USERACCESS $n$ ) is cleared.
2. Write to the GO, REGADR, and PHYADR bits in USERACCESS $n$  corresponding to the PHY and PHY register you want to read.
3. The read data value is available in the DATA bits in USERACCESS $n$  after the module completes the read operation on the serial bus. Completion of the read operation can be determined by polling the GO and ACK bits in USERACCESS $n$ . After the GO bit has cleared, the ACK bit is set on a successful read.
4. Completion of the operation sets the corresponding USERINTRAW bit (0 or 1) in the MDIO user command complete interrupt register (USERINTRAW) corresponding to USERACCESS $n$  used. If interrupts have been enabled on this bit using the MDIO user command complete interrupt mask set register (USERINTMASKSET), then the bit is also set in the MDIO user command complete interrupt register (USERINTMASKED) and an interrupt is triggered on the CPU.

### 9.3.4 Initialization and Configuration of CPSW

To configure the 3PSW Ethernet Subsystem for operation the host must perform the following:

1. Select the Interface (G/MII, RGMII, RMII) Mode
2. Configure pads (PIN muxing), as per the interface selected.
3. Enable the 3PSW Ethernet Subsystem Clocks
4. Configure the PRCM registers CM\_ETHERNET\_CLKSTCTRL, CM\_ALWON\_ETHERNET\_0\_CLKCTRL to enable power and clocks to 3PSW Ethernet Subsystem.
5. Apply Soft Reset to 3PSW Subsystem, CPSW\_3G, CPGMAC\_SL1/2, and CPDMA
6. Initialize the HDPs (Header Description Pointer) and CPs (Completion Pointer) to NULL
7. Configure the Interrupts
8. Configure the CPSW\_3G CONTROL register
9. Configure the Statistics Port Enable register
10. Configure the ALE
11. Configure the MDIO
12. Configure the CPDMA receive DMA controller
13. Configure the CPDMA transmit DMA controller
14. Configure the CPPI TX and RX Descriptors
15. Configure CPGMAC\_SL1 and CPGMAC\_SL2, as per the desired mode of operations.
16. Start up RX and TX DMA (Write to HDP of RX and TX)
17. Wait for the completion of Transfer (HDP cleared to 0)



## 9.4 Registers

### 9.4.1 CPSW\_3G Module

This section describes the memory-mapped registers for the CPSW\_3G module. The base address of the CPSW\_3G registers is 4A10 0000h. [Table 9-26](#) lists the memory-mapped registers for the CPSW\_3G module.

**Table 9-26. CPSW\_3G Module Registers**

Offset	Acronym	Register Name
000h	CPSW_ID_VER	CPSW ID Version Register
004h	CPSW_CONTROL	CPSW Switch Control Register
008h	CPSW_SOFT_RESET	CPSW Soft Reset Register
00Ch	CPSW_STAT_PORT_EN	CPSW Statistics Port Enable Register
010h	CPSW_PTYPE	CPSW Transmit Priority Type Register
014h	CPSW_SOFT_IDLE	CPSW Software Idle Register
018h	CPSW_THRU_RATE	CPSW Throughput Rate Register
01Ch	CPSW_GAP_THRESH	CPSW CPGMAC_SL Short Gap Threshold Register
020h	CPSW_TX_START_WDS	CPSW Transmit Start Words Register
024h	CPSW_FLOW_CONTROL	CPSW Flow Control Register
028h	P0_MAX_BLKs	CPSW Port 0 Maximum FIFO Blocks Register
02Ch	P0_BLK_CNT	CPSW Port 0 FIFO Block Usage Count Register (read only)
030h	P0_TX_IN_CTL	CPSW Port 0 Transmit FIFO Control Register
034h	P0_PORT_VLAN	CPSW Port 0 VLAN Register
038h	P0_TX_PRI_MAP	CPSW Port 0 TX Header Priority to Switch Priority Mapping Register
03Ch	CPDMA_TX_PRI_MAP	CPSW CPDMA TX (Port 0 RX) Packet Priority to Header Priority Mapping Register
040h	CPDMA_RX_CH_MAP	CPSW CPDMA RX (Port 0 TX) Switch Priority to DMA channel Mapping Register
050h	P1_MAX_BLKs	CPSW Port 1 Maximum FIFO Blocks Register
054h	P1_BLK_CNT	CPSW Port 1 FIFO Block Usage Count Register (read only)
058h	P1_TX_IN_CTL	CPSW Port 1 Transmit FIFO Control Register
05Ch	P1_PORT_VLAN	CPSW Port 1 VLAN Register
060h	P1_TX_PRI_MAP	CPSW Port 1 TX Header Priority to Switch Priority Mapping Register
064h	P1_TS_CTL	CPSW_3G Port 1 Time Sync Control Register
068h	P1_TS_SEQ_LTYPE	CPSW_3G Port 1 Time Sync LTYPE Register (and SEQ_ID_OFFSET)
06Ch	P1_TS_VLAN	CPSW_3G Port 1 Time Sync VLAN2 and VLAN2 Register
070h	SL1_SA_LO	CPSW CPGMAC_SL1 Source Address Low Register
074h	SL1_SA_HI	CPSW CPGMAC_SL1 Source Address High Register
078h	P1_SEND_PERCENT	CPSW Port 1 Transmit Queue Send Percentages Register
090h	P2_MAX_BLKs	CPSW Port 2 Maximum FIFO Blocks Register
094h	P2_BLK_CNT	CPSW Port 2 FIFO Block Usage Count Register (read only)
098h	P2_TX_IN_CTL	CPSW Port 2 Transmit FIFO Control Register
09Ch	P2_PORT_VLAN	CPSW Port 2 VLAN Register
0A0h	P2_TX_PRI_MAP	CPSW Port 2 TX Header Priority to Switch Priority Mapping Register
0A4h	P2_TS_CTL	CPSW_3GF Port 2 Time Sync Control Register
0A8h	P2_TS_SEQ_LTYPE	CPSW_3GF Port 2 Time Sync LTYPE Register (and SEQ_ID_OFFSET)
0ACh	P2_TS_VLAN	CPSW_3GF Port 2 Time Sync VLAN2 and VLAN2 Register
0B0h	SL2_SA_LO	CPSW CPGMAC_SL2 Source Address Low Register
0B4h	SL2_SA_HI	CPSW CPGMAC_SL2 Source Address High Register
0B8h	P2_SEND_PERCENT	CPSW Port 2 Transmit Queue Send Percentages
100h	TX_IDVER	CPDMA_REGS TX Identification and Version Register

**Table 9-26. CPSW\_3G Module Registers (continued)**

Offset	Acronym	Register Name
104h	TX_CONTROL	CPDMA_REGS TX Control Register
108h	TX_TEARDOWN	CPDMA_REGS TX Teardown Register
110h	RX_IDVER	CPDMA_REGS RX Identification and Version Register
114h	RX_CONTROL	CPDMA_REGS RX Control Register
118h	RX_TEARDOWN	CPDMA_REGS RX Teardown Register
11Ch	SOFT_RESET	CPDMA_REGS Soft Reset Register
120h	DMACONTROL	CPDMA_REGS CPDMA Control Register
124h	DMASTATUS	CPDMA_REGS CPDMA Status Register
128h	RX_BUFFER_OFFSET	CPDMA_REGS Receive Buffer Offset Register
12Ch	EMCONTROL	CPDMA_REGS Emulation Control Register
130h	TX_PRI0_RATE	CPDMA_REGS Transmit (ingress) Priority 0 Rate Register
134h	TX_PRI1_RATE	CPDMA_REGS Transmit (ingress) Priority 1 Rate Register
138h	TX_PRI2_RATE	CPDMA_REGS Transmit (ingress) Priority 2 Rate Register
13Ch	TX_PRI3_RATE	CPDMA_REGS Transmit (ingress) Priority 3 Rate Register
140h	TX_PRI4_RATE	CPDMA_REGS Transmit (ingress) Priority 4 Rate Register
144h	TX_PRI5_RATE	CPDMA_REGS Transmit (ingress) Priority 5 Rate Register
148h	TX_PRI6_RATE	CPDMA_REGS Transmit (ingress) Priority 6 Rate Register
14Ch	TX_PRI7_RATE	CPDMA_REGS Transmit (ingress) Priority 7 Rate Register
180h	TX_INTSTAT_RAW	CPDMA_INT Transmit Interrupt Status Register (raw value)
184h	TX_INTSTAT_MASKED	CPDMA_INT Transmit Interrupt Status Register (masked value)
188h	TX_INTMASK_SET	CPDMA_INT Transmit Interrupt Mask Set Register
18Ch	TX_INTMASK_CLEAR	CPDMA_INT Transmit Interrupt Mask Clear Register
190h	CPDMA_IN_VECTOR	CPDMA_INT Input Vector (read only)
194h	CPDMA_EOI_VECTOR	CPDMA_INT End Of Interrupt Vector
1A0h	RX_INTSTAT_RAW	CPDMA_INT Receive Interrupt Status Register (raw value)
1A4h	RX_INTSTAT_MASKED	CPDMA_INT Receive Interrupt Status Register (masked value)
1A8h	RX_INTMASK_SET	CPDMA_INT Receive Interrupt Mask Set Register
1ACh	RX_INTMASK_CLEAR	CPDMA_INT Receive Interrupt Mask Clear Register
1B0h	DMA_INTSTAT_RAW	CPDMA_INT DMA Interrupt Status Register (raw value)
1B4h	DMA_INTSTAT_MASKED	CPDMA_INT DMA Interrupt Status Register (masked value)
1B8h	DMA_INTMASK_SET	CPDMA_INT DMA Interrupt Mask Set Register
1BCh	DMA_INTMASK_CLEAR	CPDMA_INT DMA Interrupt Mask Clear Register
1C0h	RX0_PENDTHRESH	CPDMA_INT Receive Channel 0 Threshold Pending Register
1C4h	RX1_PENDTHRESH	CPDMA_INT Receive Channel 1 Threshold Pending Register
1C8h	RX2_PENDTHRESH	CPDMA_INT Receive Channel 2 Threshold Pending Register
1CCh	RX3_PENDTHRESH	CPDMA_INT Receive Channel 3 Threshold Pending Register
1D0h	RX4_PENDTHRESH	CPDMA_INT Receive Channel 4 Threshold Pending Register
1D4h	RX5_PENDTHRESH	CPDMA_INT Receive Channel 5 Threshold Pending Register
1D8h	RX6_PENDTHRESH	CPDMA_INT Receive Channel 6 Threshold Pending Register
1DCh	RX7_PENDTHRESH	CPDMA_INT Receive Channel 7 Threshold Pending Register
1E0h	RX0_FREEBUFFER	CPDMA_INT Receive Channel 0 Free Buffer Register
1E4h	RX1_FREEBUFFER	CPDMA_INT Receive Channel 1 Free Buffer Register
1E8h	RX2_FREEBUFFER	CPDMA_INT Receive Channel 2 Free Buffer Register
1ECh	RX3_FREEBUFFER	CPDMA_INT Receive Channel 3 Free Buffer Register
1F0h	RX4_FREEBUFFER	CPDMA_INT Receive Channel 4 Free Buffer Register
1F4h	RX5_FREEBUFFER	CPDMA_INT Receive Channel 5 Free Buffer Register
1F8h	RX6_FREEBUFFER	CPDMA_INT Receive Channel 6 Free Buffer Register

**Table 9-26. CPSW\_3G Module Registers (continued)**

Offset	Acronym	Register Name
1FCh	RX7_FREEBUFFER	CPDMA_INT Receive Channel 7 Free Buffer Register
200h	TX0_HDP	CPDMA_STATERAM TX Channel 0 Head Descriptor Pointer
204h	TX1_HDP	CPDMA_STATERAM TX Channel 1 Head Descriptor Pointer
208h	TX2_HDP	CPDMA_STATERAM TX Channel 2 Head Descriptor Pointer
20Ch	TX3_HDP	CPDMA_STATERAM TX Channel 3 Head Descriptor Pointer
210h	TX4_HDP	CPDMA_STATERAM TX Channel 4 Head Descriptor Pointer
214h	TX5_HDP	CPDMA_STATERAM TX Channel 5 Head Descriptor Pointer
218h	TX6_HDP	CPDMA_STATERAM TX Channel 6 Head Descriptor Pointer
21Ch	TX7_HDP	CPDMA_STATERAM TX Channel 7 Head Descriptor Pointer
220h	RX0_HDP	CPDMA_STATERAM RX 0 Channel 0 Head Descriptor Pointer
224h	RX1_HDP	CPDMA_STATERAM RX 1 Channel 1 Head Descriptor Pointer
228h	RX2_HDP	CPDMA_STATERAM RX 2 Channel 2 Head Descriptor Pointer
22Ch	RX3_HDP	CPDMA_STATERAM RX 3 Channel 3 Head Descriptor Pointer
230h	RX4_HDP	CPDMA_STATERAM RX 4 Channel 4 Head Descriptor Pointer
234h	RX5_HDP	CPDMA_STATERAM RX 5 Channel 5 Head Descriptor Pointer
238h	RX6_HDP	CPDMA_STATERAM RX 6 Channel 6 Head Descriptor Pointer
23Ch	RX7_HDP	CPDMA_STATERAM RX 7 Channel 7 Head Descriptor Pointer
240h	TX0_CP	CPDMA_STATERAM TX Channel 0 Completion Pointer Register
244h	TX1_CP	CPDMA_STATERAM TX Channel 1 Completion Pointer Register
248h	TX2_CP	CPDMA_STATERAM TX Channel 2 Completion Pointer Register
24Ch	TX3_CP	CPDMA_STATERAM TX Channel 3 Completion Pointer Register
250h	TX4_CP	CPDMA_STATERAM TX Channel 4 Completion Pointer Register
254h	TX5_CP	CPDMA_STATERAM TX Channel 5 Completion Pointer Register
258h	TX6_CP	CPDMA_STATERAM TX Channel 6 Completion Pointer Register
25Ch	TX7_CP	CPDMA_STATERAM TX Channel 7 Completion Pointer Register
260h	RX0_CP	CPDMA_STATERAM RX Channel 0 Completion Pointer Register
264h	RX1_CP	CPDMA_STATERAM RX Channel 1 Completion Pointer Register
268h	RX2_CP	CPDMA_STATERAM RX Channel 2 Completion Pointer Register
26Ch	RX3_CP	CPDMA_STATERAM RX Channel 3 Completion Pointer Register
270h	RX4_CP	CPDMA_STATERAM RX Channel 4 Completion Pointer Register
274h	RX5_CP	CPDMA_STATERAM RX Channel 5 Completion Pointer Register
278h	RX6_CP	CPDMA_STATERAM RX Channel 6 Completion Pointer Register
27Ch	RX7_CP	CPDMA_STATERAM RX Channel 7 Completion Pointer Register
400h	RXGOODFRAMES	CPSW_STATS Total number of good frames received
404h	RXBROADCASTFRAMES	CPSW_STATS Total number of good broadcast frames received
408h	RXMULTICASTFRAMES	CPSW_STATS Total number of good multicast frames received
40Ch	RXPAUSEFRAMES	CPSW_STATS Pause R xFrames
410h	RXCRCERRORS	CPSW_STATS Total number of CRC errors frames received
414h	RXALIGNCODEERRORS	CPSW_STATS Total number of alignment/code errors received
418h	RXOVERSIZEDFRAMES	CPSW_STATS Total number of oversized frames received
41Ch	RXJABBERFRAMES	CPSW_STATS Total number of jabber frames received
420h	RXUNDERSIZEDFRAMES	CPSW_STATS Total number of undersized frames received
424h	RXFRAGMENTS	CPSW_STATS RX Fragments received
430h	RXOCTETS	CPSW_STATS Total number of received bytes in good frames
434h	TXGOODFRAMES	CPSW_STATS Good TX Frames
438h	TXBROADCASTFRAMES	CPSW_STATS Broadcast TX Frames
43Ch	TXMULTICASTFRAMES	CPSW_STATS Multicast TX Frames

**Table 9-26. CPSW\_3G Module Registers (continued)**


Offset	Acronym	Register Name
440h	TXPAUSEFRAMES	CPSW_STATS Pause TX Frames
444h	TXDEFERREDFRAMES	CPSW_STATS Deferred Frames
448h	TXCOLLISIONFRAMES	CPSW_STATS Collisions
44Ch	TXSINGLECOLLFRAMES	CPSW_STATS Single Collision TX Frames
450h	TXMULTCOLLFRAMES	CPSW_STATS Multiple Collision TX Frames
454h	TXEXCESSIVECOLLISIONS	CPSW_STATS Excessive Collisions
458h	TXLATECOLLISIONS	CPSW_STATS Late Collisions
45Ch	TXUNDERRUN	CPSW_STATS Transmit Underrun Error
460h	TXCARRIERSENSEERRORS	CPSW_STATS Carrier Sense Errors
464h	TXOCTETS	CPSW_STATS TX Octets
468h	64OCTETFRAMES	CPSW_STATS 64 Octet Frames
46Ch	65T127OCTETFRAMES	CPSW_STATS 65-127 Octet Frames
470h	128T255OCTETFRAMES	CPSW_STATS 128-255 Octet Frames
474h	256T511OCTETFRAMES	CPSW_STATS 256-511 Octet Frames
478h	512T1023OCTETFRAMES	CPSW_STATS 512-1023 Octet Frames
47Ch	1024TUPOCTETFRAMES	CPSW_STATS 1023-1518 Octet Frames
480h	NETOCTETS	CPSW_STATS Net Octets
484h	RXSOFOVERRUNS	CPSW_STATS Receive FIFO or DMA Start of Frame Overruns
488h	RXMOFOVERRUNS	CPSW_STATS Receive FIFO or DMA Mid of Frame Overruns
48Ch	RXDMAOVERRUNS	CPSW_STATS Receive DMA Start of Frame and Middle of Frame Overruns
500h	CPTS_IDVER	Identification and Version Register
504h	CPTS_CONTROL	Time Sync Control Register
508h	CPTS_RFTCLK_SEL	Reference Clock Select Register
50Ch	CPTS_TS_PUSH	Time Stamp Event Push Register
510h	CPTS_TS_LOAD_VAL	Time Stamp Load Value Register
514h	CPTS_TS_LOAD_EN	Time Stamp Load Enable Register
520h	CPTS_INTSTAT_RAW	Time Sync Interrupt Status Raw Register
524h	CPTS_INTSTAT_MASKED	Time Sync Interrupt Status Masked Register
528h	CPTS_INT_ENABLE	Time Sync Interrupt Enable Register
530h	CPTS_EVENT_POP	Event Interrupt Pop Register
534h	CPTS_EVENT_LOW	Lower 32-bits of the event value
538h	CPTS_EVENT_HIGH	Upper 32-bits of the event value
600h	ALE_IDVER	Address Lookup Engine ID/Version Register
608h	ALE_CONTROL	Address Lookup Engine Control Register
610h	ALE_PRESCALE	Address Lookup Engine Prescale Register
618h	ALE_UNKNOWN_VLAN	Address Lookup Engine Unknown VLAN Register
620h	ALE_TBLCTL	Address Lookup Engine Table Control Register
634h	ALE_TBLW2	Address Lookup Engine Table Word 2 Register
638h	ALE_TBLW1	Address Lookup Engine Table Word 1 Register
63Ch	ALE_TBLW0	Address Lookup Engine Table Word 0 Register
640h	ALE_PORTCTL0	Address Lookup Engine Port 0 Control Register
644h	ALE_PORTCTL1	Address Lookup Engine Port 1 Control Register
648h	ALE_PORTCTL2	Address Lookup Engine Port 2 Control Register
700h	SL1_IDVER	CPGMAC_SL1 ID/Version Register
704h	SL1_MACCONTROL	CPGMAC_SL1 Mac Control Register
708h	SL1_MACSTATUS	CPGMAC_SL1 Mac Status Register
70Ch	SL1_SOFT_RESET	CPGMAC_SL1 Soft Reset Register

**Table 9-26. CPSW\_3G Module Registers (continued)**

Offset	Acronym	Register Name
710h	SL1_RX_MAXLEN	CPGMAC_SL1 RX Maximum Length Register
714h	SL1_BOFFTEST	CPGMAC_SL1 Backoff Test Register
718h	SL1_RX_PAUSE	CPGMAC_SL1 Receive Pause Timer Register
71Ch	SL1_TX_PAUSE	CPGMAC_SL1 Transmit Pause Timer Register
720h	SL1_EMCONTROL	CPGMAC_SL1 Emulation Control Register
724h	SL1_RX_PRI_MAP	CPGMAC_SL1 RX Packet Priority to Header Priority Mapping Register
740h	SL2_IDVER	CPGMAC_SL2 ID/Version Register
744h	SL2_MACCONTROL	CPGMAC_SL2 Mac Control Register
748h	SL2_MACSTATUS	CPGMAC_SL2 Mac Status Register
74Ch	SL2_SOFT_RESET	CPGMAC_SL2 Soft Reset Register
750h	SL2_RX_MAXLEN	CPGMAC_SL2 RX Maximum Length Register
754h	SL2_BOFFTEST	CPGMAC_SL2 Backoff Test Register
758h	SL2_RX_PAUSE	CPGMAC_SL2 Receive Pause Timer Register
75Ch	SL2_TX_PAUSE	CPGMAC_SL2 Transmit Pause Timer Register
760h	SL2_EMCONTROL	CPGMAC_SL2 Emulation Control Register
764h	SL2_RX_PRI_MAP	CPGMAC_SL2 RX Packet Priority to Header Priority Mapping Register

**Table 9-27. Register Bit Definitions**

Term	Definition
w	A writeable bit or field
wc	A Write-to-clear bit. Writing a bit of this type with a one will clear the bit to zero. Writing a zero to a bit of this type has no effect.
ws	A Write-to-set bit. Writing a bit of this type with a one will set the bit to one. Writing a zero to a bit of this type has no effect.
wi	A Write-to-increment field. Writing a value to this field increments the field value by the value written. Reads are permitted and do not alter the field value.
wd	A Write-to-decrement field. Writing a value to this field decrements the field by the value written. Reads are permitted and do not alter the field value.
r	A readable bit or field

**9.4.1.1 CPSW ID Version Register (CPSW\_ID\_VER) (0x000)**
**Figure 9-16. CPSW ID Version Register (CPSW\_ID\_VER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-28. CPSW ID Version Register (CPSW\_ID\_VER) Field Descriptions**

Bit	Field	Value	Description
31-16	CPSW_3G_IDENT	0-FFFFh	CPSW_3G Identification Value.
15-11	CPSW_3G_RTL_VER	0-1Fh	CPSW_3G RTL Version Value.
10-8	CPSW_3G_MAJ_VER	0-7h	CPSW_3G Major Version Value.
7-0	CPSW_3G_MINOR_VER	0-FFh	CPSW_3G Minor Version Value.

**9.4.1.2 CPSW Control Register (CPSW\_CONTROL) (0x004)**

**Figure 9-17. CPSW Control Register (CPSW\_CONTROL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-29. CPSW Control Register (CPSW\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read as zero.
5	P2_PASS_PRI_TAGGED	0	Port 2 Pass Priority Tagged
		1	Priority tagged packets have the zero VID replaced with the input port P2_PORT_VLAN[11:0].
		1	Priority tagged packets are processed unchanged.
4	P1_PASS_PRI_TAGGED	0	Port 1 Pass Priority Tagged
		1	Priority tagged packets have the zero VID replaced with the inputport P1_PORT_VLAN[11:0].
		1	Priority tagged packets are processed unchanged.
3	P0_PASS_PRI_TAGGED	0	Port 0 Pass Priority Tagged
		1	Priority tagged packets have the zero VID replaced with the inputport P0_PORT_VLAN[11:0].
		1	Priority tagged packets are processed unchanged.
2	RX_VLAN_ENCAP	0	Port 0 VLAN Encapsulation (egress)
		1	Port 0 receive packets (from CPSW_3G) are not VLAN encapsulated.
		1	Port 0 receive packets (from CPSW_3G) are VLAN encapsulated.
1	VLAN_AWARE	0	VLAN Aware Mode
		1	CPSW_3G is in the VLAN unaware mode.
		1	CPSW_3G is in the VLAN aware mode.
0	FIFO_LOOPBACK	0	FIFO Loopback Mode
		1	Loopback is disabled
		1	FIFO Loopback mode enabled. Each packet received is turned around and sent out on the same port's transmit path. Port 2 receive is fixed on channel zero. The RXSOFOVERRUN statistic will increment for every packet sent in FIFO loopback mode.

**9.4.1.3 CPSW Software Reset Register (CPSW\_SOFT\_RESET) (0x008)**
**Figure 9-18. CPSW Software Reset Register (CPSW\_SOFT\_RESET)**

31	Reserved	1	0
	R-0		SOFT_RESET R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-30. CPSW Software Reset Register (CPSW\_SOFT\_RESET) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read as zero.
0	SOFT_RESET	0	If a zero is read then reset has occurred.
		1	Writing a one to this bit causes the CPSW_3G logic to be reset. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred.

**9.4.1.4 CPSW Statistics Port Enable Register (CPSW\_STAT\_PORT\_EN) (0x00C)**
**Figure 9-19. CPSW Statistics Port Enable Register (CPSW\_STAT\_PORT\_EN)**

31	Reserved				16
	R-0				
15	Reserved	3	2	1	0
	R-0		P2_STAT_EN R/W-0	P1_STAT_EN R/W-0	P0_STAT_EN R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-31. CPSW Statistics Port Enable Register (CPSW\_STAT\_PORT\_EN) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read as zero.
2	P2_STAT_EN	0	Port 2 (EMAC1 and Port 2 FIFO) Statistics Enable Port 2 statistics are not enabled.
		1	Port 2 statistics are enabled.
1	P1_STAT_EN	0	Port 1 (EMAC0 and Port 1 FIFO) Statistics Enable Port 1 statistics are not enabled.
		1	Port 1 statistics are enabled.
0	P0_STAT_EN	0	Port 0 Statistics Enable Port 0 statistics are not enabled
		1	Port 0 statistics are enabled. FIFO overruns (SOFOVERRUNS) are the only port 0 statistics that are enabled to be kept.



### 9.4.1.5 CPSW Transmit Priority Type Register (CPSW\_PTYPE) (0x010)

**Figure 9-20. CPSW Transmit Priority Type Register (CPSW\_PTYPE)**

31	Reserved						24	
R-0								
23	22	21	20	19	18	17	16	
Reserved		P2_PRI3_SHAPE_EN	P2_PRI2_SHAPE_EN	P2_PRI1_SHAPE_EN	P1_PRI3_SHAPE_EN	P1_PRI2_SHAPE_EN	P1_PRI1_SHAPE_EN	
R-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15	Reserved				11	10	9	8
R-0					P2_PTYPE_ESC	P1_PTYPE_ESC	P0_PTYPE_ESC	
R-0					R/W-0	R/W-0	R/W-0	
7	Reserved		5	4	ESC_PRI_LD_VAL			
R-0		R/W-0						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-32. CPSW Transmit Priority Type Register (CPSW\_PTYPE) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Read as zero.
21	P2_PRI3_SHAPE_EN	0-1	Port 2 Queue Priority 3 Transmit Shape Enable If there is only one shaping queue then it must be priority 3.
20	P2_PRI2_SHAPE_EN	0-1	Port 2 Queue Priority 2 Transmit Shape Enable If there are two shaping queues then they must be priorities 3 and 2.
19	P2_PRI1_SHAPE_EN	0-1	Port 2 Queue Priority 1 Transmit Shape Enable If there are three shaping queues all three bits should be set.
18	P1_PRI3_SHAPE_EN	0-1	Port 1 Queue Priority 3 Transmit Shape Enable If there is only one shaping queue then it must be priority 3.
17	P1_PRI2_SHAPE_EN	0-1	Port 1 Queue Priority 2 Transmit Shape Enable If there are two shaping queues then they must be priorities 3 and 2.
16	P1_PRI1_SHAPE_EN	0-1	Port 1 Queue Priority 1 Transmit Shape Enable If there are three shaping queues all three bits should be set.
15-11	Reserved	0	Read as zero.
10	P2_PTYPE_ESC	0 1	Port 2 Priority Type Escalate 0 Port 2 priority type fixed 1 Port 2 priority type escalate. Escalate should not be used with queue shaping.
9	P1_PTYPE_ESC	0 1	Port 1 Priority Type Escalate 0 Port 1 priority type fixed 1 Port 1 priority type escalate. Escalate should not be used with queue shaping.
8	P0_PTYPE_ESC	0 1	Port 0 Priority Type Escalate 0 Port 0 priority type fixed 1 Port 0 priority type escalate. Escalate should not be used with queue shaping.
7-5	Reserved	0	Read as zero.
4-0	ESC_PRI_LD_VAL	0-1Fh	Escalate Priority Load Value When a port is in escalate priority, this is the number of higher priority packets sent before the next lower priority is allowed to send a packet. Escalate priority allows lower priority packets to be sent at a fixed rate relative to the next higher priority.

**9.4.1.6 CPSW Software Idle Register (CPSW\_SOFT\_IDLE) (0x014)**
**Figure 9-21. CPSW Software Idle Register (CPSW\_SOFT\_IDLE)**

31	Reserved	1	0
R-0		SOFT_IDLE R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-33. CPSW Software Idle Register (CPSW\_SOFT\_IDLE) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read as zero.
0	SOFT_IDLE		Software Idle Setting this bit causes the switch fabric to stop forwarding packets at the next start of packet.

**9.4.1.7 CPSW Throughput Rate Register (CPSW\_THRU\_RATE) (0x018)**
**Figure 9-22. CPSW Throughput Rate Register (CPSW\_THRU\_RATE)**

31	Reserved			16
R-0				
15	12	11	4	3
SL_RX_THRU_RATE		Reserved		CPDMA_THRU_RATE
R/W-3h		R-0		R/W-3h


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-34. CPSW Throughput Rate Register (CPSW\_THRU\_RATE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15-12	SL_RX_THRU_RATE	0-Fh	CPGMAC_SL Switch FIFO receive through rate. This register value is the maximum throughput of the ethernet ports to the crossbar SCR. The default is one 8-byte word for every 3 CLK periods maximum.
11-4	Reserved	0	Read as zero.
3-0	CPDMA_THRU_RATE	0-Fh	CPDMA Switch FIFO receive through rate. This register value is the maximum throughput of the CPDMA host port to the crossbar SCR. The default is one 8-byte word for every 3 CLK periods maximum.

### 9.4.1.8 CPSW CPGMAC\_SL Short Gap Threshold Register (CPSW\_GAP\_THRESH) (0x01C)

**Figure 9-23. CPSW CPGMAC\_SL Short Gap Threshold Register (CPSW\_GAP\_THRESH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-35. CPSW CPGMAC\_SL Short Gap Threshold Register (CPSW\_GAP\_THRESH) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read as zero.
4-0	GAP_THRESH	0-1Fh	CPGMAC_SL Short Gap Threshold This is the CPGMAC_SL associated FIFO transmit block usage value for triggering TX_SHORT_GAP

### 9.4.1.9 CPSW Transmit Start Words Register (CPSW\_TX\_START\_WDS) (0x020)


**Figure 9-24. CPSW Transmit Start Words Register (CPSW\_TX\_START\_WDS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-36. CPSW Transmit Start Words Register (CPSW\_TX\_START\_WDS) Field Descriptions**


Bit	Field	Value	Description
31-11	Reserved	0	Read as zero.
10-0	TX_START_WDS	0-7FFh	FIFO Packet Transmit (egress) Start Words. This value is the number of required packet words in the transmit FIFO before the packet egress will begin. This value is non-zero to preclude underrun. 20h (decimal 32) is the recommended value, it should not be increased unnecessarily to prevent adding to the switch latency.

**9.4.1.10 CPSW Flow Control Register (CPSW\_FLOW\_CONTROL) (0x024)**
**Figure 9-25. CPSW Flow Control Register (CPSW\_FLOW\_CONTROL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-37. CPSW Flow Control Register (CPSW\_FLOW\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Read as zero.
2	P2_FLOW_EN	0-1	Port 2 Receive flow control enable.
1	P1_FLOW_EN	0-1	Port 1 Receive flow control enable.
0	P0_FLOW_EN	0-1	Port 0 Receive flow control enable.

**9.4.1.11 CPSW Port 0 Maximum FIFO Blocks Register (P0\_MAX\_BLKs) (0x028)**
**Figure 9-26. CPSW Port 0 Maximum FIFO Blocks Register (P0\_MAX\_BLKs)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-38. CPSW Port 0 Maximum FIFO Blocks Register (P0\_MAX\_BLKs) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read as zero.
8-4	P0_TX_MAX_BLKs	0-1Fh	Transmit FIFO Maximum Blocks This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. 10h is the recommended value. Port 0 should remain in flow control mode. Eh is the minimum value.
3-0	P0_RX_MAX_BLKs	0-Fh	Receive FIFO Maximum Blocks This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. 4h is the recommended value, 3h is the minimum value, and 6h is the maximum value.

### 9.4.1.12 CPSW Port 0 FIFO Block Usage Count (Read Only) Register (P0\_BLK\_CNT) (0x02C)

**Figure 9-27. CPSW Port 0 FIFO Block Usage Count (Read Only) Register (P0\_BLK\_CNT)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-39. CPSW Port 0 FIFO Block Usage Count (Read Only) Register (P0\_BLK\_CNT) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read as zero.
8-4	P0_TX_BLK_CNT	0-1Fh	Port 0 Transmit Block Count Usage This value is the number of blocks allocated to the FIFO logical transmit queues.
3-0	P0_RX_BLK_CNT	0-Fh	Port 0 Receive Block Count Usage This value is the number of blocks allocated to the FIFO logical receive queues.

### 9.4.1.13 CPSW Port 0 Transmit FIFO Control Register (P0\_TX\_IN\_CTL) (0x030)

**Figure 9-28. CPSW Port 0 Transmit FIFO Control Register (P0\_TX\_IN\_CTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-40. CPSW Port 0 Transmit FIFO Control Register (P0\_TX\_IN\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Read as zero.
23-20	TX_RATE_EN	0-Fh	Transmit FIFO Input Rate Enable
19-18	Reserved	0	Read as zero.
17-16	TX_IN_SEL	0 1h 2h 3h	Transmit FIFO Input Queue Type Select Normal priority mode Dual MAC mode Rate Limit mode Reserved <b>Note:</b> Dual MAC mode is not compatible with escalation or shaping because dual mac mode forces round robin priority on FIFO egress.
15-12	TX_BLKES_REM	0-Fh	Transmit FIFO Input Blocks to subtract in dual mac mode.
11-10	Reserved	0	Read as zero.
9-0	TX_PRI_WDS	0-3FFh	Transmit FIFO Words in queue.

**9.4.1.14 CPSW Port 0 VLAN Register (P0\_PORT\_VLAN) (0x034)**
**Figure 9-29. CPSW Port 0 VLAN Register (P0\_PORT\_VLAN)**

31	16	15	13	12	11	0
Reserved			PORT_PRI	PORT_CFI	PORT_VID	
R-0			R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-41. CPSW Port 0 VLAN Register (P0\_PORT\_VLAN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15-13	PORT_PRI	0-7h	Port VLAN Priority (7 is highest priority).
12	PORT_CFI	0-1	Port CFI bit.
11-0	PORT_VID	0-FFFh	Port VLAN ID.

**9.4.1.15 CPSW Port 0 TX Header Priority to Switch Priority Mapping Register (P0\_TX\_PRI\_MAP) (0x038)**
**Figure 9-30. CPSW Port 0 TX Header Priority to Switch Priority Mapping Register (P0\_TX\_PRI\_MAP)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		PRI7		Reserved		PRI6		Reserved		PRI5		Reserved		PRI4	
R-0		R/W-3h		R-0		R/W-3h		R-0		R/W-2h		R-0		R/W-2h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		PRI3		Reserved		PRI2		Reserved		PRI1		Reserved		PRI0	
R-0		R/W-1		R-0		R/W-0		R-0		R/W-0		R-0		R/W-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-42. CPSW Port 0 TX Header Priority to Switch Priority Mapping Register (P0\_TX\_PRI\_MAP) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read as zero.
29-28	PRI7	0-3h	Priority 7. A packet header priority of 7 is given this switch queue priority.
27-26	Reserved	0	Read as zero.
25-24	PRI6	0-3h	Priority 6. A packet header priority of 6 is given this switch queue priority.
23-22	Reserved	0	Read as zero.
21-20	PRI5	0-3h	Priority 5. A packet header priority of 5 is given this switch queue priority.
19-18	Reserved	0	Read as zero.
17-16	PRI4	0-3h	Priority 4. A packet header priority of 4 is given this switch queue priority.
15-14	Reserved	0	Read as zero.
13-12	PRI3	0-3h	Priority 3. A packet header priority of 03 is given this switch queue priority.
11-10	Reserved	0	Read as zero.
9-8	PRI2	0-3h	Priority 2. A packet header priority of 2 is given this switch queue priority.
7-6	Reserved	0	Read as zero.
5-4	PRI1	0-3h	Priority 1. A packet header priority of 1 is given this switch queue priority.
3-2	Reserved	0	Read as zero.
1-0	PRI0	0-3h	Priority 0. A packet header priority of 0 is given this switch queue priority.

### 9.4.1.16 CPSW CPDMA TX (Port 0 RX) Packet Priority to Header Priority Mapping Register (CPDMA\_TX\_PRI\_MAP) (0x03C)

**Figure 9-31. CPSW CPDMA TX (Port 0 RX) Packet Priority to Header Priority Mapping Register (CPDMA\_TX\_PRI\_MAP)**

31	30	28	27	26	24	23	22	20	19	18	16
Reserved	PRI7		Reserved	PRI6		Reserved	PRI5		Reserved	PRI4	
R-0	R/W-7h		R-0	R/W-6h		R-0	R/W-5h		R-0	R/W-4h	
15	14	12	11	10	8	7	6	4	3	2	0
Reserved	PRI3		Reserved	PRI2		Reserved	PRI1		Reserved	PRI0	
R-0	R/W-3h		R-0	R/W-2h		R-0	R/W-1h		R-0	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-43. CPSW CPDMA TX (Port 0 RX) Packet Priority to Header Priority Mapping Register (CPDMA\_TX\_PRI\_MAP) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read as zero.
30-28	PRI7	0-3h	Priority 7. A packet priority of 7 is mapped (changed) to this header packet priority.
27	Reserved	0	Read as zero.
26-24	PRI6	0-3h	Priority 6. A packet priority of 6 is mapped (changed) to this header packet priority.
23	Reserved	0	Read as zero.
22-20	PRI5	0-3h	Priority 5. A packet priority of 5 is mapped (changed) to this header packet priority.
19	Reserved	0	Read as zero.
18-16	PRI4	0-3h	Priority 4. A packet priority of 4 is mapped (changed) to this header packet priority.
15	Reserved	0	Read as zero.
14-12	PRI3	0-3h	Priority 3. A packet priority of 3 is mapped (changed) to this header packet priority.
11	Reserved	0	Read as zero.
10-8	PRI2	0-3h	Priority 2. A packet priority of 2 is mapped (changed) to this header packet priority.
7	Reserved	0	Read as zero.
6-4	PRI1	0-3h	Priority 1. A packet priority of 1 is mapped (changed) to this header packet priority.
3	Reserved	0	Read as zero.
2-0	PRI0	0-3h	Priority 0. A packet priority of 0 is mapped (changed) to this header packet priority.

**9.4.1.17 CPSW CPDMA RX (Port 0 TX) Switch Priority to DMA Channel Mapping Register (CPDMA\_RX\_CH\_MAP) (0x040)**
**Figure 9-32. CPSW CPDMA RX (Port 0 TX) Switch Priority to DMA Channel Mapping Register (CPDMA\_RX\_CH\_MAP)**

31	30	28	27	26	24	23	22	20	19	18	16
Reserved	P2_PRI3	Reserved	P2_PRI2	Reserved	P2_PRI1	Reserved	P2_PRI0	Reserved	P2_PRI0		
R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0		
15	14	12	11	10	8	7	6	4	3	2	0
Reserved	P1_PRI3	Reserved	P1_PRI2	Reserved	P1_PRI1	Reserved	P1_PRI0	Reserved	P1_PRI0		
R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0	R-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-44. CPSW CPDMA RX (Port 0 TX) Switch Priority to DMA Channel Mapping Register (CPDMA\_RX\_CH\_MAP) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Read as zero.
30-28	P2_PRI3	0-7h	Port 2 Priority 3 packets go to this CPDMA RX Channel
27	Reserved	0	Read as zero.
26-24	P2_PRI2	0-7h	Port 2 Priority 2 packets go to this CPDMA RX Channel
23	Reserved	0	Read as zero.
22-20	P2_PRI1	0-7h	Port 2 Priority 1 packets go to this CPDMA RX Channel
19	Reserved	0	Read as zero.
18-16	P2_PRI0	0-7h	Port 2 Priority 0 packets go to this CPDMA RX Channel
15	Reserved	0	Read as zero.
14-12	P1_PRI3	0-7h	Port 1 Priority 3 packets go to this CPDMA RX Channel
11	Reserved	0	Read as zero.
10-8	P1_PRI2	0-7h	Port 1 Priority 2 packets go to this CPDMA RX Channel
7	Reserved	0	Read as zero.
6-4	P1_PRI1	0-7h	Port 1 Priority 1 packets go to this CPDMA RX Channel
3	Reserved	0	Read as zero.
2-0	P1_PRI0	0-7h	Port 1 Priority 0 packets go to this CPDMA RX Channel



### 9.4.1.18 CPSW Port 1 Maximum FIFO Blocks Register (P1\_MAX\_BLKs) (0x050)

**Figure 9-33. CPSW Port 1 Maximum FIFO Blocks Register (P1\_MAX\_BLKs)**

31	9	8	4	3	0
Reserved			P1_TX_MAX_BLKs	P1_RX_MAX_BLKs	
R-0			R/W-11h	R/W-3h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-45. CPSW Port 1 Maximum FIFO Blocks Register (P1\_MAX\_BLKs) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read as zero.
8-4	P1_TX_MAX_BLKs	0-1Fh	Transmit FIFO Maximum Blocks. This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. 11h is the recommended value of P1_TX_MAX_BLKs, unless the port is in fullduplex flow control mode. In flow control mode, the P1_RX_MAX_BLKs will need to increase in order to accept the required run out in fullduplex mode. This value will need to decrease by the amount of increase in P1_RX_MAX_BLKs. Eh is the minimum value TX_MAX_BLKs.
3-0	P1_RX_MAX_BLKs	0-Fh	Receive FIFO Maximum Blocks. This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. This value must be greater than or equal to 3h. It should be increased in fullduplex flow control mode to 5h or 6h, depending on the required run out space. The P1_TX_MAX_BLKs value must be decreased by the amount of increase in P1_RX_MAX_BLKs. 3h is the minimum value and 6h is the maximum value.

### 9.4.1.19 CPSW Port 1 FIFO Block Usage Count (Read Only) Register (P1\_BLK\_CNT) (0x054)


**Figure 9-34. CPSW Port 1 FIFO Block Usage Count (Read Only) Register (P1\_BLK\_CNT)**

31	9	8	4	3	0
Reserved			P1_TX_BLK_CNT	P1_RX_BLK_CNT	
R-0			R-4h	R-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-46. CPSW Port 1 FIFO Block Usage Count (Read Only) Register (P1\_BLK\_CNT) Field Descriptions**


Bit	Field	Value	Description
31-9	Reserved	0	Read as zero.
8-4	P1_TX_BLK_CNT	0-1Fh	Port 1 Transmit Block Count Usage. This value is the number of blocks allocated to the FIFO logical transmit queues.
3-0	P1_RX_BLK_CNT	0-Fh	Port 1 Receive Block Count Usage. This value is the number of blocks allocated to the FIFO logical receive queues.

**9.4.1.20 CPSW Port 1 Transmit FIFO Control Register (P1\_TX\_IN\_CTL) (0x058)**
**Figure 9-35. CPSW Port 1 Transmit FIFO Control Register (P1\_TX\_IN\_CTL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-47. CPSW Port 1 Transmit FIFO Control Register (P1\_TX\_IN\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read as zero.
27-24	HOST_BLKs_REM	0-Fh	Transmit FIFO Blocks that must be free before a non rate-limited CPDMA channel can begin sending a packet to the FIFO.
23-20	TX_RATE_EN	0-Fh	Transmit FIFO Input Rate Enable
19-18	Reserved	0	Read as zero.
17-16	TX_IN_SEL	0 1h 2h 3h	Transmit FIFO Input Queue Type Select Normal priority mode Reserved Rate Limit mode Reserved
15-12	TX_BLKs_REM	0-Fh	Transmit FIFO Input Blocks to subtract in dual mac mode and blocks to subtract on non rate-limited traffic in rate-limit mode.
11-10	Reserved	0	Read as zero.
9-0	TX_PRI_WDS	0-3FFh	Transmit FIFO Words in queue.

**9.4.1.21 CPSW Port 1 VLAN Register (P1\_PORT\_VLAN) (0x05C)**
**Figure 9-36. CPSW Port 1 VLAN Register (P1\_PORT\_VLAN)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-48. CPSW Port 1 VLAN Register (P1\_PORT\_VLAN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15-13	PORT_PRI	0-7h	Port VLAN Priority (7 is highest priority).
12	PORT_CFI	0-1	Port CFI bit.
11-0	PORT_VID	0-FFFh	Port VLAN ID.

### 9.4.1.22 CPSW Port 1 TX Header Priority to Switch Pri Mapping Register (P1\_TX\_PRI\_MAP) (0x060)


**Figure 9-37. CPSW Port 1 TX Header Priority to Switch Pri Mapping Register (P1\_TX\_PRI\_MAP)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		PRI7		Reserved		PRI6		Reserved		PRI5		Reserved		PRI4	
R-0		R/W-3h		R-0		R/W-3h		R-0		R/W-2h		R-0		R/W-2h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		PRI3		Reserved		PRI2		Reserved		PRI1		Reserved		PRI0	
R-0		R/W-1		R-0		R/W-0		R-0		R/W-0		R-0		R/W-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-49. CPSW Port 1 TX Header Priority to Switch Pri Mapping Register (P1\_TX\_PRI\_MAP) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read as zero.
29-28	PRI7	0-3h	Priority 7. A packet header priority of 0x7 is given this switch queue priority.
27-26	Reserved	0	Read as zero.
25-24	PRI6	0-3h	Priority 6. A packet header priority of 0x6 is given this switch queue priority.
23-22	Reserved	0	Read as zero.
21-20	PRI5	0-3h	Priority 5. A packet header priority of 0x5 is given this switch queue priority.
19-18	Reserved	0	Read as zero.
17-16	PRI4	0-3h	Priority 4. A packet header priority of 0x4 is given this switch queue priority.
15-14	Reserved	0	Read as zero.
13-12	PRI3	0-3h	Priority 3. A packet header priority of 0x3 is given this switch queue priority.
11-10	Reserved	0	Read as zero.
9-8	PRI2	0-3h	Priority 2. A packet header priority of 0x2 is given this switch queue priority.
7-6	Reserved	0	Read as zero.
5-4	PRI1	0-3h	Priority 1. A packet header priority of 0x1 is given this switch queue priority.
3-2	Reserved	0	Read as zero.
1-0	PRI0	0-3h	Priority 0. A packet header priority of 0x0 is given this switch queue priority.

**9.4.1.23 CPSW\_3G Port 1 Time Sync Control Register (P1\_TS\_CTL) (0x064)**
**Figure 9-38. CPSW\_3G Port 1 Time Sync Control Register (P1\_TS\_CTL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-50. CPSW\_3G Port 1 Time Sync Control Register (P1\_TS\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-16	P1_TX_MSG_TYPE_EN	0-FFFFh	Port 1 Time Sync Message Type Enable. Each bit in this field enables the corresponding message type in receive and transmit time sync messages (Bit 0 enables message type 0 etc.).
15-7	Reserved	0	Read as zero.
6	P1_TS_TX_VLAN_LTYPE2_EN	0-1	Port 1 Time Sync Transmit VLAN LTYPE 2 enable.
5	P1_TS_TX_VLAN_LTYPE1_EN	0-1	Port 1 Time Sync Transmit VLAN LTYPE 1 enable.
4	P1_TS_TX_EN	0 1	Port 1 Time Sync Transmit Enable. 0 Port 1 Transmit Time Sync disabled. 1 Port 1 Transmit Time Sync enabled.
3	Reserved	0	Read as zero.
2	P1_TS_RX_VLAN_LTYPE2_EN	0-1	Port 1 Time Sync Receive VLAN LTYPE 2 enable.
1	P1_TS_RX_VLAN_LTYPE1_EN	0-1	Port 1 Time Sync Receive VLAN LTYPE 1 enable.
0	P1_TS_RX_EN	0 1	Port 1 Time Sync Receive Enable. 0 Port 1 Receive Time Sync disabled. 1 Port 1 Receive Time Sync enabled.

#### 9.4.1.24 CPSW\_3G Port 1 Time Sync Sequence ID and LTYPE Register (P1\_TS\_SEQ\_LTYPE) (0x068)

**Figure 9-39. CPSW\_3G Port 1 Time Sync Sequence ID and LTYPE Register (P1\_TS\_SEQ\_LTYPE)**

31	22 21	16 15	0
Reserved	P1_TS_SEQ_ID_OFFSET	P1_TS_LTYPE	
R-0	R/W-1Eh	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-51. CPSW\_3G Port 1 Time Sync Sequence ID and LTYPE Register (P1\_TS\_SEQ\_LTYPE) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Read as zero.
21-16	P1_TS_SEQ_ID_OFFSET	0-3Fh	Port 1 Time Sync Sequence ID Offset. This is the number of octets that the sequence ID is offset in the tx and rx time sync message header. The minimum value is 6h.
15-0	P1_TS_LTYPE	0-FFFFh	Port 1 Time Sync LTYPE. This is the LTYPE value to match for tx and rx time sync messages.

#### 9.4.1.25 CPSW\_3G Port 1 Time Sync VLAN2 and VLAN2 Register (P1\_TS\_VLAN) (0x06C)

**Figure 9-40. CPSW\_3G Port 1 Time Sync VLAN2 and VLAN2 Register (P1\_TS\_VLAN)**

31	16 15	0
P1_TS_VLAN_LTYPE2	P1_TS_VLAN_LTYPE1	
R/W-8100h	R/W-8100h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-52. CPSW\_3G Port 1 Time Sync VLAN2 and VLAN2 Register (P1\_TS\_VLAN) Field Descriptions**

Bit	Field	Value	Description
31-16	P1_TS_VLAN_LTYPE2	0-FFFFh	Port 1 Time Sync VLAN LTYPE2. This VLAN LTYPE value is used for port 1 tx and rx time sync decode.
15-0	P1_TS_VLAN_LTYPE1	0-FFFFh	Port 1 Time Sync VLAN LTYPE1. This VLAN LTYPE value is used for port 1 tx and rx time sync decode.

**9.4.1.26 CPSW CPGMAC\_SL1 Source Address Low Register (SL1\_SA\_LO) (0x070)**
**Figure 9-41. CPSW CPGMAC\_SL1 Source Address Low Register (SL1\_SA\_LO)**

31	16 15	8 7	0
Reserved	MACSRCADDR(7:0)	MACSRCADDR(15:8)	
R-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-53. CPSW CPGMAC\_SL1 Source Address Low Register (SL1\_SA\_LO) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15-8	MACSRCADDR(7:0)	0-FFh	Source Address Lower 8 bits (byte 0)
7-0	MACSRCADDR(15:8)	0-FFh	Source Address bits 15:8 (byte 1)

**9.4.1.27 CPSW CPGMAC\_SL1 Source Address High Register (SL1\_SA\_HI) (0x074)**
**Figure 9-42. CPSW CPGMAC\_SL1 Source Address High Register (SL1\_SA\_HI)**

31	24 23	16 15	8 7	0
MACSRCADDR(23:16)	MACSRCADDR(31:24)	MACSRCADDR(39:32)	MACSRCADDR(47:40)	
R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-54. CPSW CPGMAC\_SL1 Source Address High Register (SL1\_SA\_HI) Field Descriptions**

Bit	Field	Value	Description
31-24	MACSRCADDR(23:16)	0-FFh	Source Address bits 23:16 (byte 2).
23-16	MACSRCADDR(31:24)	0-FFh	Source Address bits 31:24 (byte 3).
15-8	MACSRCADDR(39:32)	0-FFh	Source Address bits 39:32 (byte 4).
7-0	MACSRCADDR(47:40)	0-FFh	Source Address bits 47:40 (byte 5).

### 9.4.1.28 CPSW Port 1 Transmit Queue Send Percentages Register (P1\_SEND\_PERCENT) (0x078)

**Figure 9-43. CPSW Port 1 Transmit Queue Send Percentages Register (P1\_SEND\_PERCENT)**

31	23	22	16
Reserved		PRI3_SEND_PERCENT	
R-0		R/W-0	
15	14	8	7
6	0		
Reserved		PRI1_SEND_PERCENT	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-55. CPSW Port 1 Transmit Queue Send Percentages Register (P1\_SEND\_PERCENT) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read as zero.
22-16	PRI3_SEND_PERCENT	0-7Fh	Priority 3 Transmit Percentage This percentage value is sent from FIFO priority 3 (maximum) when the P1_PRI3_SHAPE_EN is set (queue shaping enabled). This is the percentage of the wire that packets from priority 3 receive (which includes interpacket gap and preamble bytes). If shaping is enabled on this queue, then this value must be between 0 and 64h (decimal 100 (not inclusive)).
15	Reserved	0	Read as zero.
14-8	PRI2_SEND_PERCENT	0-7Fh	Priority 2 Transmit Percentage This percentage value is sent from FIFO priority 2 (maximum) when the P1_PRI2_SHAPE_EN is set (queue shaping enabled). This is the percentage of the wire that packets from priority 2 receive (which includes interpacket gap and preamble bytes). If shaping is enabled on this queue, then this value must be between 0 and 64h (decimal 100 (not inclusive)).
7	Reserved	0	Read as zero.
6-0	PRI1_SEND_PERCENT	0-7Fh	Priority 1 Transmit Percentage This percentage value is sent from FIFO priority 1 (maximum) when the P1_PRI1_SHAPE_EN is set (queue shaping enabled). This is the percentage of the wire that packets from priority 1 receive (which includes interpacket gap and preamble bytes). If shaping is enabled on this queue, then this value must be between 0 and 64h (decimal 100 (not inclusive)).

**9.4.1.29 CPSW Port 2 Maximum FIFO Blocks Register (P2\_MAX\_BLKs) (0x090)**
**Figure 9-44. CPSW Port 2 Maximum FIFO Blocks Register (P2\_MAX\_BLKs)**

31	9	8	4	3	0
Reserved			P2_TX_MAX_BLKs	P2_RX_MAX_BLKs	
R-0			R/W-11h	R/W-3h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-56. CPSW Port 2 Maximum FIFO Blocks Register (P2\_MAX\_BLKs) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read as zero.
8-4	P2_TX_MAX_BLKs	0-1Fh	Transmit FIFO Maximum Blocks This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical transmit priority queues. 11h is the recommended value of P2_TX_MAX_BLKs unless the port is in fullduplex flow control mode. In flow control mode, the P2_RX_MAX_BLKs will need to increase in order to accept the required run out in fullduplex mode. This value will need to decrease by the amount of increase in P2_RX_MAX_BLKs. Eh is the minimum value TX_MAX_BLKs.
3-0	P2_RX_MAX_BLKs	0-Fh	Receive FIFO Maximum Blocks This value is the maximum number of 1k memory blocks that may be allocated to the FIFO's logical receive queue. This value must be greater than or equal to 3h. It should be increased in fullduplex flow control mode to 5h or 6h, depending on the required runout space. The P2_TX_MAX_BLKs value must be decreased by the amount of increase in P2_RX_MAX_BLKs. 3h is the minimum value RX_MAX_BLKs and 6h is the maximum value.

**9.4.1.30 CPSW Port 2 FIFO Block Usage Count (Read Only) Register (P2\_BLK\_CNT) (0x094)**
**Figure 9-45. CPSW Port 2 FIFO Block Usage Count (Read Only) Register (P2\_BLK\_CNT)**

31	9	8	4	3	0
Reserved			P2_TX_BLK_CNT	P2_RX_BLK_CNT	
R-0			R-4h	R-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-57. CPSW Port 2 FIFO Block Usage Count (Read Only) Register (P2\_BLK\_CNT) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Read as zero.
8-4	P2_TX_BLK_CNT	0-1Fh	Port 2 Transmit Block Count Usage. This value is the number of blocks allocated to the FIFO logical transmit queues.
3-0	P2_RX_BLK_CNT	0-Fh	Port 2 Receive Block Count Usage. This value is the number of blocks allocated to the FIFO logical receive queues.



### 9.4.1.31 CPSW Port 2 Transmit FIFO Control Register (P2\_TX\_IN\_CTL) (0x098)

**Figure 9-46. CPSW Port 2 Transmit FIFO Control Register (P2\_TX\_IN\_CTL)**

31	28	27	24	23	20	19	18	17	16
Reserved		HOST_BLKs_REM		TX_RATE_EN		Reserved		TX_IN_SEL	
R-0		R/W-8h		R/W-0		R-0		R/W-0	
15	12	11	10	9	0				
TX_BLKs_REM		Reserved		TX_PRI_WDS					
R/W-4h		R-0		R/W-C0h					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-58. CPSW Port 2 Transmit FIFO Control Register (P2\_TX\_IN\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Read as zero.
27-24	HOST_BLKs_REM	0-Fh	Transmit FIFO Blocks that must be free before a non rate-limited CPDMA channel can begin sending a packet to the FIFO.
23-20	TX_RATE_EN	0-Fh	Transmit FIFO Input Rate Enable
19-18	Reserved	0	Read as zero.
17-16	TX_IN_SEL	0 1h 2h 3h	Transmit FIFO Input Queue Type Select Normal priority mode Reserved Rate Limit mode Reserved
15-12	TX_BLKs_REM	0-Fh	Transmit FIFO Input Blocks to subtract in dual mac mode and blocks to subtract on non rate-limited traffic in rate-limit mode.
11-10	Reserved	0	Read as zero.
9-0	TX_PRI_WDS	0-3FFh	Transmit FIFO Words in queue.

### 9.4.1.32 CPSW Port 2 VLAN Register (P2\_PORT\_VLAN) (0x09C)

**Figure 9-47. CPSW Port 2 VLAN Register (P2\_PORT\_VLAN)**

31	16	15	13	12	11	0
Reserved			PORT_PRI	PORT_CFI	PORT_VID	
R-0			R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-59. CPSW Port 2 VLAN Register (P2\_PORT\_VLAN) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15-13	PORT_PRI	0-7h	Port VLAN Priority (7 is highest priority).
12	PORT_CFI	0-1	Port CFI bit.
11-0	PORT_VID	0-FFFh	Port VLAN ID.

**9.4.1.33 CPSW Port 2 TX Header Priority to Switch Priority Mapping Register (P2\_TX\_PRI\_MAP) (0x0A0)**
**Figure 9-48. CPSW Port 2 TX Header Priority to Switch Priority Mapping Register (P2\_TX\_PRI\_MAP)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	PRI7		Reserved	PRI6		Reserved	PRI5		Reserved	PRI4					
R-0	R/W-3h		R-0	R/W-3h		R-0	R/W-2h		R-0	R/W-2h					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	PRI3		Reserved	PRI2		Reserved	PRI1		Reserved	PRI0					
R-0	R/W-1		R-0	R/W-0		R-0	R/W-0		R-0	R/W-1					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-60. CPSW Port 2 TX Header Priority to Switch Priority Mapping Register (P2\_TX\_PRI\_MAP) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read as zero.
29-28	PRI7	0-3h	Priority 7. A packet header priority of 7 is given this switch queue priority.
27-26	Reserved	0	Read as zero.
25-24	PRI6	0-3h	Priority 6. A packet header priority of 6 is given this switch queue priority.
23-22	Reserved	0	Read as zero.
21-20	PRI5	0-3h	Priority 5. A packet header priority of 5 is given this switch queue priority.
19-18	Reserved	0	Read as zero.
17-16	PRI4	0-3h	Priority 4. A packet header priority of 4 is given this switch queue priority.
15-14	Reserved	0	Read as zero.
13-12	PRI3	0-3h	Priority 3. A packet header priority of 3 is given this switch queue priority.
11-10	Reserved	0	Read as zero.
9-8	PRI2	0-3h	Priority 2. A packet header priority of 2 is given this switch queue priority.
7-6	Reserved	0	Read as zero.
5-4	PRI1	0-3h	Priority 1. A packet header priority of 1 is given this switch queue priority.
3-2	Reserved	0	Read as zero.
1-0	PRI0	0-3h	Priority 0. A packet header priority of 0 is given this switch queue priority.

### 9.4.1.34 CPSW\_3GF Port 2 Time Sync Control Register (P2\_TS\_CTL) (0x0A4)

**Figure 9-49. CPSW\_3GF Port 2 Time Sync Control Register (P2\_TS\_CTL)**

31	P2_TX_MSG_TYPE_EN								16
R/W-0									
15	Reserved								8
R-0									
7	6	5	4	3	2	1	0		
Rsvd	P2_TS_TX_VLAN_LTYPE2_EN	P2_TS_TX_VLAN_LTYPE1_EN	P2_TS_TX_EN	Rsvd	P2_TS_RX_VLAN_LTYPE2_EN	P2_TS_RX_VLAN_LTYPE1_EN	P2_TS_RX_EN		
R-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-61. CPSW\_3GF Port 2 Time Sync Control Register (P2\_TS\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-16	P2_TX_MSG_TYPE_EN	0-FFFFh	Port 2 Time Sync Message Type Enable. Each bit in this field enables the corresponding message type in receive and transmit time sync messages (Bit 0 enables message type 0 etc.).
15-7	Reserved	0	Read as zero.
6	P2_TS_TX_VLAN_LTYPE2_EN	0-1	Port 2 Time Sync Transmit VLAN LTYPE 2 enable.
5	P2_TS_TX_VLAN_LTYPE1_EN	0-1	Port 2 Time Sync Transmit VLAN LTYPE 1 enable.
4	P2_TS_TX_EN	0 1	Port 2 Time Sync Transmit Enable. Port 2 Transmit Time Sync disabled. Port 2 Transmit Time Sync enabled.
3	Reserved	0	Read as zero.
2	P2_TS_RX_VLAN_LTYPE2_EN	0-1	Port 2 Time Sync Receive VLAN LTYPE 2 enable.
1	P2_TS_RX_VLAN_LTYPE1_EN	0-1	Port 2 Time Sync Receive VLAN LTYPE 1 enable.
0	P2_TS_RX_EN	0 1	Port 2 Time Sync Receive Enable. Port 2 Receive Time Sync disabled. Port 2 Receive Time Sync enabled.

**9.4.1.35 CPSW\_3GF Port 2 Time Sync Sequence ID and LTYPE Register (P2\_TS\_SEQ\_LTYPE) (0x0A8)**
**Figure 9-50. Port 2 Time Sync Sequence ID and LTYPE Register (P2\_TS\_SEQ\_LTYPE)**

31	22 21	16 15	0
Reserved	P2_TS_SEQ_ID_OFFSET	P2_TS_LTYPE	
R-0	R/W-1Eh	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-62. Port 2 Time Sync Sequence ID and LTYPE Register (P2\_TS\_SEQ\_LTYPE) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Read as zero.
21-16	P2_TS_SEQ_ID_OFFSET	0-3Fh	Port 2 Time Sync Sequence ID Offset. This is the number of octets that the sequence ID is offset in the tx and rx time sync message header. The minimum value is 6.
15-0	P2_TS_LTYPE	0-FFFFh	Port 2 Time Sync LTYPE. This is the LTYPE value to match for tx and rx time sync messages.

**9.4.1.36 CPSW\_3GF Port 2 Time Sync VLAN2 and VLAN2 Register (P2\_TS\_VLAN) (0x0AC)**
**Figure 9-51. CPSW\_3GF Port 2 Time Sync VLAN2 and VLAN2 Register (P2\_TS\_VLAN)**

31	16 15	0
P2_TS_VLAN_LTYPE2	P2_TS_VLAN_LTYPE1	
R/W-8100h	R/W-8100h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-63. CPSW\_3GF Port 2 Time Sync VLAN2 and VLAN2 Register (P2\_TS\_VLAN) Field Descriptions**

Bit	Field	Value	Description
31-16	P2_TS_VLAN_LTYPE2	0-FFFFh	Port 2 Time Sync VLAN LTYPE2. This VLAN LTYPE value is used for port 1 tx and rx time sync decode.
15-0	P2_TS_VLAN_LTYPE1	0-FFFFh	Port 2 Time Sync VLAN LTYPE1. This VLAN LTYPE value is used for port 1 tx and rx time sync decode.

### 9.4.1.37 CPSW CPGMAC\_SL2 Source Address Low Register (SL2\_SA\_LO) (0x0B0)

**Figure 9-52. CPSW CPGMAC\_SL2 Source Address Low Register (SL2\_SA\_LO)**

31	16 15	8 7	0
Reserved	MACSRCADDR(7:0)	MACSRCADDR(15:8)	
R-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-64. CPSW CPGMAC\_SL2 Source Address Low Register (SL2\_SA\_LO) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read as zero.
15-8	MACSRCADDR(7:0)	0-FFh	Source Address Lower 8 bits (byte 0).
7-0	MACSRCADDR(15:8)	0-FFh	Source Address bits 15:8 (byte 1).

### 9.4.1.38 CPSW CPGMAC\_SL2 Source Address High Register (SL2\_SA\_HI) (0x0B4)


**Figure 9-53. CPGMAC\_SL2 Source Address High Register (SL2\_SA\_HI)**

31	24 23	16 15	8 7	0
MACSRCADDR(23:16)	MACSRCADDR(31:24)	MACSRCADDR(39:32)	MACSRCADDR(47:40)	
R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-65. CPGMAC\_SL2 Source Address High Register (SL2\_SA\_HI) Field Descriptions**

Bit	Field	Value	Description
31-24	MACSRCADDR(23:16)	0-FFh	Source Address bits 23:16 (byte 2)
23-16	MACSRCADDR(31:23)	0-FFh	Source Address bits 31:23 (byte 3)
15-8	MACSRCADDR(39:32)	0-FFh	Source Address bits 39:32 (byte 4)
7-0	MACSRCADDR(47:40)	0-FFh	Source Address bits 47:40 (byte 5)

**9.4.1.39 Port 2 Transmit Queue Shaping Percentages Register (P2\_SEND\_PERCENT) (0x0B8)**
**Figure 9-54. Port 2 Transmit Queue Send Percentages Register (P2\_SEND\_PERCENT)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-66. Port 2 Transmit Queue Send Percentages Register (P2\_SEND\_PERCENT) Field Descriptions**

Bit	Field	Value	Description
31-23	Reserved	0	Read as zero.
22-16	PRI3_SEND_PERCENT	0-7Fh	Priority 3 Transmit Percentage. This percentage value is sent from FIFO priority 3 (maximum) when the P2_PRI3_SHAPE_EN is set (queue shaping enabled). This is the percentage of the wire that packets from priority 3 receive (which includes interpacket gap and preamble bytes). If shaping is enabled on this queue, then this value must be between 0 and 64h (decimal 100 (not inclusive)).
15	Reserved	0	Read as zero.
14-8	PRI2_SEND_PERCENT	0-7Fh	Priority 2 Transmit Percentage. This percentage value is sent from FIFO priority 2 (maximum) when the P2_PRI2_SHAPE_EN is set (queue shaping enabled). This is the percentage of the wire that packets from priority 2 receive (which includes interpacket gap and preamble bytes). If shaping is enabled on this queue then this value must be between 0 and 64h (decimal 100 (not inclusive)).
7	Reserved	0	Read as zero.
6-0	PRI1_SEND_PERCENT	0-7Fh	Priority 1 Transmit Percentage. This percentage value is sent from FIFO priority 1 (maximum) when the P2_PRI1_SHAPE_EN is set (queue shaping enabled). This is the percentage of the wire that packets from priority 1 receive (which includes interpacket gap and preamble bytes). If shaping is enabled on this queue then this value must be between 0 and 64h (decimal 100 (not inclusive)).

#### 9.4.1.40 CPDMA\_REGS TX Identification and Version Register (TX\_IDVER) (0x100)

**Figure 9-55. CPDMA\_REGS TX Identification and Version Register (TX\_IDVER)**

31	16	15	8	7	0
TX_IDENT			TX_MAJOR_VER		TX_MINOR_VER
R-18h			R-1		R-8h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-67. CPDMA\_REGS TX Identification and Version Register (TX\_IDVER) Field Descriptions**

Bit	Field	Value	Description
31-16	TX_IDENT	0-FFFFh	TX Identification Value
15-8	TX_MAJOR_VER	0-FFh	TX Major Version Value. The value read is the major version number
7-0	TX_MINOR_VER	0-FFh	TX Minor Version Value. The value read is the minor version number

#### 9.4.1.41 TCPDMA\_REGS TX Control Register (TX\_CONTROL) (0x104)

**Figure 9-56. CPDMA\_REGS TX Control Register (TX\_CONTROL)**

31	1	0
Reserved		TX_EN
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-68. CPDMA\_REGS TX Control Register (TX\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read as zero
0	TX_EN	0	TX Enable Disabled
		1	TX Enable Enabled

#### 9.4.1.42 TCPDMA\_REGS TX Teardown Register (TX\_TEARDOWN) (0x108)

**Figure 9-57. CPDMA\_REGS TX Teardown Register (TX\_TEARDOWN)**

31	30	3	2	0
TX_TDN_RDY		Reserved		TX_TDN_CH
R-0		R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-69. CPDMA\_REGS TX Teardown Register (TX\_TEARDOWN) Field Descriptions**

Bit	Field	Value	Description
31	TX_TDN_RDY		TX Teardown Ready. Read as zero, but is always assumed to be one (unused).
30-3	Reserved	0	Read as zero
2-0	TX_TDN_RDY	0-7h	TX Teardown Channel. Transmit channel teardown is commanded by writing the encoded value of the transmit channel to be torn down. The teardown register is read as zero. Teardown transmit channel 0 to teardown transmit channel 7

#### 9.4.1.43 CPDMA\_REGS RX Identification and Version Register (RX\_IDVER) (0x110)

**Figure 9-58. CPDMA\_REGS RX Identification and Version Register (RX\_IDVER)**

31	16 15	8 7	0
RX_IDENT	RX_MAJOR_VER	RX_MINOR_VER	
R-Ch	R-1	R-7h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-70. CPDMA\_REGS RX Identification and Version Register (RX\_IDVER) Field Descriptions**

Bit	Field	Value	Description
31-16	RX_IDENT	0-FFFFh	RX Identification Value
15-8	RX_MAJOR_VER	0-FFh	RX Major Version Value
7-0	RX_MINOR_VER	0-FFh	RX Minor Version Value

#### 9.4.1.44 CPDMA\_REGS RX Control Register (RX\_CONTROL) (0x114)

**Figure 9-59. CPDMA\_REGS RX Control Register (RX\_CONTROL)**

31	1	0
Reserved	RX_EN	
R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-71. CPDMA\_REGS RX Control Register (RX\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read as zero
0	RX_EN		RX DMA Enable
		0	Disabled
		1	Enabled

#### 9.4.1.45 CPDMA\_REGS RX Teardown Register (RX\_TEARDOWN) (0x118)

**Figure 9-60. CPDMA\_REGS RX Teardown Register (RX\_TEARDOWN)**

31	30	3	2	0
RX_TDN_RDY	Reserved			RX_TDN_CH
R-0	R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-72. CPDMA\_REGS RX Teardown Register (RX\_TEARDOWN) Field Descriptions**

Bit	Field	Value	Description
31	RX_TDN_RDY		Teardown Ready. Read as zero, but is always assumed to be one (unused).
30-3	Reserved	0	Read as zero
2-0	RX_TDN_CH		RX Teardown Channel. Transmit channel teardown is commanded by writing the encoded value of the transmit channel to be torn down. The teardown register is read as zero.
		0-7h	Teardown transmit channel 0 to teardown transmit channel 7

#### 9.4.1.46 CPDMA\_REGS Software Reset Register (SOFT\_RESET) (0x11C)



**Figure 9-61. CPDMA\_REGS Software Reset Register (SOFT\_RESET)**

31	Reserved	1	0
	R-0		SOFT_RESET R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-73. CPDMA\_REGS Software Reset Register (SOFT\_RESET) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read as zero
0	SOFT_RESET		Software reset. Writing a one to this bit causes the CPDMA logic to be reset. Software reset occurs when the RX and TX DMA Controllers are in an idle state to avoid locking up the VBUSP bus. After writing a one to this bit, it may be polled to determine if the reset has occurred. If a one is read, the reset has not yet occurred. If a zero is read then reset has occurred.

#### 9.4.1.47 CPDMA\_REGS Control Register (DMACONTROL) (0x120)

**Figure 9-62. CPDMA\_REGS Control Register (DMACONTROL)**

31	Reserved						16
	R-0						
15	TX_RLIM						8
	R/W-0						
7	5	4	3	2	1	0	
Reserved		RX_CEF	CMD_IDLE	RX_OFFLEN_BLOCK	RX_OWNERSHIP	TX_PTYPE	
R-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-74. CPDMA\_REGS Control Register (DMACONTROL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero
15-8	TX_RLIM	0 80h C0h E0h F0h F8h FCh FEh FFh	Transmit Rate Limit Channel Bus No rate-limited channels Channel 7 is rate-limited Channels 7 to 6 are rate-limited Channels 7 to 5 are rate-limited Channels 7 to 4 are rate-limited Channels 7 to 3 are rate-limited Channels 7 to 2 are rate-limited Channels 7 to 1 are rate-limited Channels 7 to 0 are rate-limited All others invalid – this bus must be set MSB towards LSB. TX_PTYPE must be set, if any TX_RLIM bit is set for fixed priority.
7-5	Reserved	0	Read as zero
4	RX_CEF	0 1	RX Copy Error Frames Enable. Enables DMA overrun frames to be transferred to memory (up to the point of overrun). The overrun error bit will be set in the frame EOP buffer descriptor. Overrun frame data will be filtered when RX_CEF is not set. Frames coming from the receive FIFO with other error bits set are not effected by this bit. 0 Frames containing overrun errors are filtered. 1 Frames containing overrun errors are transferred to memory.

**Table 9-74. CPDMA\_REGS Control Register (DMACONTROL) Field Descriptions (continued)**

Bit	Field	Value	Description
3	CMD_IDLE	0	Command Idle Idle not commanded
		1	Idle Commanded (read idle in DMAStatus)
2	RX_OFFLEN_BLOCK	0	Receive Offset/Length word write block Do not block the DMA writes to the receive buffer descriptor offset/buffer length word. The offset/buffer length word is written as specified in CPPI 3.0.
		1	Block all CPDMA DMA controller writes to the receive buffer descriptor offset/buffer length words during CPPI packet processing. when this bit is set, the CPDMA will never write the third word to any receive buffer descriptor.
1	RX_OWNERSHIP	0	Receive Ownership Write Bit Value The CPDMA writes the receive ownership bit to zero at the end of packet processing as specified in CPPI 3.0.
		1	The CPDMA writes the receive ownership bit to one at the end of packet processing. Users who do not use the ownership mechanism can use this mode to preclude the necessity of software having to set this bit each time the buffer descriptor is used.
0	TX_PTYPE	0	Transmit Queue Priority Type The queue uses a round robin scheme to select the next channel for transmission.
		1	The queue uses a fixed (channel 7 highest priority) priority scheme to select the next channel for transmission.

### 9.4.1.48 CPDMA\_REGS Status Register (DMASTATUS) (0x124)

**Figure 9-63. CPDMA\_REGS Status Register (DMASTATUS)**

31	30	24	23	20	19	18	16
IDLE	Reserved			TX_HOST_ERR_CODE	Rsvd	TX_ERR_CH	
R-0	R-0			R-0	R-0	R-0	
15	12	11	10	8	7	0	
RX_HOST_ERR_CODE		Rsvd	RX_ERR_CH		Reserved		
R-0		R-0	R-0		R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-75. CPDMA\_REGS Status Register (DMASTATUS) Field Descriptions**

Bit	Field	Value	Description
31	IDLE		Idle Status Bit – Indicates when set that the CPDMA is not transferring a packet on transmit or receive.
30-24	Reserved	0	Read as zero
23-20	TX_HOST_ERR_CODE	0 No error 1h SOP error 2h Ownership bit not set in SOP buffer 3h Zero Next Buffer Descriptor Pointer Without EOP 4h Zero Buffer Pointer 5h Zero Buffer Length 6h Packet Length Error (sum of buffers < packet length) 7h-Fh Reserved	TX Host Error Code – This field is set to indicate CPDMA detected TX DMA related host errors. The host should read this field after a HOST_ERR_INT to determine the error. Host error Interrupts require hardware reset in order to recover. A zero packet length is an error, but it is not detected.
19	Reserved	0	Read as zero
18-16	TX_ERR_CH	0-7h	TX Host Error Channel – This field indicates which TX channel (if applicable) the host error occurred on. This field is cleared to zero on a host read. The host error occurred on TX channel 0 to TX channel 7
15-12	RX_HOST_ERR_CODE	0 No error 1h Reserved 2h Ownership bit not set in input buffer 3h Reserved 4h Zero Buffer Pointer 5h Zero buffer length on non-SOP descriptor 6h SOP buffer length not greater than offset 7h-Fh Reserved	RX Host Error Code – This field is set to indicate CPDMA detected RX DMA related host errors. The host should read this field after a HOST_ERR_INT to determine the error. Host error Interrupts require hardware reset in order to recover.
11	Reserved	0	Read as zero
10-8	RX_ERR_CH	0-7h	RX Host Error Channel – This field indicates which RX channel the host error occurred on. This field is cleared to zero on a host read. The host error occurred on RX channel 0 to RX channel 7
7-0	Reserved	0	Read as zero

**9.4.1.49 CPDMA\_REGS Receive Buffer Offset Register (RX\_BUFFER\_OFFSET) (0x128)**
**Figure 9-64. CPDMA\_REGS Receive Buffer Offset Register (RX\_BUFFER\_OFFSET)**

31	16	15	0
Reserved		RX_BUFFER_OFFSET	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-76. CPDMA\_REGS Receive Buffer Offset Register (RX\_BUFFER\_OFFSET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero
15-0	RX_BUFFER_OFFSET		Receive Buffer Offset Value. The RX_BUFFER_OFFSET will be written by the port into each frame SOP buffer descriptor BUFFER_OFFSET field. The frame data will begin after the RX_BUFFER_OFFSET value of bytes. A value of 0 indicates that there are no unused bytes at the beginning of the data and that valid data begins on the first byte of the buffer. A value of Fh (decimal 15) indicates that the first 15 bytes of the buffer are to be ignored by the port and that valid buffer data starts on byte 16 of the buffer. This value is used for all channels.

**9.4.1.50 CPDMA\_REGS Emulation Control Register (EMCONTROL) (0x12C)**
**Figure 9-65. CPDMA\_REGS Emulation Control Register (EMCONTROL)**

31	2	1	0
Reserved			SOFT
R-0			FREE
			R/W-0 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-77. CPDMA\_REGS Emulation Control Register (EMCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read as zero
1	SOFT	0-1	Emulation Soft Bit
0	FREE	0-1	Emulation Free Bit

**9.4.1.51 CPDMA\_REGS Transmit Priority Rate Registers (TX\_PRI0\_RATE-TX\_PRI7\_RATE) (0x130 - 0x14C)**
**Figure 9-66. CPDMA\_REGS Transmit Priority Rate Registers**

31	30	29	16	15	14	13	0
Rsvd		PRI(0..7)_IDLE_CNT			Rsvd		PRI(0..7)_SEND_CNT
R-0		R/W-0			R-0		R/W-0


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-78. CPDMA\_REGS Transmit Priority Rate Registers Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read as zero
29-16	PRI(0..7)_IDLE_CNT	0-3FFFh	Priority (7:0) idle count
15-14	Reserved	0	Read as zero
13-0	PRI(0..7)_SEND_CNT	0-3FFFh	Priority (7:0) send count

9.4.1.52 CPDMA\_INT TX Interrupt Status (raw value) Register (TX\_INTSTAT\_RAW) (0x180)

Figure 9-67. CPDMA\_INT TX Interrupt Status (raw value) Register (TX\_INTSTAT\_RAW)




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9-79. CPDMA\_INT TX Interrupt Status (raw value) Register (TX\_INTSTAT\_RAW) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero
7	TX7_PEND	0-1	TX7_PEND raw interrupt read (before mask)
6	TX6_PEND	0-1	TX6_PEND raw interrupt read (before mask)
5	TX5_PEND	0-1	TX5_PEND raw interrupt read (before mask)
4	TX4_PEND	0-1	TX4_PEND raw interrupt read (before mask)
3	TX3_PEND	0-1	TX3_PEND raw interrupt read (before mask)
2	TX2_PEND	0-1	TX2_PEND raw interrupt read (before mask)
1	TX1_PEND	0-1	TX1_PEND raw interrupt read (before mask)
0	TX0_PEND	0-1	TX0_PEND raw interrupt read (before mask)

9.4.1.53 CPDMA\_INT TX Interrupt Status (masked value) Register (TX\_INTSTAT\_MASKED) (0x184)


Figure 9-68. CPDMA\_INT TX Interrupt Status (masked value) Register (TX\_INTSTAT\_MASKED)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9-80. CPDMA\_INT TX Interrupt Status (masked value) Register (TX\_INTSTAT\_MASKED) Field Descriptions


Bit	Field	Value	Description
31-8	Reserved	0	Read as zero
7	TX7_PEND	0-1	TX7_PEND masked interrupt read
6	TX6_PEND	0-1	TX6_PEND masked interrupt read
5	TX5_PEND	0-1	TX5_PEND masked interrupt read
4	TX4_PEND	0-1	TX4_PEND masked interrupt read
3	TX3_PEND	0-1	TX3_PEND masked interrupt read
2	TX2_PEND	0-1	TX2_PEND masked interrupt read
1	TX1_PEND	0-1	TX1_PEND masked interrupt read
0	TX0_PEND	0-1	TX0_PEND masked interrupt read

**9.4.1.54 CPDMA\_INT TX Interrupt Mask Set Register (TX\_INTMASK\_SET) (0x188)**
**Figure 9-69. CPDMA\_INT TX Interrupt Mask Set Register (TX\_INTMASK\_SET)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-81. CPDMA\_INT TX Interrupt Mask Set Register (TX\_INTMASK\_SET) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero
7	TX7_MASK	0-1	TX Channel 7 Mask. Write one to enable interrupt.
6	TX6_MASK	0-1	TX Channel 6 Mask. Write one to enable interrupt.
5	TX5_MASK	0-1	TX Channel 5 Mask. Write one to enable interrupt.
4	TX4_MASK	0-1	TX Channel 4 Mask. Write one to enable interrupt.
3	TX3_MASK	0-1	TX Channel 3 Mask. Write one to enable interrupt.
2	TX2_MASK	0-1	TX Channel 2 Mask. Write one to enable interrupt.
1	TX1_MASK	0-1	TX Channel 1 Mask. Write one to enable interrupt.
0	TX0_MASK	0-1	TX Channel 0 Mask. Write one to enable interrupt.

**9.4.1.55 CPDMA\_INT TX Interrupt Mask Clear Register (TX\_INTMASK\_CLEAR) (0x18C)**
**Figure 9-70. CPDMA\_INT TX Interrupt Mask Clear Register (TX\_INTMASK\_CLEAR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-82. CPDMA\_INT TX Interrupt Mask Clear Register (TX\_INTMASK\_CLEAR) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero
7	TX7_MASK	0-1	TX Channel 7 Mask. Write one to disable interrupt.
6	TX6_MASK	0-1	TX Channel 6 Mask. Write one to disable interrupt.
5	TX5_MASK	0-1	TX Channel 5 Mask. Write one to disable interrupt.
4	TX4_MASK	0-1	TX Channel 4 Mask. Write one to disable interrupt.
3	TX3_MASK	0-1	TX Channel 3 Mask. Write one to disable interrupt.
2	TX2_MASK	0-1	TX Channel 2 Mask. Write one to disable interrupt.
1	TX1_MASK	0-1	TX Channel 1 Mask. Write one to disable interrupt.
0	TX0_MASK	0-1	TX Channel 0 Mask. Write one to disable interrupt.

**9.4.1.56 CPDMA\_INT Input Vector (CPDMA\_IN\_VECTOR) (0x190)**

**Figure 9-71. CPDMA\_INT Input Vector (CPDMA\_IN\_VECTOR)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-83. CPDMA\_INT Input Vector (CPDMA\_IN\_VECTOR) Field Descriptions**

Bit	Field	Value	Description
31-0	DMA_IN_VECTOR	0-FFFF FFFFh	DMA Input Vector. The value of DMA_IN_VECTOR is reset to zero, but will change to the <b>IN_VECTOR</b> bus value one clock after reset is deasserted. Thereafter, this value will change to a new <b>IN_VECTOR</b> value one clock after the <b>IN_VECTOR</b> value changes.

**9.4.1.57 CPDMA\_INT End Of Interrupt Vector (CPDMA\_EOI\_VECTOR) (0x194)**

**Figure 9-72. CPDMA\_INT End Of Interrupt Vector (CPDMA\_EOI\_VECTOR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-84. CPDMA\_INT End Of Interrupt Vector (CPDMA\_EOI\_VECTOR) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read as zero.
4-0	DMA_EOI_VECTOR	0-1Fh	DMA End of Interrupt Vector. The <b>EOI_VECTOR(4:0)</b> pins reflect the value written to this location one <b>CLK</b> cycle after a write to this location. The <b>EOI_WR</b> signal is asserted for a single clock cycle after a latency of two <b>CLK</b> cycles when a write is performed to this location.

**9.4.1.58 CPDMA\_INT RX Interrupt Status (raw value) Register (RX\_INTSTAT\_RAW) (0x1A0)**
**Figure 9-73. CPDMA\_INT RX Interrupt Status (raw value) Register (RX\_INTSTAT\_RAW)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
RX7_THRESH_PEND	RX6_THRESH_PEND	RX5_THRESH_PEND	RX4_THRESH_PEND	RX3_THRESH_PEND	RX2_THRESH_PEND	RX1_THRESH_PEND	RX0_THRESH_PEND
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7	6	5	4	3	2	1	0
RX7_PEND	RX6_PEND	RX5_PEND	RX4_PEND	RX3_PEND	RX2_PEND	RX1_PEND	RX0_PEND
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-85. CPDMA\_INT RX Interrupt Status (raw value) Register (RX\_INTSTAT\_RAW) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15	RX7_THRESH_PEND	0-1	<b>RX7_THRESH_PEND</b> raw interrupt read (before mask).
14	RX6_THRESH_PEND	0-1	<b>RX6_THRESH_PEND</b> raw interrupt read (before mask).
13	RX5_THRESH_PEND	0-1	<b>RX5_THRESH_PEND</b> raw interrupt read (before mask).
12	RX4_THRESH_PEND	0-1	<b>RX4_THRESH_PEND</b> raw interrupt read (before mask).
11	RX3_THRESH_PEND	0-1	<b>RX3_THRESH_PEND</b> raw interrupt read (before mask).
10	RX2_THRESH_PEND	0-1	<b>RX2_THRESH_PEND</b> raw interrupt read (before mask).
9	RX1_THRESH_PEND	0-1	<b>RX1_THRESH_PEND</b> raw interrupt read (before mask).
8	RX0_THRESH_PEND	0-1	<b>RX0_THRESH_PEND</b> raw interrupt read (before mask).
7	RX7_PEND	0-1	<b>RX7_PEND</b> raw interrupt read (before mask).
6	RX6_PEND	0-1	<b>RX6_PEND</b> raw interrupt read (before mask).
5	RX5_PEND	0-1	<b>RX5_PEND</b> raw interrupt read (before mask).
4	RX4_PEND	0-1	<b>RX4_PEND</b> raw interrupt read (before mask).
3	RX3_PEND	0-1	<b>RX3_PEND</b> raw interrupt read (before mask).
2	RX2_PEND	0-1	<b>RX2_PEND</b> raw interrupt read (before mask).
1	RX1_PEND	0-1	<b>RX1_PEND</b> raw interrupt read (before mask).
0	RX0_PEND	0-1	<b>RX0_PEND</b> raw interrupt read (before mask).



**9.4.1.59 CPDMA\_INT RX Interrupt Status (masked value) Register (RX\_INTSTAT\_MASKED) (0x1A4)**
**Figure 9-74. CPDMA\_INT RX Interrupt Status (masked value) Register (RX\_INTSTAT\_MASKED)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
RX7_THRESH_PEND	RX6_THRESH_PEND	RX5_THRESH_PEND	RX4_THRESH_PEND	RX3_THRESH_PEND	RX2_THRESH_PEND	RX1_THRESH_PEND	RX0_THRESH_PEND
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7	6	5	4	3	2	1	0
RX7_PEND	RX6_PEND	RX5_PEND	RX4_PEND	RX3_PEND	RX2_PEND	RX1_PEND	RX0_PEND
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-86. CPDMA\_INT RX Interrupt Status (masked value) Register (RX\_INTSTAT\_MASKED) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15	RX7_THRESH_PEND	0-1	<b>RX7_THRESH_PEND</b> masked interrupt read.
14	RX6_THRESH_PEND	0-1	<b>RX6_THRESH_PEND</b> masked interrupt read.
13	RX5_THRESH_PEND	0-1	<b>RX5_THRESH_PEND</b> masked interrupt read.
12	RX4_THRESH_PEND	0-1	<b>RX4_THRESH_PEND</b> masked interrupt read.
11	RX3_THRESH_PEND	0-1	<b>RX3_THRESH_PEND</b> masked interrupt read.
10	RX2_THRESH_PEND	0-1	<b>RX2_THRESH_PEND</b> masked interrupt read.
9	RX1_THRESH_PEND	0-1	<b>RX1_THRESH_PEND</b> masked interrupt read.
8	RX0_THRESH_PEND	0-1	<b>RX0_THRESH_PEND</b> masked interrupt read.
7	RX7_PEND	0-1	<b>RX7_PEND</b> masked interrupt read.
6	RX6_PEND	0-1	<b>RX6_PEND</b> masked interrupt read.
5	RX5_PEND	0-1	<b>RX5_PEND</b> masked interrupt read.
4	RX4_PEND	0-1	<b>RX4_PEND</b> masked interrupt read.
3	RX3_PEND	0-1	<b>RX3_PEND</b> masked interrupt read.
2	RX2_PEND	0-1	<b>RX2_PEND</b> masked interrupt read.
1	RX1_PEND	0-1	<b>RX1_PEND</b> masked interrupt read.
0	RX0_PEND	0-1	<b>RX0_PEND</b> masked interrupt read.

### 9.4.1.60 CPDMA\_INT RX Interrupt Mask Set Register (RX\_INTMASK\_SET) (0x1A8)

**Figure 9-75. CPDMA\_INT RX Interrupt Mask Set Register (RX\_INTMASK\_SET)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
RX7_THRESH_PEND_MASK	RX6_THRESH_PEND_MASK	RX5_THRESH_PEND_MASK	RX4_THRESH_PEND_MASK	RX3_THRESH_PEND_MASK	RX2_THRESH_PEND_MASK	RX1_THRESH_PEND_MASK	RX0_THRESH_PEND_MASK
R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0
7	6	5	4	3	2	1	0
RX7_PEND_MASK	RX6_PEND_MASK	RX5_PEND_MASK	RX4_PEND_MASK	RX3_PEND_MASK	RX2_PEND_MASK	RX1_PEND_MASK	RX0_PEND_MASK
R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0	R/WS-0

LEGEND: R/W = Read/Write; WS = Write/Set; R = Read only; -n = value after reset

**Table 9-87. CPDMA\_INT RX Interrupt Mask Set Register (RX\_INTMASK\_SET) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15	RX7_THRESH_PEND_MASK	0-1	RX Channel 7 Threshold Pending Interrupt Mask. Write one to enable interrupt.
14	RX6_THRESH_PEND_MASK	0-1	RX Channel 6 Threshold Pending Interrupt Mask. Write one to enable interrupt.
13	RX5_THRESH_PEND_MASK	0-1	RX Channel 5 Threshold Pending Interrupt Mask. Write one to enable interrupt.
12	RX4_THRESH_PEND_MASK	0-1	RX Channel 4 Threshold Pending Interrupt Mask. Write one to enable interrupt.
11	RX3_THRESH_PEND_MASK	0-1	RX Channel 3 Threshold Pending Interrupt Mask. Write one to enable interrupt.
10	RX2_THRESH_PEND_MASK	0-1	RX Channel 2 Threshold Pending Interrupt Mask. Write one to enable interrupt.
9	RX1_THRESH_PEND_MASK	0-1	RX Channel 1 Threshold Pending Interrupt Mask. Write one to enable interrupt.
8	RX0_THRESH_PEND_MASK	0-1	RX Channel 0 Threshold Pending Interrupt Mask. Write one to enable interrupt.
7	RX7_PEND_MASK	0-1	RX Channel 7 Pending Interrupt Mask. Write one to enable interrupt.
6	RX6_PEND_MASK	0-1	RX Channel 6 Pending Interrupt Mask. Write one to enable interrupt.
5	RX5_PEND_MASK	0-1	RX Channel 5 Pending Interrupt Mask. Write one to enable interrupt.
4	RX4_PEND_MASK	0-1	RX Channel 4 Pending Interrupt Mask. Write one to enable interrupt.
3	RX3_PEND_MASK	0-1	RX Channel 3 Pending Interrupt Mask. Write one to enable interrupt.
2	RX2_PEND_MASK	0-1	RX Channel 2 Pending Interrupt Mask. Write one to enable interrupt.
1	RX1_PEND_MASK	0-1	RX Channel 1 Pending Interrupt Mask. Write one to enable interrupt.
0	RX0_PEND_MASK	0-1	RX Channel 0 Pending Interrupt Mask. Write one to enable interrupt.

### 9.4.1.61 CPDMA\_INT RX Interrupt Mask Clear Register (RX\_INTMASK\_CLEAR) (0x1AC)


**Figure 9-76. CPDMA\_INT RX Interrupt Mask Clear Register (RX\_INTMASK\_CLEAR)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
RX7_THRESH_PEND_MASK	RX6_THRESH_PEND_MASK	RX5_THRESH_PEND_MASK	RX4_THRESH_PEND_MASK	RX3_THRESH_PEND_MASK	RX2_THRESH_PEND_MASK	RX1_THRESH_PEND_MASK	RX0_THRESH_PEND_MASK
R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0
7	6	5	4	3	2	1	0
RX7_PEND_MASK	RX6_PEND_MASK	RX5_PEND_MASK	RX4_PEND_MASK	RX3_PEND_MASK	RX2_PEND_MASK	RX1_PEND_MASK	RX0_PEND_MASK
R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0	R/WC-0

LEGEND: R/W = Read/Write; WC = Write/Clear; R = Read only; -n = value after reset

**Table 9-88. CPDMA\_INT RX Interrupt Mask Clear Register (RX\_INTMASK\_CLEAR) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15	RX7_THRESH_PEND_MASK	0-1	RX Channel 7 Threshold Pending Interrupt Mask. Write one to disable interrupt.
14	RX6_THRESH_PEND_MASK	0-1	RX Channel 6 Threshold Pending Interrupt Mask. Write one to disable interrupt.
13	RX5_THRESH_PEND_MASK	0-1	RX Channel 5 Threshold Pending Interrupt Mask. Write one to disable interrupt.
12	RX4_THRESH_PEND_MASK	0-1	RX Channel 4 Threshold Pending Interrupt Mask. Write one to disable interrupt.
11	RX3_THRESH_PEND_MASK	0-1	RX Channel 3 Threshold Pending Interrupt Mask. Write one to disable interrupt.
10	RX2_THRESH_PEND_MASK	0-1	RX Channel 2 Threshold Pending Interrupt Mask. Write one to disable interrupt.
9	RX1_THRESH_PEND_MASK	0-1	RX Channel 1 Threshold Pending Interrupt Mask. Write one to disable interrupt.
8	RX0_THRESH_PEND_MASK	0-1	RX Channel 0 Threshold Pending Interrupt Mask. Write one to disable interrupt.
7	RX7_PEND_MASK	0-1	RX Channel 7 Pending Interrupt Mask. Write one to disable interrupt.
6	RX6_PEND_MASK	0-1	RX Channel 6 Pending Interrupt Mask. Write one to disable interrupt.
5	RX5_PEND_MASK	0-1	RX Channel 5 Pending Interrupt Mask. Write one to disable interrupt.
4	RX4_PEND_MASK	0-1	RX Channel 4 Pending Interrupt Mask. Write one to disable interrupt.
3	RX3_PEND_MASK	0-1	RX Channel 3 Pending Interrupt Mask. Write one to disable interrupt.
2	RX2_PEND_MASK	0-1	RX Channel 2 Pending Interrupt Mask. Write one to disable interrupt.
1	RX1_PEND_MASK	0-1	RX Channel 1 Pending Interrupt Mask. Write one to disable interrupt.
0	RX0_PEND_MASK	0-1	RX Channel 0 Pending Interrupt Mask. Write one to disable interrupt.

**9.4.1.62 CPDMA\_INT DMA Interrupt Status (raw value) Register (DMA\_INTSTAT\_RAW) (0x1B0)**
**Figure 9-77. CPDMA\_INT DMA Interrupt Status (raw value) Register (DMA\_INTSTAT\_RAW)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-89. CPDMA\_INT DMA Interrupt Status (raw value) Register (DMA\_INTSTAT\_RAW) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read as zero.
1	HOST_PEND	0-1	Host Pending Interrupt. Raw interrupt read (before mask).
0	STAT_PEND	0-1	Statistics Pending Interrupt. Raw interrupt read (before mask).

**9.4.1.63 CPDMA\_INT DMA Interrupt Status (masked value) Register (DMA\_INTSTAT\_MASKED) (0x1B4)**
**Figure 9-78. CPDMA\_INT DMA Interrupt Status (masked value) Register (DMA\_INTSTAT\_MASKED)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-90. CPDMA\_INT DMA Interrupt Status (masked value) Register (DMA\_INTSTAT\_MASKED) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read as zero.
1	HOST_PEND	0-1	Host Pending Interrupt. Masked interrupt read.
0	STAT_PEND	0-1	Statistics Pending Interrupt. Masked interrupt read.

### 9.4.1.64 CPDMA\_INT DMA Interrupt Mask Set Register (DMA\_INTMASK\_SET) (0x1B8)

**Figure 9-79. CPDMA\_INT DMA Interrupt Mask Set Register (DMA\_INTMASK\_SET)**




LEGEND: R/W = Read/Write; WS = Write/Set; R = Read only; -n = value after reset

**Table 9-91. CPDMA\_INT DMA Interrupt Mask Set Register (DMA\_INTMASK\_SET) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read as zero.
1	HOST_ERR_INT_MASK	0-1	Host Error Interrupt Mask. Write one to enable interrupt.
0	STAT_INT_MASK	0-1	Statistics Interrupt Mask. Write one to enable interrupt.

### 9.4.1.65 CPDMA\_INT DMA Interrupt Mask Clear Register (DMA\_INTMASK\_CLEAR) (0x1BC)

**Figure 9-80. CPDMA\_INT DMA Interrupt Mask Clear Register (DMA\_INTMASK\_CLEAR)**



LEGEND: R/W = Read/Write; WS = Write/Set; R = Read only; -n = value after reset

**Table 9-92. CPDMA\_INT DMA Interrupt Mask Clear Register (DMA\_INTMASK\_CLEAR) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Read as zero.
1	HOST_ERR_INT_MASK	0-1	Host Error Interrupt Mask - Write one to disable interrupt.
0	STAT_INT_MASK	0-1	Statistics Interrupt Mask - Write one to disable interrupt.

**9.4.1.66 CPDMA\_INT RX Channel Threshold Pending Registers (RX0\_PENDTHRESH-RX7\_PENDTHRESH) (0x1C0-0x1DC)**
**Figure 9-81. CPDMA\_INT RX Channel Threshold Pending Channel Registers**

31	Reserved	8 7	0
	R-0		RX(0..7)_PENDTHRESH R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-93. CPDMA\_INT RX Channel Threshold Pending Channel Registers Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	RX(0..7)_PENDTHRESH	0-FFh	RX Flow Threshold. This field contains the threshold value for issuing receive threshold pending interrupts (when enabled).

**9.4.1.67 CPDMA\_INT RX Channel Free Buffer Count Registers (RX0\_FREEBUFFER-RX7\_FREEBUFFER) (0x1E0-0x1FC)**
**Figure 9-82. CPDMA\_INT RX Channel Free Buffer Count Registers**

31	Reserved	16 15	0
	R-0		RX(0..7)_FREEBUF WI-0

LEGEND: R/W = Read/Write; WI = Write to increment field; R = Read only; -n = value after reset

**Table 9-94. CPDMA\_INT RX Channel Free Buffer Count Registers Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Read as zero.
15-0	RX(0..7)_FREEBUF	0-FFFFh	RX Free Buffer Count. This field contains the count of free buffers available. The RX_PENDTHRESH value is compared with this field to determine if the receive threshold pending interrupt should be asserted (if enabled). This is a write to increment field. This field rolls over to zero on overflow. If receive threshold pending interrupts are used, the host must initialize this field to the number of available buffers (one register per channel). The port decrements (by the number of buffers in the received frame) the associated channel register for each received frame. This is a write to increment field. The host must write this field with the number of buffers that have been freed due to host processing.

**9.4.1.68 CPDMA\_STATERAM TX Channel Head Descriptor Pointers (TX0\_HDP-TX7\_HDP) (0x200-0x21C)**
**Figure 9-83. CPDMA\_STATERAM TX Channel Head Descriptor Pointers**

31	TX(0..7)_HDP	0
	R/W-X	


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 9-95. CPDMA\_STATERAM TX Channel Head Descriptor Pointers Field Descriptions**

Bit	Field	Value	Description
31-0	TX(0..7)_HDP	0-FFFF FFFFh	TX Channel (0..7) DMA Head Descriptor Pointer. Writing a TX DMA Buffer Descriptor address to a head pointer location initiates TX DMA operations in the queue for the selected channel. Writing to these locations when they are non-zero is an error (except at reset). Host software must initialize these locations to zero on reset.

### 9.4.1.69 CPDMA\_STATERAM RX Channel Head Descriptor Pointers (RX0\_HDP-RX7\_HDP) (0x220-0x23C)

**Figure 9-84. CPDMA\_STATERAM RX Channel Head Descriptor Pointers**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 9-96. CPDMA\_STATERAM RX Channel Head Descriptor Pointers Field Descriptions**

Bit	Field	Value	Description
31-0	RX(0..7)_HDP	0-FFFF FFFFh	RX DMA Head Descriptor Pointer. Writing an RX DMA Buffer Descriptor address to this location allows RX DMA operations in the selected channel when a channel frame is received. Writing to these locations when they are non-zero is an error (except at reset). Host software must initialize these locations to zero on reset.

### 9.4.1.70 CPDMA\_STATERAM TX Channel Completion Pointer Registers (TX0\_CP-TX7\_CP) (0x240-0x25C)

**Figure 9-85. CPDMA\_STATERAM TX Channel Completion Pointer Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown


**Table 9-97. CPDMA\_STATERAM TX Channel Completion Pointer Registers Field Descriptions**

Bit	Field	Value	Description
31-0	TX(0..7)_CP	0-FFFF FFFFh	TX Completion Pointer Register. This register is written by the host with the buffer descriptor address for the last buffer processed by the host during interrupt processing. The port uses the value written to determine if the interrupt should be deasserted.

### 9.4.1.71 CPDMA\_STATERAM RX Channel Completion Pointer Registers (RX0\_CP-RX7\_CP) (0x260-0x27C)

The value read is the completion pointer (interrupt acknowledge) value that was written by the CPDMA DMA controller (port). The value written to this register by the host is compared with the value that the port wrote to determine if the interrupt should remain asserted. The value written is not actually stored in the location. The interrupt is deasserted if the two values are equal.

**Figure 9-86. CPDMA\_STATERAM RX Channel Completion Pointer Registers**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 9-98. CPDMA\_STATERAM RX Channel Completion Pointer Registers Field Descriptions**

Bit	Field	Value	Description
31-0	RX(0..7)_CP	0-FFFF FFFFh	RX Completion Pointer Register. This register is written by the host with the buffer descriptor address for the last buffer processed by the host during interrupt processing. The port uses the value written to determine if the interrupt should be deasserted.

### 9.4.1.72 RX (only) Statistics Descriptions (0x400-0x430)

The EMAC has a set of statistics that record events associated with frame traffic. The statistics values are cleared to zero 38 clocks after the rising edge of reset. When the GMII\_EN bit in the MAC control register is set, all statistics registers (see [Figure 9-87](#)) are write-to-decrement. The value written is subtracted from the register value with the result stored in the register. If a value greater than the statistics value is written, then zero is written to the register (writing FFFF FFFFh clears a statistics location). When the GMII\_EN bit is cleared, all statistics registers are read/write (normal write direct, so writing 0000 0000h clears a statistics location). All write accesses must be 32-bit accesses.

The statistics interrupt is issued, if enabled, when any statistics value is greater than or equal to 8000 0000h. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. The statistics are mapped into internal memory space and are 32-bits wide. All statistics rollover from FFFF FFFFh to 0000 0000h.

**Figure 9-87. Statistics Register**

31	COUNT	0
R/WD-0		

LEGEND: R/W = Read/Write; WD = Write to decrement; -n = value after reset

#### 9.4.1.72.1 Good RX Frames (0x400)

The total number of good frames received on the port. A good frame is defined to be:

- any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had no CRC error, alignment error or code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

#### 9.4.1.72.2 Broadcast RX Frames (0x404)

The total number of good broadcast frames received on the port. A good broadcast frame is defined to be:

- any data or MAC control frame which was destined for address FFFF FFFF FFFFh only, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had no CRC error, alignment error or code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

#### 9.4.1.72.3 Multicast RX Frames (0x408)

The total number of good multicast frames received on the port. A good multicast frame is defined to be:

- any data or MAC control frame which was destined for any multicast address other than FFFF FFFF FFFFh, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had no CRC error, alignment error or code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.



#### 9.4.1.72.4 **Pause RX Frames (0x40C)**

The total number of IEEE 802.3X pause frames received by the port (whether acted upon or not). Such a frame:

- contained any unicast, broadcast, or multicast address, and
- contained the length/type field value 88.08 (hex) and the opcode 0001h, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had no CRC error, alignment error or code error, and
- pause-frames had been enabled on the port (tx\_flow\_en = 1).

The port could have been in either half or full-duplex mode.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic

#### 9.4.1.72.5 **RX CRC Errors (0x410)**

The total number of frames received on the port that experienced a CRC error. Such a frame:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had no code/align error, and
- had a CRC error.

Overruns have no effect upon this statistic.

A CRC error is defined to be:

- a frame containing an even number of nibbles, and
- fails the Frame Check Sequence test.

#### 9.4.1.72.6 **RX Align/Code Errors (0x414)**

The total number of frames received on the port that experienced an alignment error or code error. Such a frame:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had either an alignment error or a code error.

Over-runs have no effect upon this statistic.

An alignment error is defined to be:

- a frame containing an odd number of nibbles, and
- also fails the Frame Check Sequence test if the final nibble is ignored.

A code error is defined to be:

- a frame which has been discarded because the ports **MRXER** pin driven with a one for at least one bit-time's duration at any point during the frame's reception.

Note: RFC 1757 etherStatsCRCAAlignErrors Ref. 1.5 can be calculated by summing **RX Align/Code Errors** and **RX CRC errors**.

#### 9.4.1.72.7 Oversize RX Frames (0x418)

The total number of oversized frames received on the port. An oversized frame is defined to be:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was greater than RX\_MAXLEN in bytes, and
- had no CRC error, alignment error or code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

#### 9.4.1.72.8 RX Jabbers (0x41C)

The total number of jabber frames received on the port. A jabber frame is:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was greater than RX\_MAXLEN bytes long, and
- had a CRC error, an alignment error, or a code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

#### 9.4.1.72.9 Undersize (Short) RX Frames (0x420)

The total number of undersized frames received on the port. An undersized frame is defined to be:

- any data frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was less than 64 bytes long, and
- had no CRC error, alignment error or code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

#### 9.4.1.72.10 RX Fragments (0x424)

The total number of frame fragments received on the port. A frame fragment is defined to be:

- any data frame (address matching does not matter), and
- was less than 64 bytes long, and
- had a CRC error, an alignment error, or a code error, and
- was not the result of a collision caused by half duplex, collision based flow control.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

#### 9.4.1.72.11 RX Octets (0x430)

The total number of bytes in all good frames received on the port. A good frame is defined to be:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was of length 64 to RX\_MAXLEN bytes inclusive, and
- had no CRC error, alignment error or code error.

See the **RX Align/Code Errors** and **RX CRC errors** statistic descriptions for definitions of alignment, code and CRC errors. Overruns have no effect upon this statistic.

**9.4.1.72.12 RX Start of Frame Overruns (0x484)**

The total number of frames received on the port that had a CPDMA start of frame (SOF) overrun or were dropped due to FIFO resource limitations. SOF overrun frame is defined to be:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was any length (including <64 bytes and > RX\_MAXLEN bytes), and
- The CPDMA had a start of frame overrun or the packet was dropped due to FIFO resource limitations.

**9.4.1.72.13 RX Middle of Frame Overruns (0x488)**

The total number of frames received on the port that had a CPDMA middle of frame (MOF) overrun. MOF overrun frame is defined to be:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was any length (including <64 bytes and > RX\_MAXLEN bytes), and
- the CPDMA had a middle of frame overrun.

**9.4.1.72.14 RX DMA Overruns (0x48C)**

The total number of frames received on the port that had either a DMA start of frame (SOF) overrun or a DMA MOF overrun. An RX DMA overrun frame is defined to be:

- was any data or MAC control frame which matched a unicast, broadcast or multicast address, or matched due to promiscuous mode, and
- was any length (including <64 bytes and > RX\_MAXLEN bytes), and
- the CPGMAC\_SL was unable to receive it because it did not have the DMA buffer resources to receive it (zero head descriptor pointer at the start or during the middle of the frame reception).

CRC errors, alignment errors and code errors have no effect upon this statistic.


### 9.4.1.73 TX (only) Statistics Descriptions (0x434 -0x464)

The EMAC has a set of statistics that record events associated with frame traffic. The statistics values are cleared to zero 38 clocks after the rising edge of reset. When the GMII\_EN bit in the MAC control register is set, all statistics registers (see [Figure 9-88](#)) are write-to-decrement. The value written is subtracted from the register value with the result stored in the register. If a value greater than the statistics value is written, then zero is written to the register (writing FFFF FFFFh clears a statistics location). When the GMII\_EN bit is cleared, all statistics registers are read/write (normal write direct, so writing 0000 0000h clears a statistics location). All write accesses must be 32-bit accesses.

The statistics interrupt is issued, if enabled, when any statistics value is greater than or equal to 8000 0000h. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. The statistics are mapped into internal memory space and are 32-bits wide. All statistics rollover from FFFF FFFFh to 0000 0000h.

The maximum and minimum transmit frame size is software controllable.

**Figure 9-88. Statistics Register**



LEGEND: R/W = Read/Write; WD = Write to decrement; -n = value after reset

#### 9.4.1.73.1 Good TX Frames (0x434)

The total number of good frames transmitted on the port. A good frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- was any length, and
- had no late or excessive collisions, no carrier loss and no underrun.

#### 9.4.1.73.2 Broadcast TX Frames (0x438)

The total number of good broadcast frames transmitted on the port. A good broadcast frame is defined to be:

- any data or MAC control frame destined for address FFFF FFFF FFFFh only, and
- was of any length, and
- had no late or excessive collisions, no carrier loss and no underrun

#### 9.4.1.73.3 Multicast TX Frames (0x43C)

The total number of good multicast frames transmitted on the port. A good multicast frame is defined to be:

- any data or MAC control frame destined for any multicast address other than FFFF FFFF FFFFh, and
- was of any length, and
- had no late or excessive collisions, no carrier loss and no underrun.

#### 9.4.1.73.4 **Pause TX Frames (0x440)**

This statistic indicates the number of IEEE 802.3X pause frames transmitted by the port.

Pause frames cannot underrun or contain a CRC error because they are created in the transmitting MAC, so these error conditions have no effect upon the statistic. Pause frames sent by software will not be included in this count.

Since pause frames are only transmitted in full duplex carrier loss and collisions have no effect upon this statistic.

Transmitted pause frames are always 64 byte multicast frames so will appear in the **TX Multicast Frames** and **64octect Frames** statistics.

#### 9.4.1.73.5 **Deferred TX Frames (0x444)**

The total number of frames transmitted on the port that first experienced deferment. Such a frame:

- was any data or MAC control frame destined for any unicast, broadcast or multicast address, and
- was any size, and
- had no carrier loss and no underrun, and
- experienced no collisions before being successfully transmitted, and
- found the medium busy when transmission was first attempted, so had to wait.

CRC errors have no effect upon this statistic

See RFC1623 Ref. 2.6 dot3StatsDeferredTransmissions.

#### 9.4.1.73.6 **Collisions (0x448)**

This statistic records the total number of times that the port experienced a collision. Collisions occur under two circumstances.

- When a transmit data or MAC control frame...
  - was destined for any unicast, broadcast or multicast address, and
  - was any size, and
  - had no carrier loss and no underrun, and
  - experienced a collision. A jam sequence is sent for every non-late collision, so this statistic will increment on each occasion if a frame experiences multiple collisions (and increments on late collisions).

CRC errors have no effect upon this statistic.

- When the port is in half-duplex mode, flow control is active, and a frame reception begins.

#### 9.4.1.73.7 **Single Collision TX Frames (0x44C)**

The total number of frames transmitted on the port that experienced exactly one collision. Such a frame:

- was any data or MAC control frame destined for any unicast, broadcast or multicast address, and
- was any size, and
- had no carrier loss and no underrun, and
- experienced one collision before successful transmission. The collision was not late.

CRC errors have no effect upon this statistic.

#### 9.4.1.73.8 Multiple Collision TX Frames (0x450)

The total number of frames transmitted on the port that experienced multiple collisions. Such a frame:

- was any data or MAC control frame destined for any unicast, broadcast or multicast address, and
- was any size, and
- had no carrier loss and no underrun, and
- experienced 2 to 15 collisions before being successfully transmitted. None of the collisions were late.

CRC errors have no effect upon this statistic.

#### 9.4.1.73.9 Excessive Collisions (0x454)

The total number of frames for which transmission was abandoned due to excessive collisions. Such a frame:

- was any data or MAC control frame destined for any unicast, broadcast or multicast address, and
- was any size, and
- had no carrier loss and no underrun, and
- experienced 16 collisions before abandoning all attempts at transmitting the frame. None of the collisions were late.

CRC errors have no effect upon this statistic.

#### 9.4.1.73.10 Late Collisions (0x458)

The total number of frames on the port for which transmission was abandoned because they experienced a late collision. Such a frame:

- was any data or MAC control frame destined for any unicast, broadcast or multicast address, and
- was any size, and
- experienced a collision later than 512 bit-times into the transmission. There may have been up to 15 previous (non-late) collisions which had previously required the transmission to be re-attempted. The **Late Collisions** statistic dominates over the **single**, **multiple**, and **excessive Collisions** statistics - if a late collision occurs the frame will not be counted in any of these other three statistics.

CRC errors, carrier loss, and underrun have no effect upon this statistic.

#### 9.4.1.73.11 TX Underrun (0x45C)

There should be no transmitted frames that experience underrun.

#### 9.4.1.73.12 Carrier Sense Errors (0x460)

The total number of frames on the port that experienced carrier loss. Such a frame:

- was any data or MAC control frame destined for any unicast, broadcast or multicast address, and
- was any size, and
- the carrier sense condition was lost or never asserted when transmitting the frame (the frame is not retransmitted). This is a transmit only statistic. Carrier Sense is a don't care for received frames. Transmit frames with carrier sense errors are sent until completion and are not aborted.
- CRC errors and underrun have no effect upon this statistic.

#### 9.4.1.73.13 TX Octets (0x464)

The total number of bytes in all good frames transmitted on the port. A good frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- was any size, and
- had no late or excessive collisions, no carrier loss and no underrun.

**9.4.1.74 RX and TX (shared) Statistics Descriptions (0x468-0x480)**

The EMAC has a set of statistics that record events associated with frame traffic. The statistics values are cleared to zero, 38 clocks after the rising edge of reset. When the GMII\_EN bit in the MAC control register is set, all statistics registers (see [Figure 9-89](#)) are write-to-decrement. The value written is subtracted from the register value with the result stored in the register. If a value greater than the statistics value is written, then zero is written to the register (writing FFFF FFFFh clears a statistics location). When the GMII\_EN bit is cleared, all statistics registers are read/write (normal write direct, so writing 0000 0000h clears a statistics location). All write accesses must be 32-bit accesses.

The statistics interrupt is issued, if enabled, when any statistics value is greater than or equal to 8000 0000h. The statistics interrupt is removed by writing to decrement any statistics value greater than 8000 0000h. The statistics are mapped into internal memory space and are 32-bits wide. All statistics rollover from FFFF FFFFh to 0000 0000h.

**Figure 9-89. Statistics Register**

31	0
COUNT	
R/WD-0	

LEGEND: R/W = Read/Write; WD = Write to decrement; -n = value after reset

**9.4.1.74.1 RX + TX 64 Octet Frames (0x468)**

The total number of 64-byte frames received and transmitted on the port. Such a frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- did not experience late collisions, excessive collisions, or carrier sense error, and
- was exactly 64 bytes long. (If the frame was being transmitted and experienced carrier loss that resulted in a frame of this size being transmitted, then the frame will be recorded in this statistic).

CRC errors, code/align errors and overruns do not affect the recording of frames in this statistic.

**9.4.1.74.2 RX + TX 65-127 Octet Frames (0x46C)**

The total number of frames of size 65 to 127 bytes received and transmitted on the port. Such a frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- did not experience late collisions, excessive collisions, or carrier sense error, and
- was 65 to 127 bytes long.

CRC errors, code/align errors, underruns and overruns do not affect the recording of frames in this statistic.

**9.4.1.74.3 RX + TX 128-255 Octet Frames (0x470)**

The total number of frames of size 128 to 255 bytes received and transmitted on the port. Such a frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- did not experience late collisions, excessive collisions, or carrier sense error, and
- was 128 to 255 bytes long.

CRC errors, code/align errors, underruns and overruns do not affect the recording of frames in this statistic.

For RX reference only, see RFC1757 Ref. 1.13 etherStatsPkts128to255Octets.

**9.4.1.74.4 RX + TX 256-511 Octet Frames (0x474)**

The total number of frames of size 256 to 511 bytes received and transmitted on the port. Such a frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- did not experience late collisions, excessive collisions, or carrier sense error, and
- was 256 to 511 bytes long.

CRC errors, code/align errors, underruns and overruns do not affect the recording of frames in this statistic.

**9.4.1.74.5 RX + TX 512-1023 Octet Frames (0x478)**

The total number of frames of size 512 to 1023 bytes received and transmitted on the port. Such a frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- did not experience late collisions, excessive collisions, or carrier sense error, and
- was 512 to 1023 bytes long.

CRC errors, code/align errors and overruns do not affect the recording of frames in this statistic.

**9.4.1.74.6 RX + TX 1024\_Up Octet Frames (0x47C)**

The total number of frames of size 1024 to RX\_MAXLEN bytes for receive or 1024 up for transmit on the port. Such a frame is defined to be:

- any data or MAC control frame which was destined for any unicast, broadcast or multicast address, and
- did not experience late collisions, excessive collisions, or carrier sense error, and
- was 1024 to RX\_MAXLEN bytes long on receive, or any size on transmit.

CRC errors, code/align errors, underruns and overruns do not affect the recording of frames in this statistic.

**9.4.1.74.7 Network Octet Frames (0x480)**

The total number of bytes of frame data received and transmitted on the EMAC. Each frame counted has all of the following:

- Was any data or MAC control frame destined for any unicast, broadcast, or multicast address (address match does not matter)
- Was of any size (including less than 64-byte and greater than RX\_MAXLEN-byte frames)

Also counted in this statistic is:

- Every byte transmitted before a carrier-loss was experienced
- Every byte transmitted before each collision was experienced (multiple retries are counted each time)
- Every byte received if the EMAC is in half-duplex mode until a jam sequence was transmitted to initiate flow control. (The jam sequence is not counted to prevent double-counting).

Error conditions such as alignment errors, CRC errors, code errors, overruns, and underruns do not affect the recording of bytes in this statistic. The objective of this statistic is to give a reasonable indication of Ethernet utilization.



### 9.4.1.75 Identification and Version Register (CPTS\_IDVER) (0x500)

**Figure 9-90. Identification and Version Register (CPTS\_IDVER)**

31	16	15	11	10	8	7	0
TX_IDENT		RTL_VER		MAJ_VER		MINOR_VER	
R-4E8Ah		R-0		R-1		R-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-99. Identification and Version Register (CPTS\_IDVER) Field Descriptions**

Bit	Field	Value	Description
31-16	TX_IDENT	0-FFFFh	TX Identification Value
15-11	RTL_VER	0-1Fh	RTL Version Value
10-8	MAJ_VER	0-7h	Major Version Value
7-0	MINOR_VER	0-FFh	Minor Version Value

### 9.4.1.76 Time Sync Control Register (CPTS\_CONTROL) (0x504)

**Figure 9-91. Time Sync Control Register (CPTS\_CONTROL)**

31	Reserved				24
R-0					
23	Reserved				16
R-0					
15	12	11	10	9	8
Reserved		HW4_TS_PUSH_EN	HW3_TS_PUSH_EN	HW2_TS_PUSH_EN	HW1_TS_PUSH_EN
R-0		R/W-0	R/W-0	R/W-0	R/W-0
7	Reserved			2	1
Reserved				INT_TEST	0
R-0				R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-100. Time Sync Control Register (CPTS\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved
11	HW4_TS_PUSH_EN	0-1	Hardware push 4 enable
10	HW3_TS_PUSH_EN	0-1	Hardware push 3 enable
9	HW2_TS_PUSH_EN	0-1	Hardware push 2 enable
8	HW1_TS_PUSH_EN	0-1	Hardware push 1 enable
7-2	Reserved	0	Reserved
1	INT_TEST	0-1	Interrupt Test. When set, this bit allows the raw interrupt to be written to facilitate interrupt test.
0	CPTS_EN	0 1	Time Sync Enable. When disabled (cleared to 0), the RCLK domain is held in reset. Time Sync Disabled Time Sync Enabled

### 9.4.1.77 Reference Clock Select Register (CPTS\_RFTCLK\_SEL) (0x508)

**Figure 9-92. Reference Clock Select Register (CPTS\_RFTCLK\_SEL)**

31	Reserved	5 4	0
	R-0		RFTCLK_SEL R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-101. Reference Clock Select Register (CPTS\_RFTCLK\_SEL) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4-0	RFTCLK_SEL	0-1Fh	Reference Clock Select. This signal is used to control an external multiplexer that selects one of up to 32 clocks for time sync reference (RFTCLK). This RFTCLK_SEL value can be written only when the CPTS_EN bit is cleared to 0 in the TS_Control register.

#### 9.4.1.78 Time Stamp Event Push Register (CPTS\_TS\_PUSH) (0x50C)

**Figure 9-93. Time Stamp Event Push Register (CPTS\_TS\_PUSH)**

31	Reserved	1	0
	R-0		TS_PUSH W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-102. Time Stamp Event Push Register (CPTS\_TS\_PUSH) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TS_PUSH	0-1	Time stamp event push. When a logic high is written to this bit a time stamp event is pushed onto the event FIFO. The time stamp value is the time of the write of this register, not the time of the event read. The time stamp value can then be read on interrupt via the event registers. Software should not push a second time stamp event onto the event FIFO until the first time stamp value has been read from the event FIFO (there should be only one time stamp event in the event FIFO at any given time). This bit is write only and always reads zero.

#### 9.4.1.79 Time Stamp Load Value Register (CPTS\_TS\_LOAD\_VAL) (0x510)

**Figure 9-94. Time Stamp Load Value Register (CPTS\_TS\_LOAD\_VAL)**

31	TS_LOAD_VAL	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-103. Time Stamp Load Value Register (CPTS\_TS\_LOAD\_VAL) Field Descriptions**

Bit	Field	Value	Description
31-0	TS_LOAD_VAL	0-FFFF FFFFh	Time Stamp Load Value. Writing the TS_LOAD_EN bit in the CPTS_TS_LOAD_EN register causes the value contained in this register to be written into the time stamp. The time stamp value is read by initiating a time stamp push event, not by reading this register. When reading this register, the value read is not the time stamp, but is the value that was last written to this register.

#### 9.4.1.80 Time Stamp Load Enable Register (CPTS\_TS\_LOAD\_EN) (0x514)

**Figure 9-95. Time Stamp Load Enable Register (CPTS\_TS\_LOAD\_EN)**

31	1	0
Reserved		TS_LOAD_EN
R-0		W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-104. Time Stamp Load Enable Register (CPTS\_TS\_LOAD\_EN) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TS_LOAD_EN	0-1	Time Stamp Load. Writing a 1 to this bit enables the time stamp value to be written via the CPTS_TS_LOAD_VAL register. This feature is included for test purposes. This bit is write only.

#### 9.4.1.81 Time Sync Interrupt Status Register Raw Register (CPTS\_INTSTAT\_RAW) (0x520)

**Figure 9-96. Time Sync Interrupt Status Register Raw Register (CPTS\_INTSTAT\_RAW)**

31	1	0
Reserved		TS_PEND_RAW
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-105. Time Sync Interrupt Status Register Raw Register (CPTS\_INTSTAT\_RAW) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TS_PEND_RAW	0-1	TS_PEND_RAW interrupt read (before enable). Writable when INT_TEST = 1. A 1 in this bit indicates that there is one or more events in the event FIFO.

#### 9.4.1.82 Time Sync Interrupt Status Register Masked Register (CPTS\_INTSTAT\_MASKED) (0x524)

**Figure 9-97. Time Sync Interrupt Status Register Masked Register (CPTS\_INTSTAT\_MASKED)**

31	1	0
Reserved		TS_PEND
R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-106. Time Sync Interrupt Status Register Masked Register (CPTS\_INTSTAT\_MASKED) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TS_PEND	0-1	TS_PEND masked interrupt read (after enable).

**9.4.1.83 Time Sync Interrupt Enable Register (CPTS\_INT\_ENABLE) (0x528)**
**Figure 9-98. Time Sync Interrupt Enable Register (CPTS\_INT\_ENABLE)**

31	Reserved	1	0
	R-0		TS_PEND_EN
			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-107. Time Sync Interrupt Enable Register (CPTS\_INT\_ENABLE) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TS_PEND_EN	0-1	TS_PEND masked interrupt enable.

**9.4.1.84 Event Interrupt Pop Register (CPTS\_EVENT\_POP) (0x530)**
**Figure 9-99. Event Interrupt Pop Register (CPTS\_EVENT\_POP)**

31	Reserved	1	0
	R-0		EVENT_POP
			W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-108. Event Interrupt Pop Register (CPTS\_EVENT\_POP) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	EVENT_POP	0-1	Event Pop. When a logic high is written to this bit an event is popped off the event FIFO. The event FIFO pop occurs as part of the interrupt process after the event has been read in the EVENT_LOW and EVENT_HIGH registers. Popping an event discards the event and causes the next event, if any, to be moved to the top of the FIFO ready to be read by software on interrupt.

**9.4.1.85 Event Low Register (CPTS\_EVENT\_LOW) (0x534)**
**Figure 9-100. Event Low Register (CPTS\_EVENT\_LOW)**

31	TIME_STAMP	0
	R/W-X	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 9-109. Event Low Register (CPTS\_EVENT\_LOW) Field Descriptions**

Bit	Field	Value	Description
31-0	TIME_STAMP	0-FFFF FFFFh	Time Stamp. The timestamp is valid for transmit, receive, and time stamp push event types. The timestamp value is not valid for counter roll event types.

### 9.4.1.86 Event High Register (CPTS\_EVENT\_HIGH) (0x538)

**Figure 9-101. Event High Register (CPTS\_EVENT\_HIGH)**

31	29	28	24	23	20	19	16	
Reserved		PORT_NUMBER		EVENT_TYPE		MESSAGE_TYPE		
R-0		R-X		R-X		R-X		
							15	0
SEQUENCE_ID								
R-X								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 9-110. Event High Register (CPTS\_EVENT\_HIGH) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	
28-24	PORT_NUMBER	0-1Fh	Port Number. Indicates the port number of an ethernet event.
23-20	EVENT_TYPE	0 1h 2h 3h 4h 5h 6h-Fh	Time Sync Event Type Time Stamp Push Event Time Stamp Rollover Event Time Stamp Half Rollover Event Hardware Time Stamp Push Event Ethernet Receive Event Ethernet Transmit Event Reserved
19-16	MESSAGE_TYPE	0-Fh	Message type. The message type value that was contained in an ethernet transmit or receive time sync packet. This field is valid only for ethernet transmit or receive events.
15-0	SEQUENCE_ID	0-FFFFh	Sequence ID. The 16-bit sequence id is the value that was contained in an ethernet transmit or receive time sync packet. This field is valid only for ethernet transmit or receive events.

### 9.4.1.87 Address Lookup Engine ID/Version Register (ALE\_IDVER) (0x600)

**Figure 9-102. Address Lookup Engine ID/Version Register (ALE\_IDVER)**

31	16	15	8	7	0
ALE_IDENT			ALE_MAJ_VER		ALE_MINOR_VER
R-29h			R-1		R-3h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-111. Address Lookup Engine ID/Version Register (ALE\_IDVER) Field Descriptions**

Bit	Field	Value	Description
31-16	ALE_IDENT	0-FFFFh	Address Lookup Engine Identification Value
15-8	ALE_MAJ_VER	0-FFh	Address Lookup Engine Major Version Value
7-0	ALE_MINOR_VER	0-FFh	Address Lookup Engine Minor Version Value

**9.4.1.88 Address Lookup Engine Control Register (ALE\_CONTROL) (0x608)**
**Figure 9-103. ALE Control Register (ALE\_CONTROL)**

31	30	29	28	24			
ENABLE_ALE	CLEAR_TABLE	AGE_OUT_NOW	Reserved				
R/W-0	R/W-0	R/W-0	R-0				
23	Reserved			16			
R-0							
15	Reserved			8			
R-0							
7	6	5	4	3	2	1	0
LEARN_NO_VID	EN_VID0_MODE	ENABLE_OUI_DENY	ALE_BYPASS	RATE_LIMIT_TX	ALE_VLAN_AWARE	ENABLE_AUTH_MODE	ENABLE_RATE_LIMIT
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 9-112. ALE Control Register (ALE\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31	ENABLE_ALE	0-1	Enable ALE
30	CLEAR_TABLE	0-1	Clear ALE address table. Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero.
29	AGE_OUT_NOW	0-1	Age Out Address Table Now. Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes 4096 clocks best case (no ale packet processing during ageout) and 66550 clocks absolute worst case.
28-8	Reserved	0	Reserved
7	LEARN_NO_VID	0 1	Learn No VID 0 VID is learned with the source address 1 VID is not learned with the source address (source address is not tied to VID).
6	EN_VID0_MODE	0 1	Enable VLAN ID = 0 Mode 0 Process the packet with VID = PORT_VLAN[11:0]. 1 Process the packet with VID = 0.
5	ENABLE_OUI_DENY	0-1	Enable OUI Deny Mode. When set this bit indicates that a packet with a non OUI table entry matching source address will be dropped to the host unless the destination address matches a multicast table entry with the super bit set.
4	ALE_BYPASS	0-1	ALE Bypass. When set, all packets received on ports 1 and 2 are sent to the host (only to the host).
3	RATE_LIMIT_TX	0 1	Rate Limit Transmit mode 0 Broadcast and multicast rate limit counters are received port based 1 Broadcast and multicast rate limit counters are transmit port based.
2	ALE_VLAN_AWARE	0 1	ALE VLAN Aware. Determines what is done if VLAN not found. 0 Flood if VLAN not found 1 Drop packet if VLAN not found

**Table 9-112. ALE Control Register (ALE\_CONTROL) Field Descriptions (continued)**

Bit	Field	Value	Description
1	ENABLE_AUTH_MODE	0	Enable MAC Authorization Mode. Mac authorization mode requires that all table entries be made by the host software. There are no learned address in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set). The ALE is not in MAC authorization mode
		1	The ALE is in MAC authorization mode
0	ENABLE_RATE_LIMIT	0	Enable Broadcast and Multicast Rate Limit Broadcast/Multicast rates not limited
		1	Broadcast/Multicast packet reception limited to the port control register rate limit fields.

#### 9.4.1.89 Address Lookup Engine Prescale Register (ALE\_PRESCALE) (0x610)

**Figure 9-104. ALE Prescale Register (ALE\_PRESCALE)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-113. ALE Prescale Register (ALE\_PRESCALE) Field Descriptions**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved
19-0	ALE_PRESCALE	0-F FFFFh	ALE Prescale Register. The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 10h. The prescaler is off when the value is zero.

**9.4.1.90 Address Lookup Engine Unknown VLAN Register (ALE\_UNKNOWN\_VLAN) (0x618)**
**Figure 9-105. ALE Unknown VLAN Register (ALE\_UNKNOWN\_VLAN)**

31	30	29	24	23	22	21	16
Reserved		UNKNOWN_FORCE_UNTAGGED_EGRESS			Reserved		UNKNOWN_REG_MCAST_FLOOD_MASK
R-0		R/W-0			R-0		R/W-0
15	14	13	8	7	6	5	0
Reserved		UNKNOWN_MCAST_FLOOD_MASK			Reserved		UNKNOWN_VLAN_MEMBER_LIST
R-0		R/W-0			R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-114. ALE Unknown VLAN Register (ALE\_UNKNOWN\_VLAN) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	
29-24	UNKNOWN_FORCE_UNTAGGED_EGRESS	0-3Fh	Unknown VLAN Force Untagged Egress.
23-22	Reserved	0	
21-16	UNKNOWN_REG_MCAST_FLOOD_MASK	0-3Fh	Unknown VLAN Registered Multicast Flood Mask
15-14	Reserved	0	
13-8	UNKNOWN_MCAST_FLOOD_MASK	0-3Fh	Unknown VLAN Multicast Flood Mask
7-6	Reserved	0	
5-0	UNKNOWN_VLAN_MEMBER_LIST	0-3Fh	Unknown VLAN Member List

**9.4.1.91 Address Lookup Engine Table Control Register (ALE\_TBLCTL) (0x620)**
**Figure 9-106. ALE Table Control Register (ALE\_TBLCTL)**

31	30	16
WRITE_RDZ		Reserved
R/W-0		R-0
15	10	9
Reserved		ENTRY_POINTER
R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 9-115. ALE Table Control Register (ALE\_TBLCTL) Field Descriptions**

Bit	Field	Value	Description
31	WRITE_RDZ	0-1	Write bit. This bit is always read as zero. Writing a 1 to this bit causes the three table word register values to be written to the ENTRY_POINTER location in the address table. Writing a 0 to this bit causes the three table word register values to be loaded from the ENTRY_POINTER location in the address table so that they may be subsequently read. A read of any ALE address location will be stalled until the read or write has completed.
30-10	Reserved	0	Reserved
9-0	ENTRY_POINTER	0-3FFh	Table Entry Pointer. The ENTRY_POINTER contains the table entry value that will be read/written with accesses to the table word registers.



### 9.4.1.92 Address Lookup Engine Table Word 2 Register (ALE\_TBLW2) (0x634)

**Figure 9-107. ALE Table Word 2 Register (ALE\_TBLW2)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; X = Unknown

**Table 9-116. ALE Table Word 2 Register (ALE\_TBLW2) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	
7-0	ENTRY(71:64)	0-FFh	Table entry bits 71-64.

### 9.4.1.93 Address Lookup Engine Table Word 1 Register (ALE\_TBLW1) (0x638)

**Figure 9-108. ALE Table Word 1 Register (ALE\_TBLW1)**




LEGEND: R/W = Read/Write; -n = value after reset; X = Unknown

**Table 9-117. ALE Table Word 1 Register (ALE\_TBLW1) Field Descriptions**

Bit	Field	Value	Description
31-0	ENTRY(63:32)	0-FFFF FFFFh	Table entry bits 63-32.

### 9.4.1.94 Address Lookup Engine Table Word 0 Register (ALE\_TBLW0) (0x63C)

**Figure 9-109. ALE Table Word 0 Register (ALE\_TBLW0)**



LEGEND: R/W = Read/Write; -n = value after reset; X = Unknown

**Table 9-118. ALE Table Word 0 Register (ALE\_TBLW0) Field Descriptions**

Bit	Field	Value	Description
31-0	ENTRY(31:0)	0-FFFF FFFFh	Table entry bits 31-0.

**9.4.1.95 Address Lookup Engine Port Control Registers (ALE\_PORTCTL0-ALE\_PORTCTL2) (0x640-0x648)**
**Figure 9-110. ALE Port Control Registers**

31	BCAST_LIMIT	24				
	R/W-0					
23	MCAST_LIMIT	16				
	R/W-0					
15	Reserved	8				
	R-0					
7	5	4	3	2	1	0
Reserved	NO_LEARN	VID_INGRESS_CHECK	DROP_UNTAGGED	PORT_STATE		
R-0	R/W-0	R/W-0	R/W-0	R/W-0		


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-119. ALE Port Control Registers Field Descriptions**

Bit	Field	Value	Description
31-24	BCAST_LIMIT	0-FFh	Broadcast packet rate limit. Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field.
23-16	MCAST_LIMIT	0-FFh	Multicast Packet Rate Limit. Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field.
15-5	Reserved	0	Reserved
4	MCAST_LIMIT	0-1	No Learn Mode. When set the port is disabled from learning or updating source addresses.
3	VID_INGRESS_CHECK	0-1	VLAN ID Ingress Check. If VLAN not found then drop the packet. Packets with an unknown (default) VLAN will be dropped.
2	DROP_UNTAGGED	0-1	Drop Untagged Packets. Drop non-VLAN tagged ingress packets.
1-0	PORT_STATE	0 1h 2h 3h	Port State Disabled Blocked Learn Forward

### 9.4.1.96 CPGMAC\_SL1 IDVER Register (SL1\_IDVER) (0x700)

**Figure 9-111. CPGMAC\_SL1 IDVER Register (SL1\_IDVER)**




LEGEND: R = Read only; -n = value after reset

**Table 9-120. CPGMAC\_SL1 IDVER Register (SL1\_IDVER) Field Descriptions**

Bit	Field	Value	Description
31-16	IDENT	0-FFFFh	RX Identification Value
15-11	Z	0-1Fh	RX Z value (X.Y.Z)
10-8	X	0-7h	RX X value (major)
7-0	Y	0-FFh	RX Y value (minor)

### 9.4.1.97 CPGMAC\_SL1 MAC Control Register (SL1\_MACCONTROL) (0x704)

**Figure 9-112. CPGMAC\_SL1 MAC Control Register (SL1\_MACCONTROL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-121. CPGMAC\_SL1 MAC Control Register (SL1\_MACCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24	RX_CMF_EN	0 1	RX Copy MAC Control Frames Enable. Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in the MACCONTROL register, regardless of the value of RX_CMF_EN. Frames transferred to memory due to RX_CMF_EN will have the <b>control</b> bit set in their EOP buffer descriptor. 0 MAC control frames are filtered (but acted upon if enabled). 1 MAC control frames are transferred to memory.

**Table 9-121. CPGMAC\_SL1 MAC Control Register (SL1\_MACCONTROL) Field Descriptions (continued)**

Bit	Field	Value	Description
23	RX_CSF_EN	0 1	RX Copy Short Frames Enable. Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to RX_CSF_EN will have the <b>fragment</b> or <b>undersized</b> bit set in their receive footer. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors. Short frames are filtered. Short frames are transferred to memory.
22	RX_CEF_EN	0 1	RX Copy Error Frames Enable. Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame receive footer. Frames containing errors will be filtered when RX_CEF_EN is not set. Frames containing errors are filtered. Frames containing errors are transferred to memory.
21	TX_SHORT_GAP_LIM_EN	0-1	Transmit Short Gap Limit Enable. When set, this bit limits the number of short gap packets transmitted to 100ppm. Each time a short gap packet is sent, a counter is loaded with 10,000 and decremented on each wireside clock. Another short gap packet will not be sent out until the counter decrements to zero. This mode is included to preclude the host from filling up the FIFO and sending every packet out with short gap which would violate the maximum number of packets per second allowed.
20-19	Reserved	0	Reserved
18	EXT_EN	0 1	Control Enable Use this setting for RMII/GMII mode Use this setting for RGMII mode
17	GIG_FORCE	0-1	Gigabit Mode Force. This bit is used to force the CPGMAC_SL into gigabit mode if the input GMII_MTCLK has been stopped by the PHY.
16	Reserved	0	Reserved
15	IFCTL_A	0 1	Interface Control A 10 Mbps mode 100 Mbps mode
14-12	Reserved	0	Reserved
11	CMD_IDLE	0 1	Command Idle. Idle not commanded Idle commanded (read IDLE in MACSTATUS register)
10	TX_SHORT_GAP_EN	0 1	Transmit Short Gap Enable. Transmit with a short IPG is disabled. Transmit with a short IPG (when TX_SHORT_GAP input is asserted) is enabled.
9-8	Reserved	0	Reserved. Read as zero
7	GIG	0 1	Gigabit Mode 10/100 mode Gigabit mode (full duplex only). The <b>GIG_OUT</b> output is the value of this bit.
6	TX_PACE	0 1	Transmit Pacing Enable Transmit pacing is disabled. Transmit pacing is enabled.
5	GMII_EN	0 1	G/MII Enable. G/MII RX and TX held in reset. G/MII RX and TX are released from reset.
4	TX_FLOW_EN	0 1	Transmit Flow Control Enable. Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RX_CMF_EN bits determine whether or not received pause frames are transferred to memory. Transmit flow control is disabled. Full-duplex mode: incoming pause frames are not acted upon. Transmit flow control is enabled. Full-duplex mode: incoming pause frames are acted upon.

**Table 9-121. CPGMAC\_SL1 MAC Control Register (SL1\_MACCONTROL) Field Descriptions (continued)**

Bit	Field	Value	Description
3	RX_FLOW_EN	0	Receive flow control is disabled. Half-duplex mode: no flow control generated collisions are sent. Full-duplex mode: no outgoing pause frames are sent.
		1	Receive flow control is enabled. Half-duplex mode: collisions are initiated when receive flow control is triggered. Full-duplex mode: outgoing pause frames are sent when receive flow control is triggered.
2	MTEST	0-1	Manufacturing Test mode. This bit must be set to allow writes to the BOFFTEST and PAUSE registers.
1	LOOPBACK	0	Loop back mode is disabled.
		1	Loop back mode is enabled.
0	FULLDUPLEX	0	Half-duplex mode is enabled.
		1	Full-duplex mode is enabled.

**9.4.1.98 CPGMAC\_SL1 MAC Status Register (SL1\_MACSTATUS) (0x708)****Figure 9-113. CPGMAC\_SL1 MAC Status Register (SL1\_MACSTATUS)**

31	30						16
IDLE		Reserved					
R-1		R-0					
15	5	4	3	2	1	0	
Reserved		EXT_GIG	EXT_FULLDUPLEX	Rsvd	RX_FLOW_ACT	TX_FLOW_ACT	
R-0		R-0	R-0	R-0	R-0	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 9-122. CPGMAC\_SL1 MAC Status Register (SL1\_MACSTATUS) Field Descriptions**

Bit	Field	Value	Description
31	IDLE	0	CPGMAC_SL1 IDLE. The CPGMAC_SL1 is in the idle state (valid after an idle command). The CPGMAC_SL1 is not in the idle state.
		1	The CPGMAC_SL1 is in the idle state.
30-5	Reserved	0	Reserved. Read as zero
4	EXT_GIG	0-1	External GIG. This is the value of the EXT_GIG input bit.
3	EXT_FULLDUPLEX	0-1	External Fullduplex. This is the value of the EXT_FULLDUPLEX input bit.
2	Reserved	0	Reserved Read as zero
1	RX_FLOW_ACT	0	Receive Flow Control Active. When asserted, indicates that receive flow control is enabled and triggered. Receive flow control is inactive.
		1	Receive flow control is active.
0	TX_FLOW_ACT	0	Transmit Flow Control Active. When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete. Transmit flow control is inactive.
		1	Transmit flow control is active.

**9.4.1.99 CPGMAC\_SL1 Software Reset Register (SL1\_SOFT\_RESET) (0x70C)**
**Figure 9-114. CPGMAC\_SL1 Software Reset Register (SL1\_SOFT\_RESET)**

31	Reserved	1	0
	R-0		SOFT_RESET R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-123. CPGMAC\_SL1 Software Reset Register (SL1\_SOFT\_RESET) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	SOFT_RESET	0-1	Software reset. Writing a 1 to this bit causes the CPGMAC_SL1 logic to be reset. After writing a 1 to this bit, it may be polled to determine if the reset has occurred. If a 1 is read, the reset has not yet occurred; if a 0 is read, then reset has occurred.

**9.4.1.100 CPGMAC\_SL1 RX Maximum Length Register (SL1\_RX\_MAXLEN) (0x710)**
**Figure 9-115. CPGMAC\_SL1 RX Maximum Length Register (SL1\_RX\_MAXLEN)**

31	Reserved			16
	R-0			
15	14	13		
Reserved		RX_MAXLEN		0
R-0		R/W-5EEh		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-124. CPGMAC\_SL1 RX Maximum Length Register (SL1\_RX\_MAXLEN) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved. Read as zero
13-0	RX_MAXLEN	0-3FFFh	RX Maximum Frame Length. This field determines the maximum length of a received frame. The reset value is 5EEh (1518 decimal). Frames with byte counts greater than the RX_MAXLEN value are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 16,383.

### 9.4.1.101 CPGMAC\_SL1 Backoff Random Number Generator Test Register (SL1\_BOFFTEST) (0x714)

**Figure 9-116. CPGMAC\_SL1 Backoff Random Number Generator Test Register (SL1\_BOFFTEST)**

31	30	26	25	16
Rsvd	PACEVAL		RNDNUM	
R-0	R/W-0		R/W-0	
15	12	11	10	9
COLL_COUNT		Reserved	TX_BACKOFF	
R-0		R-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-125. CPGMAC\_SL1 Backoff Random Number Generator Test Register (SL1\_BOFFTEST) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-26	PACEVAL	0-1Fh	Pacing Register Current Value. A non-zero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes PACEVAL to be loaded with decimal 31, good frame transmissions (with no collisions or deferrals) cause PACEVAL to be decremented down to zero. When PACEVAL is nonzero, the transmitter delays 4 IPGs between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. Transmit pacing helps reduce capture effects improving overall network bandwidth.
25-16	RNDNUM	0-3FFh	Backoff Random Number Generator. This field allows the Backoff Random Number Generator to be read (or written in test mode only). This field can be written only when MTEST in MACCONTROL register has previously been set. Reading this field returns the generator's current value. The value is reset to zero and begins counting on the clock after the deassertion of reset.
15-12	COLL_COUNT	0-Fh	Collision Count. The number of collisions the current frame has experienced.
11-10	Reserved	0	Reserved
9-0	TX_BACKOFF	0-3FFh	Backoff Count. This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision.

### 9.4.1.102 CPGMAC\_SL1 RX Pause Timer Register (SL1\_RX\_PAUSE) (0x718)


**Figure 9-117. CPGMAC\_SL1 RX Pause Timer Register (SL1\_RX\_PAUSE)**

31	16
Reserved	
R-0	
15	0
RX_PAUSETIMER	
R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-126. CPGMAC\_SL1 RX Pause Timer Register (SL1\_RX\_PAUSE) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Read as zero
15-0	RX_PAUSETIMER	0-FFFFh	RX Pause Timer Value. This field allows the contents of the receive pause timer to be observed (and written in test mode). The receive pause timer is loaded with FF00h when the CPGMAC_SL sends an outgoing pause frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to zero, then another outgoing pause frame will be sent and the load/decrement process will be repeated.

**9.4.1.103 CPGMAC\_SL1 TX Pause Timer Register (SL1\_TX\_PAUSE) (0x71C)**
**Figure 9-118. CPGMAC\_SL1 TX Pause Timer Register (SL1\_TX\_PAUSE)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-127. CPGMAC\_SL1 TX Pause Timer Register (SL1\_TX\_PAUSE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Read as zero
15-0	TX_PAUSETIMER	0-FFFFh	TX Pause Timer Value. This field allows the contents of the transmit pause timer to be observed (and written in test mode). The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented, at slottime intervals, down to zero at which time CPGMAC_SL transmit frames are again enabled.

**9.4.1.104 CPGMAC\_SL1 Emulation Control Register (SL1\_EMCONTROL) (0x720)**
**Figure 9-119. CPGMAC\_SL1 Emulation Control Register (SL1\_EMCONTROL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-128. CPGMAC\_SL1 Emulation Control Register (SL1\_EMCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved. Read as zero
1	SOFT	0 1	Emulation soft bit. This bit is used in conjunction with FREE bit to determine the emulation suspend mode. This bit has no effect if FREE = 1. Soft mode is disabled. EMAC stops immediately during emulation halt. Soft mode is enabled. During emulation halt, EMAC stops after completion of current operation.
0	FREE	0 1	Emulation free bit. This bit is used in conjunction with SOFT bit to determine the emulation suspend mode. Free-running mode is disabled. During emulation halt, SOFT bit determines operation of EMAC. Free-running mode is enabled. During emulation halt, EMAC continues to operate.



### 9.4.1.105 CPGMAC\_SL1 RX Packet Priority to Header Priority Mapping Register (SL1\_RX\_PRI\_MAP) (0x724)


**Figure 9-120. CPGMAC\_SL1 RX Packet Priority to Header Priority Mapping Register (SL1\_RX\_Pri\_Map)**

31	30	28	27	26	24	23	22	20	19	18	16
Rsvd	PRI7	Rsvd	PRI6	Rsvd	PRI5	Rsvd	PRI4	Rsvd	PRI3	Rsvd	PRI2
R-0	R/W-7h	R-0	R/W-6h	R-0	R/W-5h	R-0	R/W-4h	R-0	R/W-3h	R-0	R/W-2h
15	14	12	11	10	8	7	6	4	3	2	0
Rsvd	PRI3	Rsvd	PRI2	Rsvd	PRI1	Rsvd	PRI0	Rsvd	PRI0	Rsvd	PRI0
R-0	R/W-3h	R-0	R/W-2h	R-0	R/W-1h	R-0	R/W-0h	R-0	R/W-0h	R-0	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-129. CPGMAC\_SL1 RX Packet Priority to Header Priority Mapping Register (SL1\_Pri\_Map) Field Descriptions**


Bit	Field	Value	Description
31	Reserved	0	Reserved. Read as zero
30-28	PRI7	0-7h	Priority 7. A packet priority of 7 is mapped (changed) to this value.
27	Reserved	0	Reserved. Read as zero
26-24	PRI6	0-7h	Priority 6. A packet priority of 6 is mapped (changed) to this value.
23	Reserved	0	Reserved. Read as zero
22-20	PRI5	0-7h	Priority 5. A packet priority of 5 is mapped (changed) to this value.
19	Reserved	0	Reserved. Read as zero
18-16	PRI4	0-7h	Priority 4. A packet priority of 4 is mapped (changed) to this value.
15	Reserved	0	Reserved. Read as zero
14-12	PRI3	0-7h	Priority 3. A packet priority of 3 is mapped (changed) to this value.
11	Reserved	0	Reserved. Read as zero
10-8	PRI2	0-7h	Priority 2. A packet priority of 2 is mapped (changed) to this value.
7	Reserved	0	Reserved. Read as zero
6-4	PRI1	0-7h	Priority 1. A packet priority of 1 is mapped (changed) to this value.
3	Reserved	0	Reserved. Read as zero
2-0	PRI0	0-7h	Priority 0. A packet priority of 0 is mapped (changed) to this value.

**9.4.1.106 CPGMAC\_SL2 IDVER Register (SL2\_IDVER) (0x740)**
**Figure 9-121. CPGMAC\_SL2 IDVER Register (SL2\_IDVER)**


LEGEND: R = Read only; -n = value after reset

**Table 9-130. CPGMAC\_SL2 IDVER Register (SL2\_IDVER) Field Descriptions**

Bit	Field	Value	Description
31-16	IDENT	0-FFFFh	RX Identification Value
15-11	Z	0-1Fh	RX Z value (X.Y.Z)
10-8	X	0-7h	RX X value (major)
7-0	Y	0-FFh	RX Y value (minor)

**9.4.1.107 CPGMAC\_SL2 MAC Control Register (SL2\_MACCONTROL) (0x744)**
**Figure 9-122. CPGMAC\_SL2 MAC Control Register (SL2\_MACCONTROL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-131. CPGMAC\_SL2 MAC Control Register (SL2\_MACCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24	RX_CMF_EN	0 1	RX Copy MAC Control Frames Enable. Enables MAC control frames to be transferred to memory. MAC control frames are normally acted upon (if enabled), but not copied to memory. MAC control frames that are pause frames will be acted upon if enabled in the MACCONTROL register, regardless of the value of RX_CMF_EN. Frames transferred to memory due to RX_CMF_EN will have the <b>control</b> bit set in their EOP buffer descriptor.  0 MAC control frames are filtered (but acted upon if enabled). 1 MAC control frames are transferred to memory.

**Table 9-131. CPGMAC\_SL2 MAC Control Register (SL2\_MACCONTROL) Field Descriptions (continued)**


Bit	Field	Value	Description
23	RX_CSF_EN	0 1	RX Copy Short Frames Enable. Enables frames or fragments shorter than 64 bytes to be copied to memory. Frames transferred to memory due to RX_CSF_EN will have the <b>fragment</b> or <b>undersized</b> bit set in their receive footer. Fragments are short frames that contain CRC/align/code errors and undersized are short frames without errors. Short frames are filtered. Short frames are transferred to memory.
22	RX_CEF_EN	0 1	RX Copy Error Frames Enable. Enables frames containing errors to be transferred to memory. The appropriate error bit will be set in the frame receive footer. Frames containing errors will be filtered when RX_CEF_EN is not set. Frames containing errors are filtered. Frames containing errors are transferred to memory.
21	TX_SHORT_GAP_LIM_EN	0-1	Transmit Short Gap Limit Enable. When set, this bit limits the number of short gap packets transmitted to 100ppm. Each time a short gap packet is sent, a counter is loaded with 10,000 and decremented on each wireside clock. Another short gap packet will not be sent out until the counter decrements to zero. This mode is included to preclude the host from filling up the FIFO and sending every packet out with short gap which would violate the maximum number of packets per second allowed.
20-19	Reserved	0	Reserved
18	EXT_EN	0 1	Control Enable Use this setting for RMII/GMII mode Use this setting for RGMII mode
17	GIG_FORCE	0-1	Gigabit Mode Force. This bit is used to force the CPGMAC_SL into gigabit mode if the input GMII_MTCLK has been stopped by the PHY.
16	Reserved	0	Reserved
15	IFCTL_A	0 1	Interface Control A 10 Mbps mode 100 Mbps mode
14-12	Reserved	0	Reserved
11	CMD_IDLE	0 1	Command Idle. Idle not commanded Idle commanded (read IDLE in MACSTATUS register)
10	TX_SHORT_GAP_EN	0 1	Transmit Short Gap Enable. Transmit with a short IPG is disabled. Transmit with a short IPG (when <b>TX_SHORT_GAP</b> input is asserted) is enabled.
9-8	Reserved	0	Reserved. Read as zero
7	GIG	0 1	Gigabit Mode 10/100 mode Gigabit mode (full duplex only). The <b>GIG_OUT</b> output is the value of this bit.
6	TX_PACE	0 1	Transmit Pacing Enable Transmit pacing is disabled. Transmit pacing is enabled.
5	GMII_EN	0 1	G/MII Enable. G/MII RX and TX held in reset. G/MII RX and TX are released from reset.
4	TX_FLOW_EN	0 1	Transmit Flow Control Enable. Determines if incoming pause frames are acted upon in full-duplex mode. Incoming pause frames are not acted upon in half-duplex mode regardless of this bit setting. The RX_CMF_EN bits determine whether or not received pause frames are transferred to memory. Transmit flow control is disabled. Full-duplex mode: incoming pause frames are not acted upon. Transmit flow control is enabled. Full-duplex mode: incoming pause frames are acted upon.

**Table 9-131. CPGMAC\_SL2 MAC Control Register (SL2\_MACCONTROL) Field Descriptions (continued)**

Bit	Field	Value	Description
3	RX_FLOW_EN	0 1	Receive Flow Control Enable. 0 Receive flow control is disabled. Half-duplex mode: no flow control generated collisions are sent. Full-duplex mode: no outgoing pause frames are sent. 1 Receive flow control is enabled. Half-duplex mode: collisions are initiated when receive flow control is triggered. Full-duplex mode: outgoing pause frames are sent when receive flow control is triggered.
2	MTEST	0-1	Manufacturing Test mode. This bit must be set to allow writes to the BOFFTEST and PAUSE registers.
1	LOOPBACK	0 1	Loop Back Mode. Loopback mode forces internal fullduplex mode regardless of whether the FULLDUPLEX bit is set or not. The LOOPBACK bit should be changed only when GMII_EN is deasserted. 0 Loop back mode is disabled. 1 Loop back mode is enabled.
0	FULLDUPLEX	0 1	Full Duplex mode. Gigabit mode forces fullduplex mode regardless of whether the FULLDUPLEX bit is set or not. The <b>FULLDUPLEX_OUT</b> output is the value of this register bit. 0 Half-duplex mode is enabled. 1 Full-duplex mode is enabled.

### 9.4.1.108 CPGMAC\_SL2 MAC Status Register (SL2\_MACSTATUS) (0x748)

**Figure 9-123. CPGMAC\_SL2 MAC Status Register (SL2\_MACSTATUS)**




LEGEND: R = Read only; -n = value after reset

**Table 9-132. CPGMAC\_SL2 MAC Status Register (SL2\_MACSTATUS) Field Descriptions**

Bit	Field	Value	Description
31	IDLE	0 1	CPGMAC_SL2 IDLE. The CPGMAC_SL2 is in the idle state (valid after an idle command). The CPGMAC_SL2 is not in the idle state. The CPGMAC_SL 2 is in the idle state.
30-5	Reserved	0	Reserved. Read as zero
4	EXT_GIG	0-1	External GIG. This is the value of the EXT_GIG input bit.
3	EXT_FULLLDUPLEX	0-1	External Fullduplex. This is the value of the EXT_FULLLDUPLEX input bit.
2	Reserved	0	Reserved Read as zero
1	RX_FLOW_ACT	0 1	Receive Flow Control Active. When asserted, indicates that receive flow control is enabled and triggered. Receive flow control is inactive. Receive flow control is active.
0	TX_FLOW_ACT	0 1	Transmit Flow Control Active. When asserted, this bit indicates that the pause time period is being observed for a received pause frame. No new transmissions will begin while this bit is asserted except for the transmission of pause frames. Any transmission in progress when this bit is asserted will complete. Transmit flow control is inactive. Transmit flow control is active.

### 9.4.1.109 CPGMAC\_SL2 Software Reset Register (SL2\_SOFT\_RESET) (0x74C)


**Figure 9-124. CPGMAC\_SL2 Software Reset Register (SL2\_SOFT\_RESET)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-133. CPGMAC\_SL2 Software Reset Register (SL2\_SOFT\_RESET) Field Descriptions**


Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	SOFT_RESET	0-1	Software reset. Writing a 1 to this bit causes the CPGMAC_SL2 logic to be reset. After writing a 1 to this bit, it may be polled to determine if the reset has occurred. If a 1 is read, the reset has not yet occurred; if a 0 is read, then reset has occurred.

**9.4.1.110 CPGMAC\_SL2 RX Maximum Length Register (SL2\_RX\_MAXLEN) (0x750)**
**Figure 9-125. CPGMAC\_SL2 RX Maximum Length Register (SL2\_RX\_MAXLEN)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-134. CPGMAC\_SL2 RX Maximum Length Register (SL2\_RX\_MAXLEN) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved. Read as zero
13-0	RX_MAXLEN	0-3FFFh	RX Maximum Frame Length. This field determines the maximum length of a received frame. The reset value is 5EEh (1518 decimal). Frames with byte counts greater than the RX_MAXLEN value are long frames. Long frames with no errors are oversized frames. Long frames with CRC, code, or alignment error are jabber frames. The maximum value is 16,383.

**9.4.1.111 CPGMAC\_SL2 Backoff Random Number Generator Test Register (SL2\_BOFFTEST) (0x754)**
**Figure 9-126. CPGMAC\_SL2 Backoff Random Number Generator Test Register (SL2\_BOFFTEST)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-135. CPGMAC\_SL2 Backoff Random Number Generator Test Register (SL2\_BOFFTEST) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved. Read as zero
30-26	PACEVAL	0-1Fh	Pacing Register Current Value. A non-zero value in this field indicates that transmit pacing is active. A transmit frame collision or deferral causes PACEVAL to be loaded with decimal 31, good frame transmissions (with no collisions or deferrals) cause PACEVAL to be decremented down to zero. When PACEVAL is nonzero, the transmitter delays 4 IPGs between new frame transmissions after each successfully transmitted frame that had no deferrals or collisions. Transmit pacing helps reduce capture effects improving overall network bandwidth.
25-16	RNDNUM	0-3FFh	Backoff Random Number Generator. This field allows the Backoff Random Number Generator to be read (or written in test mode only). This field can be written only when MTEST in MACCONTROL register has previously been set. Reading this field returns the generator's current value. The value is reset to zero and begins counting on the clock after the deassertion of reset.
15-12	COLL_COUNT	0-Fh	Collision Count. The number of collisions the current frame has experienced.
11-10	Reserved	0	Reserved. Read as zero
9-0	TX_BACKOFF	0-3FFh	Backoff Count. This field allows the current value of the backoff counter to be observed for test purposes. This field is loaded automatically according to the backoff algorithm, and is decremented by one for each slot time after the collision.

### 9.4.1.112 CPGMAC\_SL2 RX Pause Timer Register (SL2\_RX\_PAUSE) (0x758)

**Figure 9-127. CPGMAC\_SL2 RX Pause Timer Register (SL2\_RX\_PAUSE)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-136. CPGMAC\_SL2 RX Pause Timer Register (SL2\_RX\_PAUSE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Read as zero
15-0	RX_PAUSETIMER	0-FFFFh	RX Pause Timer Value. This field allows the contents of the receive pause timer to be observed (and written in test mode). The receive pause timer is loaded with FF00h when the CPGMAC_SL sends an outgoing pause frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If the receive pause timer decrements to zero, then another outgoing pause frame will be sent and the load/decrement process will be repeated.

### 9.4.1.113 CPGMAC\_SL2 TX Pause Timer Register (SL2\_TX\_PAUSE) (0x75C)


**Figure 9-128. CPGMAC\_SL2 TX Pause Timer Register (SL2\_TX\_PAUSE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-137. CPGMAC\_SL2 TX Pause Timer Register (SL2\_TX\_PAUSE) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. Read as zero
15-0	TX_PAUSETIMER	0-FFFFh	TX Pause Timer Value. This field allows the contents of the transmit pause timer to be observed (and written in test mode). The transmit pause timer is loaded by a received (incoming) pause frame, and then decremented, at slottime intervals, down to zero at which time CPGMAC_SL transmit frames are again enabled.

**9.4.1.114 CPGMAC\_SL2 Emulation Control Register (SL2\_EMCONTROL) (0x760)**
**Figure 9-129. CPGMAC\_SL2 Emulation Control Register (SL2\_EMCONTROL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-138. CPGMAC\_SL2 Emulation Control Register (SL2\_EMCONTROL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved. Read as zero
1	SOFT	0	Emulation soft bit. This bit is used in conjunction with FREE bit to determine the emulation suspend mode. This bit has no effect if FREE = 1.
		1	Soft mode is disabled. EMAC stops immediately during emulation halt. Soft mode is enabled. During emulation halt, EMAC stops after completion of current operation.
0	FREE	0	Emulation free bit. This bit is used in conjunction with SOFT bit to determine the emulation suspend mode.
		1	Free-running mode is disabled. During emulation halt, SOFT bit determines operation of EMAC. Free-running mode is enabled. During emulation halt, EMAC continues to operate.



### 9.4.1.115 CPGMAC\_SL2 RX Packet Priority to Header Priority Mapping Register (SL2\_RX\_PRI\_MAP) (0x764)

**Figure 9-130. CPGMAC\_SL2 RX Packet Priority to Header Priority Mapping Register (SL2\_RX\_PRI\_MAP)**

31	30	28	27	26	24	23	22	20	19	18	16
Rsvd	PRI7		Rsvd	PRI6		Rsvd	PRI5		Rsvd	PRI4	
R-0	R/W-7h		R-0	R/W-6h		R-0	R/W-5h		R-0	R/W-4h	
15	14	12	11	10	8	7	6	4	3	2	0
Rsvd	PRI3		Rsvd	PRI2		Rsvd	PRI1		Rsvd	PRI0	
R-0	R/W-3h		R-0	R/W-2h		R-0	R/W-1h		R-0	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-139. CPGMAC\_SL2 RX Packet Priority to Header Priority Mapping Register (SL2\_RX\_PRI\_MAP) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved. Read as zero
30-28	PRI7	0-7h	Priority 7. A packet priority of 7 is mapped (changed) to this value.
27	Reserved	0	Reserved. Read as zero
26-24	PRI6	0-7h	Priority 6. A packet priority of 6 is mapped (changed) to this value.
23	Reserved	0	Reserved. Read as zero
22-20	PRI5	0-7h	Priority 5. A packet priority of 5 is mapped (changed) to this value.
19	Reserved	0	Reserved. Read as zero
18-16	PRI4	0-7h	Priority 4. A packet priority of 4 is mapped (changed) to this value.
15	Reserved	0	Reserved. Read as zero
14-12	PRI3	0-7h	Priority 3. A packet priority of 3 is mapped (changed) to this value.
11	Reserved	0	Reserved. Read as zero
10-8	PRI2	0-7h	Priority 2. A packet priority of 2 is mapped (changed) to this value.
7	Reserved	0	Reserved. Read as zero
6-4	PRI1	0-7h	Priority 1. A packet priority of 1 is mapped (changed) to this value.
3	Reserved	0	Reserved. Read as zero
2-0	PRI0	0-7h	Priority 0. A packet priority of 0 is mapped (changed) to this value.

## 9.4.2 MDIO Module


This section describes the memory-mapped registers for the MDIO module. The base address of the MDIO module registers is 4A10 0800h. [Table 9-140](#) lists the memory-mapped registers for the MDIO module.

**Table 9-140. MDIO Module Registers**

Offset	Acronym	Register Name
800h	VERSION	MDIO version register
804h	CONTROL	MDIO control register
808h	ALIVE	PHY alive status register
80Ch	LINK	PHY link status register
810h	LINKINTRAW	MDIO link status change interrupt register (raw value)
814h	LINKINTMASKED	MDIO link status change interrupt register (masked value)
820h	USERINTRAW	MDIO user command complete interrupt register (raw value)
824h	USERINTMASKED	MDIO user command complete interrupt register (masked value)
828h	USERINTMASKSET	MDIO user interrupt mask set register
82Ch	USERINTMASKCLEAR	MDIO user interrupt mask clear register
880h	USERACCESS0	MDIO user access register 0
884h	USERPHYSEL0	MDIO user PHY select register 0
888h	USERACCESS1	MDIO user access register 1
88Ch	USERPHYSEL1	MDIO user PHY select register 1

### 9.4.2.1 MDIO Version Register (VERSION) (800h)

**Figure 9-131. MDIO Version Register (VERSION)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-141. MDIO Version Register (VERSION) Field Descriptions**

Bit	Field	Value	Description
31-16	MODID	0-FFFFh	Module ID
15-8	REVMAJ	0-FFh	VBUS Management Interface module major revision value
7-0	REVMIN	0-FFh	VBUS Management Interface module minor revision value

### 9.4.2.2 MDIO Control Register (CONTROL) (804h)

**Figure 9-132. MDIO Control (CONTROL) Register**


31	30	29	28	24	23	21	20	19	18	17	16
IDLE	ENABLE	Rsvd	HIGHEST_USER_CHANNEL		Reserved		PREAMBLE	FAULT	FAULT DETECT ENABLE	INT TEST ENABLE	Rsvd
R-1	R/W-0	R-0	R-1		R-0		R/W-0	R/WC- 0	R/W-0	R/W-0	R-0
15											0
CLKDIV											
R/W											

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-142. MDIO Control Register (CONTROL) Field Descriptions**

Bit	Field	Value	Description
31	IDLE	0 1	MDIO state machine IDLE. State machine is not in idle state. State machine is in idle state.
30	ENABLE	0 1	Enable control. If the MDIO state machine is active at the time it is disabled, it will complete the current operation before halting and setting the idle bit. If using byte access, the enable bit has to be the last bit written in this register. Disables the MDIO state machine. Enable the MDIO state machine.
29	Reserved	0	Reserved
28-24	HIGHEST_USER_CHANNEL	0-1Fh	Highest user channel. This field specifies the highest useraccess channel that is available in the module and is currently set to 1. This implies that USERACCESS1 is the highest available user access channel.
23-21	Reserved	0	Reserved
20	PREAMBLE	0 1	Preamble disable. Standard MDIO preamble is used. Disables this device from sending MDIO frame preambles.
19	FAULT	0 1	Fault indicator. This bit is set to 1 if the MDIO pins fail to read back what the device is driving onto them. This indicates a physical layer fault and the module state machine is reset. Writing a 1 to it clears this bit. No failure Physical layer fault; the MDIO state machine is reset.
18	FAULT_DETECT_ENABLE	0 1	Fault detect enable. This bit has to be set to 1 to enable the physical layer fault detection. Disables the physical layer fault detection. Enables the physical layer fault detection.
17	INT_TEST_ENABLE		Interrupt test enable. This bit can be set to 1 to enable the host to set the USERINT and LINKINT bits for test purposes.
16	Reserved	0	Reserved
15-0	CLKDIV	0- FFFFh	Clock Divider. This field specifies the division ratio between CLK and the frequency of MDCLK. MDCLK is disabled when CLKDIV is cleared to 0. MDCLK frequency = clk frequency/(CLKDIV+1).

### 9.4.2.3 PHY Alive Status Register (ALIVE) (0x808)


**Figure 9-133. PHY Alive Status Register (ALIVE)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-143. PHY Alive Status Register (ALIVE) Field Descriptions**

Bit	Field	Value	Description
31-0	ALIVE		MDIO Alive. Each of the 32 bits of this register is set if the most recent access to the PHY with address corresponding to the register bit number was acknowledged by the PHY, the bit is reset if the PHY fails to acknowledge the access. Both the user and polling accesses to a PHY will cause the corresponding alive bit to be updated. The alive bits are only meant to be used to give an indication of the presence or not of a PHY with the corresponding address.
		0	No effect
		1	Clears the bit

### 9.4.2.4 PHY Link Status Register (LINK) (0x80C)

**Figure 9-134. PHY Link Status Register (LINK)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-144. PHY Link Status Register (LINK) Field Descriptions**

Bit	Field	Value	Description
31-0	LINK	0-FFFF FFFFh	MDIO Link state. This register is updated after a read of the Generic Status Register of a PHY. The bit is set if the PHY with the corresponding address has link and the PHY acknowledges the read transaction. The bit is reset if the PHY indicates it does not have link or fails to acknowledge the read transaction. Writes to the register have no effect. In addition, the status of the two PHYs specified in the USERPHYSEL registers can be determined using the MLINK input pins. This is determined by the LINKSEL bit in the USERPHYSEL register.

### 9.4.2.5 MDIO Link Status Change Interrupt (raw value) Register (LINKINTRA) (0x810)

**Figure 9-135. MDIO Link Status Change Interrupt (raw value) Register (LINKINTRA)**

31	Reserved	2	1	0
R-0			LINKINTRA	
R-0			R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-145. MDIO Link Status Change Interrupt (raw value) Register (LINKINTRA)  
Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	LINKINTRA	0	MDIO link change event, raw value. When asserted '1', a bit indicates that there was an MDIO link change event (that is, change in the MDIO link register) corresponding to the PHY address in the USERPHYSEL register. LINKINTRA[0] and LINKINTRA[1] correspond to USERPHYSEL0 and USERPHYSEL1, respectively. If the INT_TEST_ENABLE bit in the MDIO control register is set, the host may set the LINKINTRA bits to a '1'. This mode may be used for test purposes.
		0	No effect
		1	Clears the event

### 9.4.2.6 MDIO Link Status Change Interrupt (masked value) Register (LINKINTMASKED) (0x814)

**Figure 9-136. MDIO Link Status Change Interrupt (masked value) Register (LINKINTMASKED)**

31	Reserved	2	1	0
R-0			LINKINTMASKED	
R-0			R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-146. MDIO Link Status Change Interrupt (masked value) Register (LINKINTMASKED)  
Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved		Reserved
1-0	LINKINTMASKED		MDIO link change interrupt, masked value. When asserted '1', a bit indicates that there was an MDIO link change event (that is, change in the MDIO link register) corresponding to the PHY address in the USERPHYSEL register and the corresponding LINKINT_ENABLE bit was set. LINKINTMASKED[0] and LINKINTMASKED[1] correspond to USERPHYSEL0 and USERPHYSEL1, respectively. If the INT_TEST_ENABLE bit in the MDIO control register is set, the host may set the LINKINT bits to a '1'. This mode may be used for test purposes.
		0	No effect
		1	Clears the interrupt

**9.4.2.7 MDIO User Command Complete Interrupt (raw value) Register (USERINTRAW) (0x820)**

**Figure 9-137. MDIO User Command Complete Interrupt (raw value) Register (USERINTRAW)**

31	Reserved	2	1	0
R-0			USERINTRAW R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-147. MDIO User Command Complete Interrupt (raw value) Register (USERINTRAW) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	USERINTRAW		Raw value of MDIO user command complete event for USERACCESS1 and MDIOUSERACCESS0, respectively. When asserted '1', a bit indicates that the previously scheduled PHY read or write command using that particular USERACCESS register has completed. Writing a '1' will clear the event and writing '0' has no effect. If the INT_TEST_ENABLE bit in the MDIO control register is set, the host may set the USERINTRAW bits to a '1'. This mode may be used for test purposes.

**9.4.2.8 MDIO User Command Complete Interrupt (masked value) Register (USERINTMASKED) (0x824)**

**Figure 9-138. MDIO User Command Complete Interrupt (masked value) Register (USERINTMASKED)**

31	Reserved	2	1	0
R-0			USERINTMASKED R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-148. MDIO User Command Complete Interrupt (masked value) Register (USERINTMASKED) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	USERINTMASKED	0	Masked value of MDIO user command complete interrupt for USERACCESS1 and USERACCESS0, respectively. When asserted '1', a bit indicates that the previously scheduled PHY read or write command using that particular USERACCESS register has completed and the corresponding userintmaskset bit is set to '1'. If the INT_TEST_ENABLE bit in the MDIO control register is set, the host may set the USERINTMASKED bits to a '1'. This mode may be used for test purposes.
		0	No effect
		1	Clears the interrupt

### 9.4.2.9 MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) (0x828)

**Figure 9-139. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET)**

31	Reserved	2	1	0
R-0			USERINTMASKSET R/WS-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-149. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	USERINTMASKSET	0	MDIO user interrupt mask set for USERINTMASKED[1:0], respectively. MDIO user interrupt for a particular USERACCESS register is disabled if the corresponding bit is cleared to 0.
		1	No effect Enable MDIO user command complete interrupts for that particular USERACCESS register.

### 9.4.2.10 MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) (0x82C)


**Figure 9-140. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR)**

31	Reserved	2	1	0
R-0			USERINTMASKCLR R/WC-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-150. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field Descriptions**


Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	USERINTMASKCLR	0	MDIO user command complete interrupt mask clear for USERINTMASKED[1:0], respectively. .
		1	No effect Disables further user command complete interrupts for that particular MDIOUserAccess register

**9.4.2.11 MDIO User Access Register 0 (USERACCESS0) (0x880)**
**Figure 9-141. MDIO User Access Register 0 (USERACCESS0)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-151. MDIO User Access Register 0 (USERACCESS0) Field Descriptions**

Bit	Field	Value	Description
31	GO	0-1	Go. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so, this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is write able only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the MDIOUserAccess0 register are blocked when the go bit is '1'. If byte access is being used, the go bit should be written last.
30	WRITE	0 1	Write enable. The MDIO transaction is to be a register read. The MDIO transaction is to be a register write.
29	ACK	0-1	Acknowledge. This bit is set if the PHY acknowledged the read transaction.
28-26	Reserved	0	Reserved. Writes to these bits have no effect. They always read as 0.
25-21	REGADR	0-1Fh	Register address. This field specifies the PHY register to be accessed for this transaction.
20-16	PHYADR	0-1Fh	PHY address. This field specifies the PHY to be accessed for this transaction.
15-0	DATA	0-FFFFh	User data. The data value read from or to be written to the specified PHY register.

**9.4.2.12 MDIO User PHY Select Register 0 (USERPHYSEL0) (0x884)**
**Figure 9-142. MDIO User PHY Select Register 0 (USERPHYSEL0)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-152. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	LINKSEL	0 1	Link status determination select. The link status is determined by the MDIO state machine. The link status is determined using the MLINK pin.
6	LINKINT_ENABLE	0 1	Link change interrupt enable. Link change interrupts are disabled. Enable link change status interrupts for PHY address specified in PHYADR_MON bit.
5	Reserved	0	Reserved
4-0	PHYADR_MON	0-1Fh	PHY address whose link status is to be monitored.



### 9.4.2.13 MDIO User Access Register 1 (USERACCESS1) (0x888)

**Figure 9-143. MDIO User Access Register 1 (USERACCESS1)**

31	30	29	28	26	25	21	20	16
GO	WRITE	ACK	Reserved	REGADR		PHYADR		
R/WS-0	R/W-0	R/W-0	R-0	R/W-0		R/W-0		
15								0
DATA								
R/W-0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-153. MDIO User Access Register 1 (USERACCESS1) Field Descriptions**

Bit	Field	Value	Description
31	GO	0-1	Go. Writing a 1 to this bit causes the MDIO state machine to perform an MDIO access when it is convenient for it to do so, this is not an instantaneous process. Writing a 0 to this bit has no effect. This bit is write able only if the MDIO state machine is enabled. This bit will self clear when the requested access has been completed. Any writes to the MDIOUserAccess0 register are blocked when the go bit is '1'. If byte access is being used, the go bit should be written last.
30	WRITE	0 1	Write enable. The MDIO transaction is to be a register read. The MDIO transaction is to be a register write.
29	ACK	0-1	Acknowledge. This bit is set if the PHY acknowledged the read transaction.
28-26	Reserved	0	Reserved. Writes to these bits have no effect. They always read as 0.
25-21	REGADR	0-1Fh	Register address. This field specifies the PHY register to be accessed for this transaction.
20-16	PHYADR	0-1Fh	PHY address. This field specifies the PHY to be accessed for this transaction.
15-0	DATA	0-FFFFh	User data. The data value read from or to be written to the specified PHY register.

### 9.4.2.14 MDIO User PHY Select Register 1 (USERPHYSEL1) (0x88C)

**Figure 9-144. MDIO User PHY Select Register 1 (USERPHYSEL1)**

31						16
Reserved						
R-0						
15	8	7	6	5	4	0
Reserved		LINKSEL	LINKINT_ENABLE	Reserved	PHYADR_MON	
R-0		R/W-0	R/W-0	R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-154. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	LINKSEL	0 1	Link status determination select. The link status is determined by the MDIO state machine. The link status is determined using the MLINK pin.
6	LINKINT_ENABLE	0 1	Link change interrupt enable. Link change interrupts are disabled. Enable link change status interrupts for PHY address specified in PHYADR_MON bit.
5	Reserved	0	Reserved
4-0	PHYADR_MON	0-1Fh	PHY address whose link status is to be monitored.

### 9.4.3 CPSW Subsystem Module


This section describes the memory-mapped registers for the CPSW subsystem module (CPSW\_3GSS). The base address of the CPSW subsystem module registers is 4A10 0900h. [Table 9-155](#) lists the memory-mapped registers for the CPSW subsystem module.

**Table 9-155. CPSW Subsystem Module Registers**

Offset	Acronym	Register Name
900h	IDVER	Subsystem ID Version Register
904h	SOFT_RESET	Subsystem Software Reset Register
908h	CONTROL	Subsystem Control Register
90Ch	INT_CONTROL	Subsystem Interrupt Control
910h	RX_THRESH_EN	Subsystem Receive Threshold Interrupt Enable Register
914h	RX_EN	Subsystem Receive Interrupt Enable Register
918h	TX_EN	Subsystem Transmit Interrupt Enable Register
91Ch	MISC_EN	Subsystem Miscellaneous Interrupt Enable Register
940h	RX_THRESH_STAT	Subsystem RX Threshold Masked Interrupt Status Register
944h	RX_STAT	Subsystem RX Masked Interrupt Status Register
948h	TX_STAT	Subsystem TX Masked Interrupt Status Register
94Ch	MISC_STAT	Subsystem Miscellaneous Masked Interrupt Status Register
970h	RX_IMAX	Subsystem Receive Interrupts Per Millisecond
974h	TX_IMAX	Subsystem Transmit Interrupts Per Millisecond
988h	RGMII_CTL	RGMII Control Signal Register

#### 9.4.3.1 Subsystem ID Version Register (IDVER) (0x900)

**Figure 9-145. Subsystem ID Version Register (IDVER)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-156. Subsystem ID Version Register (IDVER) Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	0-3h	
29-28	Reserved	0	Read as zero.
27-16	FUNCTION	0-FFFh	Function value
15-11	RTL	0-1Fh	RTL version
10-8	MAJOR	0-7h	Major version
7-6	CUSTOM	0-3h	Custom version
5-0	MINOR	0-3Fh	Minor version

### 9.4.3.2 Subsystem Software Reset Register (SOFT\_RESET) (0x904)

**Figure 9-146. Subsystem Software Reset Register (SOFT\_RESET)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-157. Subsystem Software Reset Register (SOFT\_RESET) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read as zero.
0	SOFT_RESET	0-1	Software reset - Writing a one to this bit causes the CPGMACSS_R logic to be reset (INT, REGS, CPPI). Software reset occurs on the clock following the register bit write.

### 9.4.3.3 Subsystem Control Register (CONTROL) (0x908)

**Figure 9-147. Subsystem Control Register (CONTROL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-158. Subsystem Control Register (CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Read as zero.
3-2	MMR_STDBYMODE	0-3h	Standbymode MMR bits. This field is used to cause the CPSW_3GSS_R to go to standby mode (software standby). Smart standby is not supported.
1-0	MMR_IDLEMODE	0-3h	Idlemode MMR bits. This field is used to cause the CPSW_3GSS_R to go to idle mode (software idle). Smart idle is not supported.

### 9.4.3.4 Subsystem Interrupt Control Register (INT\_CONTROL) (0x90C)

**Figure 9-148. Subsystem Interrupt Control Register (INT\_CONTROL)**

31	30	22	21	16
INT_TEST	Reserved		INT_PACE_EN	
R/W-0	R-0		R/W-0	
15	12	11	0	
Reserved		INT_PRESCALE		
R-0		R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-159. Subsystem Interrupt Control Register (INT\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31	INT_TEST	0-1	Interrupt Test. Test bit to the interrupt pacing blocks
30-22	Reserved	0	Read as zero.
21-16	INT_PACE_EN	0 1	Interrupt Pacing Enable Bus Enables RX_Pulse Pacing (0 is pacing bypass) Enables TX_Pulse Pacing (0 is pacing bypass)
15-10	Reserved	0	Read as zero.
11-0	INT_PRESCALE	0-FFFh	Interrupt Counter Prescaler. The number of <b>MAIN_CLK</b> periods in 4 us.

### 9.4.3.5 Subsystem Receive Threshold Interrupt Enable Register (RX\_THRESH\_EN) (0x910)

**Figure 9-149. Subsystem Receive Threshold Interrupt Enable Register (RX\_THRESH\_EN)**

31	8	7	0
Reserved		RX_THRESH_EN	
R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-160. Subsystem Receive Threshold Interrupt Enable Register (RX\_THRESH\_EN) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	RX_THRESH_EN	0-FFh	Receive Threshold Enable - Each bit in this register corresponds to the bit in the receive threshold interrupt that is enabled to generate an interrupt on <b>RX_THRESH_PULSE</b> .

### 9.4.3.6 Subsystem Receive Interrupt Enable Register (RX\_EN) (0x914)

**Figure 9-150. Subsystem Receive Interrupt Enable Register (RX\_EN)**

31	Reserved	8 7	0
	R-0		RX_EN R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-161. Subsystem Receive Interrupt Enable Register (RX\_EN) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	RX_EN	0-FFh	Receive Enable. Each bit in this register corresponds to the bit in the RX interrupt that is enabled to generate an interrupt on <b>RX_PULSE</b> .

### 9.4.3.7 Subsystem Transmit Interrupt Enable Register (TX\_EN) (0x918)

**Figure 9-151. Subsystem Transmit Interrupt Enable Register (TX\_EN)**

31	Reserved	8 7	0
	R-0		TX_EN R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-162. Subsystem Transmit Interrupt Enable Register (TX\_EN) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	TX_EN	0-FFh	Transmit Enable. Each bit in this register corresponds to the bit in the TX interrupt that is enabled to generate an interrupt on <b>TX_PULSE</b> .

### 9.4.3.8 Subsystem Miscellaneous Interrupt Enable Register (MISC\_EN) (0x91C)

**Figure 9-152. Subsystem Miscellaneous Interrupt Enable Register (MISC\_EN)**

31	Reserved	5 4	0
	R-0		MISC_EN R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-163. Subsystem Miscellaneous Interrupt Enable Register (MISC\_EN) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read as zero.
4-0	MISC_EN	0-1Fh	Misc Enable. Each bit in this register corresponds to the miscellaneous interrupt (evnt_pend, stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled to generate an interrupt on <b>Misc_PULSE</b> .

### 9.4.3.9 Subsystem Receive Threshold Masked Interrupt Status Register (RX\_THRESH\_STAT) (0x940)

**Figure 9-153. Subsystem Receive Threshold Masked Interrupt Status Register (RX\_THRESH\_STAT)**

31	Reserved	8 7	0
R-0		RX_THRESH_STAT R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-164. Subsystem Receive Threshold Masked Interrupt Status Register (RX\_THRESH\_STAT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	RX_THRESH_STAT	0-FFh	Receive Threshold Masked Interrupt Status. Each bit in this read only register corresponds to the bit in the receive threshold interrupt that is enabled and generating an interrupt on <b>RX_THRESH_PULSE</b> .

### 9.4.3.10 Subsystem Receive Masked Interrupt Status Register (RX\_STAT) (0x944)

**Figure 9-154. Subsystem Receive Masked Interrupt Status Register (RX\_STAT)**

31	Reserved	8 7	0
R-0		RX_STAT R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-165. Subsystem Receive Masked Interrupt Status Register (RX\_STAT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	RX_STAT	0-FFh	Receive Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the RX interrupt that is enabled and generating an interrupt on <b>RX_PULSE</b> .

### 9.4.3.11 Subsystem Transmit Masked Interrupt Status Register (TX\_STAT) (0x948)

**Figure 9-155. Subsystem Transmit Masked Interrupt Status Register (TX\_STAT)**

31	Reserved	8 7	0
R-0		TX_STAT R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-166. Subsystem Transmit Masked Interrupt Status Register (TX\_STAT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7-0	TX_STAT	0-FFh	Transmit Masked Interrupt Status - Each bit in this read only register corresponds to the bit in the TX interrupt that is enabled and generating an interrupt on <b>TX_PULSE</b> .

### 9.4.3.12 Subsystem Miscellaneous Masked Interrupt Status Register (MISC\_STAT) (0x94C)

**Figure 9-156. Subsystem Miscellaneous Masked Interrupt Status Register (MISC\_STAT)**

31	Reserved	5 4	0
R-0		MISC_STAT R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-167. Subsystem Miscellaneous Masked Interrupt Status Register (MISC\_STAT) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Read as zero.
4-0	MISC_STAT	0-1Fh	Misc Masked Interrupt Status. Each bit in this register corresponds to the miscellaneous interrupt (evnt_pend, stat_pend, host_pend, mdio_linkint, mdio_userint) that is enabled and generating an interrupt on <b>MISC_PULSE</b> .

### 9.4.3.13 Subsystem Receive Interrupts per Millisecond Register (RX\_IMAX) (0x970)

**Figure 9-157. Subsystem Receive Interrupts per Millisecond Register (RX\_IMAX)**

31	Reserved	6 5	0
R-0		RX_IMAX R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-168. Subsystem Receive Interrupts per Millisecond Register (RX\_IMAX) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read as zero.
5-0	RX_IMAX	0-3Fh	Receive Interrupts per Millisecond. The maximum number of interrupts per millisecond generated on <b>RX_PULSE</b> if pacing is enabled for this interrupt.

### 9.4.3.14 Subsystem Transmit Interrupts per Millisecond Register (TX\_IMAX) (0x974)


**Figure 9-158. Subsystem Transmit Interrupts per Millisecond Register (TX\_IMAX)**

31	Reserved	6 5	0
R-0		TX_IMAX R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-169. Subsystem Transmit Interrupts per Millisecond Register (TX\_IMAX) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Read as zero.
5-0	TX_IMAX	0-3Fh	Transmit Interrupts per Millisecond. The maximum number of interrupts per millisecond generated on <b>TX_PULSE</b> if pacing is enabled for this interrupt.

**9.4.3.15 RGMII Control Read Register (RGMII\_CTL) (0x988)**
**Figure 9-159. RGMII Control Read Register (RGMII\_CTL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 9-170. RGMII Control Read Register (RGMII\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Read as zero.
7	RGMII1_FULLDUPLEX	0 1	RGMII 2 Fullduplex. The CPRGMII fullduplex output signal. Half-duplex mode Fullduplex mode
6-5	RGMII1_SPEED	0 1h 2h 3h	RGMII2 Speed. The CPRGMI speed I output signal. 10Mbps mode 100Mbps mode 1000Mbps (gig) mode Reserved
4	RGMII1_LINK	0 1	RGMII2 Link Indicator. The CPRGMII link output signal. RGMII2 link is down RGMII2 link is up
3	RGMII0_FULLDUPLEX	0 1	RGMII 1 Fullduplex. The CPRGMII fullduplex output signal. Half-duplex mode Fullduplex mode
2-1	RGMII0_SPEED	0 1h 2h 3h	RGMII2 Speed. The CPRGMII speed output signal. 10Mbps mode 100Mbps mode 1000Mbps (gig) mode Reserved
0	RGMII0_LINK	0 1	RGMII2 Link Indicator. The CPRGMII link output signal. RGMII2 link is down RGMII2 link is up



## General-Purpose I/O (GPIO) Interface

---

---

This chapter describes the general-purpose I/O (GPIO) interface.

Topic	Page
<b>10.1 Introduction</b> .....	<b>1388</b>
<b>10.2 Architecture</b> .....	<b>1390</b>
<b>10.3 GPIO Registers</b> .....	<b>1397</b>

## 10.1 Introduction

### 10.1.1 Purpose of the Peripheral

The general-purpose interface combines two general-purpose input/output (GPIO) banks. Each GPIO module provides 32 dedicated general-purpose pins with input and output capabilities; thus, the general-purpose interface supports up to 64 (2 × 32) pins. These pins can be configured for the following applications:

- Data input (capture)/output (drive)
- Keyboard interface with a debounce cell
- Interrupt generation in active mode upon the detection of external events. Detected events are processed by two parallel independent interrupt-generation submodules to support biprocessor operations.

### 10.1.2 Features

Each channel in the GPIO module has the following features:

- The output enable register (GPIO\_OE) controls the output capability for each pin.
- The output line level reflects the value written in the data output register (GPIO\_DATAOUT) through the peripheral bus.
- The input line can be fed in to the GPIO module through an optional and configurable debouncing cell.
- The input line value is sampled into the data input register (GPIO\_DATAIN) and can be read from the peripheral bus.
- In Active mode, the input line can be used through level and edge detectors to trigger synchronous interrupts. The edge (rising, falling, or both) or the level (logical 0, logical 1, or both) to be used can be configured.

The global features of the GPIO module are:

- Two identical interrupt generation sub-modules process synchronous interrupt requests from each channel in order to be used independently in a bi-processor environment. Each sub-module controls its own synchronous interrupt request line and has its own interrupt enable and interrupt status registers. The interrupt enable register (GPIO\_IRQENABLE\_SET\_x) selects the channel(s) considered for the interrupt request generation, and the interrupt status register (GPIO\_IRQSTATUS\_RAW\_x) determines which channel(s) has/have activated the interrupt request. Event detection on GPIO channels is reflected into the interrupt status registers independently from the interrupt enable registers content.

The module provides an alternative to the atomic 'Test and Set' operations for the data output and interrupt enable registers. For these registers, the module implements the "Set and Clear protocol register update".

### 10.1.3 Block Diagram

Figure 10-1 details the GPIO block diagram with its configuration registers and its main functional paths:

- The synchronous path (for Active mode operations), Figure 10-2, used to generate a synchronous interrupt request upon expected event detection on any input GPIO; the synchronous interrupt request lines 0 and 1 are active according to their respective interrupt enable 0 and 1 registers.
- The blocks handling the internal clock (clock gating) and managing the Sleep mode request/acknowledge protocol (enabling the Synchronous path in Active mode).

Figure 10-1. GPIO Block Diagram





Figure 10-2. Synchronous Path Block Diagram



## 10.2 Architecture

This section discusses the operational details and basic functions of the GPIO peripheral.

### 10.2.1 Operating Modes

Four operating modes are defined for the module:

- **Active mode:** the module is running synchronously on the interface clock, interrupt can be generated according to the configuration and the external signals.
- **Idle mode:** the module is in a waiting state, interface clock can be stopped, no interrupt can be generated. Check the chip top-level functional specification for the availability of the debouncing clock while in Idle mode.
- **Inactive mode:** the module has no activity, interface clock can be stopped, no interrupt can be generated.
- **Disabled mode:** the module is not used, internal clock paths are gated, no interrupt request can be generated.

The Idle and Inactive modes are configured within the module and activated on request by the host processor through system interface sideband signals. The Disabled mode is set by software through a dedicated configuration bit. It unconditionally gates the internal clock paths not use for the system interface. All module registers are 8, 16 or 32-bit accessible through the OCP compatible interface (little endian encoding). In active mode, the event detection (level or transition) is performed in the GPIO module using the interface clock. The detection's precision is set by the frequency of this clock and the selected internal gating scheme.

### 10.2.2 Clocking and Reset Strategy

#### 10.2.2.1 Clocks

GPIO module runs using two clocks:

- The debouncing clock is used for the debouncing sub-module logic (without the corresponding configuration registers). This module can sample the input line and filters the input level using a programmed delay.
- The interface clock provided by the peripheral bus (OCP compatible system interface). It is used through the entire GPIO module (except within the debouncing sub-module logic). It clocks the OCP interface and the internal logic. Clock gating features allow adapting the module power consumption to the activity.

#### 10.2.2.2 Clocks, Gating and Active Edge Definitions

The interface clock provided by the peripheral bus (OCP compatible system interface) is used through the entire GPIO module. Two clock domains are defined: the OCP interface and the internal logic. Each clock domain can be controlled independently. Sampling operations for the data capture and for the events detection are done using the rising edge. The data loaded in the data output register (GPIO\_DATAOUT) is set at the output GPIO pins synchronously with the rising edge of the interface clock.

Five clock gating features are available:

- Clock for the system interface logic can be gated when the module is not accessed, if the AUTOIDLE configuration bit in the system configuration register (GPIO\_SYSCONFIG) is set. Otherwise, this logic is free running on the interface clock.
- Clock for the input data sample logic can be gated when the data in register is not accessed.
- Four clock groups are used for the logic in the synchronous events detection. Each 8 input GPIO\_V2 pins group will have a separate enable signal depending on the edge/level detection register setting. If a group requires no detection, then the corresponding clock will be gated. All channels are also gated using a 'one out of N' scheme. N can take the values 1, 2, 4 or 8. The interface clock is enabled for this logic one cycle every N cycles. When N is equal to 1, there is no gating and this logic is free running on the interface clock. When N is between 2 to 8, this logic is running at the equivalent frequency of interface clock frequency divided by N.

- In Inactive mode, all internal clock paths are gated.
- In Disabled mode, all internal clock paths not used for the system interface are gated. All GPIO registers are accessible synchronously with the interface clock.

### 10.2.2.3 Sleep Mode Request and Acknowledge

Upon a Sleep mode request issued by the host processor, the GPIO module goes to the Idle mode according to the IDLEMODE field in the system configuration register (GPIO\_SYSCONFIG).

- IDLEMODE = 0 (Force-Idle mode): the GPIO goes in Inactive mode independently of the internal module state and the Idle acknowledge is unconditionally sent. In Force-Idle mode, the module is in Inactive mode.
- IDLEMODE = 1h (No-Idle mode): the GPIO does not go to the Idle mode and the Idle acknowledge is never sent.
- IDLEMODE = 2h (Smart-Idle mode) or IDLEMODE = 3h (Smart-Idle mode): the GPIO module evaluates its internal capability to have the interface clock switched off. Once there is no more internal activity (the data input register completed to capture the input GPIO pins, there is no pending interrupt, all interrupt status bits are cleared, and there is no write access to GPIO\_DEBOUNCINGTIME register pending to be synchronized), the Idle acknowledge is asserted and the GPIO enters Idle mode. When the system is awake, the Idle Request goes inactive, the Idle acknowledge signals are immediately de-asserted.

---

**NOTE:** Idle mode request and Idle acknowledge are system interface sideband signals. Once the GPIO acknowledges the Sleep mode request (Idle acknowledge has been sent), the interface clock can be stopped anytime.

Upon a Sleep mode request issued by the host processor, the GPIO module goes to the Idle mode only if there is no active bit in GPIO\_IRQSTATUS\_RAW\_n registers.

---

### 10.2.2.4 Reset

The OCP hardware Reset signal has a global reset action on the GPIO. All configuration registers, all DFFs clocked with the Interface clock or Debouncing clock and all internal state machines are reset when the OCP hardware Reset is active (low level). The RESETDONE bit in the system status register (GPIO\_SYSSTATUS) monitors the internal reset status: it is set when the Reset is completed on both OCP and Debouncing clock domains. The software Reset (SOFTRESET bit in the system configuration register) has the same effect as the OCP hardware Reset signal, and the RESETDONE bit in GPIO\_SYSSTATUS is updated in the same condition.

## 10.2.3 Interrupt Features

### 10.2.3.1 Functional Description

In order to generate an interrupt request to a host processor upon a defined event (level or logic transition) occurring on a GPIO pin, the GPIO configuration registers have to be programmed as follows:

- Interrupts for the GPIO channel must be enabled in the GPIO\_IRQENABLE\_SET\_0 and/or GPIO\_IRQENABLE\_SET\_1 registers.
- The expected event(s) on input GPIO to trigger the interrupt request has to be selected in the GPIO\_LEVELDETECT0, GPIO\_LEVELDETECT1, GPIO\_RISINGDETECT, and GPIO\_FALLINGDETECT registers.

For instance, interrupt generation on both edges on input k is configured by setting to 1 the kth bit in registers GPIO\_RISINGDETECT and GPIO\_FALLINGDETECT along with the interrupt enabling for one or both interrupt lines (GPIO\_IRQENABLE\_SET\_n).

---

**NOTE:** All interrupt sources (the 32 input GPIO channels) are merged together to issue two synchronous interrupt requests 0 and 1.

---


### 10.2.3.2 Synchronous Path: Interrupt Request Generation

In Active mode, once the GPIO configuration registers have been set to enable the interrupt generation, a synchronous path (Figure 10-3) samples the transitions and levels on the input GPIO with the internally gated interface clock. When an event matches the programmed settings, the corresponding bit in the GPIO\_IRQSTATUS\_RAW\_n registers is set to 1 and, on the following interface clock cycle, the interrupt lines 0 and/or 1 are activated (depending on the GPIO\_IRQENABLE\_SET\_n registers).

Due to the sampling operation, the minimum pulse width on the input GPIO to trigger a synchronous interrupt request is two times the internally gated interface clock period (the internally gated interface clock period is equal to N times the interface clock period). This minimum pulse width has to be met before and after any expected level transition detection. Level detection requires the selected level to be stable for at least two times the internally gated interface clock period to trigger a synchronous interrupt.

As the module is synchronous, latency is minimal between the expected event occurrence and the activation of the interrupt line(s). This should not exceed 3 internally gated interface clock cycles + 2 interface clock cycles when the debouncing feature is not used. When the debouncing feature is active, the latency depends on the GPIO\_DEBOUNCINGTIME register value and should be less than 3 internally gated interface clock cycles + 2 interface clock cycles + GPIO\_DEBOUNCINGTIME value debouncing clock cycles + 3 debouncing clock cycles.

**Figure 10-3. Interrupt Request Generation**



### 10.2.3.3 Interrupt Line Release

When the host processor receives an interrupt request issued by the GPIO module, it can read the corresponding GPIO\_IRQSTATUS\_n register to find out which input GPIO has triggered the interrupt. After servicing the interrupt, the processor resets the status bit and releases the interrupt line by writing a 1 in the corresponding bit of the GPIO\_IRQSTATUS\_RAW\_n register. If there is still a pending interrupt request to serve (all bits in the GPIO\_IRQSTATUS\_RAW\_n register not masked by the GPIO\_IRQENABLE\_SET\_n, which are not cleared by setting the GPIO\_IRQENABLE\_CLR\_n), the interrupt line will be re-asserted.

## 10.2.4 General-Purpose Interface Basic Programming Model

### 10.2.4.1 Power Saving by Grouping the Edge/Level Detection

Each GPIO module implements four gated clocks used by the edge/level detection logic to save power. Each group of eight input GPIO pins generates a separate enable signal depending on the edge/level detection register setting (because the input is 32 bits, four groups of eight inputs are defined for each GPIO module). If a group requires no edge/level detection, then the corresponding clock is gated (cut off). Grouping the edge/level enable can save the power consumption of the module as described in the following example.

If any of the registers:

- GPIO\_LEVELDETECT0
- GPIO\_LEVELDETECT1
- GPIO\_RISINGDETECT
- GPIO\_FALLINGDETECT

are set to 0101 0101h, then all clocks are active (power consumption is high);

are set to 0000 00FFh, then a single clock is active.

---

**NOTE:** When the clocks are enabled by writing to the GPIO\_LEVELDETECT0, GPIO\_LEVELDETECT1, GPIO\_RISINGDETECT, and GPIO\_FALLINGDETECT registers, the detection starts after 5 clock cycles. This period is required to clean the synchronization edge/level detection pipeline.

The mechanism is independent of each clock group. If the clock has been started before a new setting is performed, the following is recommended: first, set the new detection required; second, disable the previous setting (if necessary). In this way, the corresponding clock is not gated and the detection starts immediately.

---

### 10.2.4.2 Set and Clear Instructions

The GPIO module implements the set-and-clear protocol register update for the data output and interrupt enable registers. This protocol is an alternative to the atomic test and set operations and consists of writing operations at dedicated addresses (one address for setting bit[s] and one address for clearing bit[s]). The data to write is 1 at bit position(s) to clear (or to set) and 0 at unaffected bit(s).

Registers can be accessed in two ways:

- Standard: Full register read and write operations at the primary register address
- Set and clear (recommended): Separate addresses are provided to set (and clear) bits in registers. Writing 1 at these addresses sets (or clears) the corresponding bit into the equivalent register; writing a 0 has no effect.

Therefore, for these registers, three addresses are defined for one unique physical register. Reading these addresses has the same effect and returns the register value.

### 10.2.4.2.1 Clear Instruction

#### 10.2.4.2.1.1 Clear Interrupt Enable Registers (GPIO\_IRQENABLE\_CLR\_0 and GPIO\_IRQENABLE\_CLR\_1):

- A write operation in the clear interrupt enable0 (or enable1) register clears the corresponding bit in the interrupt enable0 (or enable1) register when the written bit is 1; a written bit at 0 has no effect.
- A read of the clear interrupt enable0 (or enable1) register returns the value of the interrupt enable0 (or enable1) register.

#### 10.2.4.2.1.2 Clear Data Output Register (GPIO\_CLEARDATAOUT):

- A write operation in the clear data output register clears the corresponding bit in the data output register when the written bit is 1; a written bit at 0 has no effect.
- A read of the clear data output register returns the value of the data output register.

#### 10.2.4.2.1.3 Clear Instruction Example

Assume the data output register (or one of the interrupt enable registers) contains the binary value, 0000 0001 0000 0001h, and you want to clear bit 0.


With the clear instruction feature, write 0000 0000 0000 0001h at the address of the clear data output register (or at the address of the clear interrupt enable register). After this write operation, a reading of the data output register (or the interrupt enable register) returns 0000 0001 0000 0000h; bit 0 is cleared.

---

**NOTE:** Although the general-purpose interface registers are 32-bits wide, only the 16 least-significant bits are represented in this example.

---

**Figure 10-4. Write @ GPIO\_CLEARDATAOUT Register Example**



### 10.2.4.2.2 Set Instruction

#### 10.2.4.2.2.1 Set Interrupt Enable Registers (GPIO\_IRQENABLE\_SET\_0 and GPIO\_IRQENABLE\_SET\_1):

- A write operation in the set interrupt enable0 (or enable1) register sets the corresponding bit in the interrupt enable0 (or enable1) register when the written bit is 1; a written bit at 0 has no effect.
- A read of the set interrupt enable0(or enable1) register returns the value of the interrupt enable0 (or enable1) register.

#### 10.2.4.2.2.2 Set Data Output Register (GPIO\_SETDATAOUT):

- A write operation in the set data output register sets the corresponding bit in the data output register when the written bit is 1; a written bit at 0 has no effect.
- A read of the set data output register returns the value of the data output register.




### 10.2.4.2.3 Set Instruction Example

Assume the interrupt enable0 (or enable1) register (or the data output register) contains the binary value, 0000 0001 0000 0000h, and you want to set bits 15, 3, 2, and 1.

With the set instruction feature, write 1000 0000 0000 1110h at the address of the set interrupt enable0 (or enable1) register (or at the address of the set data output register). After this write operation, a reading of the interrupt enable0 (or enable1) register (or the data output register) returns 1000 0001 0000 1110h; bits 15, 3, 2, and 1 are set.

**NOTE:** Although the general-purpose interface registers are 32-bits wide, only the 16 least-significant bits are represented in this example.

**Figure 10-5. Write @ GPIO\_SETIRQENABLEx Register Example**



### 10.2.4.3 Data Input (Capture)/Output (Drive)

The output enable register (GPIO\_OE) controls the output/input capability for each pin. At reset, all the GPIO-related pins are configured as input and output capabilities are disabled. This register is not used within the module; its only function is to carry the pads configuration.

When configured as an output (the desired bit reset in GPIO\_OE), the value of the corresponding bit in the GPIO\_DATAOUT register is driven on the corresponding GPIO pin. Data is written to the data output register synchronously with the interface clock. This register can be accessed with read/write operations or by using the alternate set and clear protocol register update feature. This feature lets you set or clear specific bits of this register with a single write access to the set data output register (GPIO\_SETDATAOUT) or to the clear data output register (GPIO\_CLEARDATAOUT) address. If the application uses a pin as an output and does not want interrupt generation from this pin, the application must properly configure the interrupt enable registers.

When configured as an input (the desired bit set to 1 in GPIO\_OE), the state of the input can be read from the corresponding bit in the GPIO\_DATAIN register. The input data is sampled synchronously with the interface clock and then captured in the data input register synchronously with the interface clock. When the GPIO pin levels change, they are captured into this register after two interface clock cycles (the required cycles to synchronize and to write data). If the application uses a pin as an input, the application must properly configure the interrupt enable registers to the interrupt as needed.

### 10.2.4.4 Debouncing Time

To enable the debounce feature for a pin, the GPIO configuration registers must be programmed as follows:

- The GPIO pin must be configured as input in the output enable register (write 1 to the corresponding bit of the GPIO\_OE register).
- The debouncing time must be set in the debouncing value register (GPIO\_DEBOUNCINGTIME). The GPIO\_DEBOUNCINGTIME register is used to set the debouncing time for all input lines in the GPIO module. The value is global for all the ports of one GPIO module, so up to six different debouncing values are possible. The debounce cell is running with the debounce clock (32 kHz). This register represents the number of the clock cycle(s) (one cycle is 31 microseconds long) to be used.

The following formula describes the required input stable time to be propagated to the debounced output:

$$\text{Debouncing time} = (\text{DEBOUNCETIME} + 1) \times 31 \mu\text{s}$$

Where the DEBOUNCETIME field value in the GPIO\_DEBOUNCINGTIME register is from 0 to 255.

- The debouncing feature must be enabled in the debouncing enable register (write 1 to the corresponding DEBOUNCEENABLE bit in the GPIO\_DEBOUNCENABLE register).

#### 10.2.4.5 GPIO as a Keyboard Interface

The general-purpose interface can be used as a keyboard interface (Figure 10-6). You can dedicate channels based on the keyboard matrix size. Figure 10-6 shows row channels configured as inputs with the input debounce feature enabled. The row channels are driven high with an external pull-up. Column channels are configured as outputs and drive a low level.


When a keyboard matrix key is pressed, the corresponding row and column lines are shorted together and a low level is driven on the corresponding row channel. This generates an interrupt based on the proper configuration (see Section 10.2.3).

When the keyboard interrupt is received, the processor can disable the keyboard interrupt and scan the column channels for the key coordinates.

- The scanning sequence has as many states as column channels: For each step in the sequence, the processor drives one column channel low and the others high.
- The processor reads the values of the row channels and thus detects which keys in the column are pressed.

At the end of the scanning sequence, the processor establishes which keys are pressed. The keyboard interface can then be reconfigured in the interrupt waiting state.

**Figure 10-6. General-Purpose Interface Used as a Keyboard Interface**



### 10.3 GPIO Registers

All module registers are 8-, 16-, or 32-bit accessible through the L4 interconnect (little-endian encoding). Access to registers is direct; no shadow registers are implemented. For the base address of these registers, see .


**Table 10-1. GPIO Registers**

Offset	Acronym	Register Name	Section
0h	GPIO_REVISION	GPIO Revision Register	<a href="#">Section 10.3.1</a>
10h	GPIO_SYSCONFIG	System Configuration Register	<a href="#">Section 10.3.2</a>
20h	GPIO_EOI	End of Interrupt Register	<a href="#">Section 10.3.3</a>
24h	GPIO_IRQSTATUS_RAW_0	Status Raw Register for Interrupt 0	<a href="#">Section 10.3.4</a>
28h	GPIO_IRQSTATUS_RAW_1	Status Raw Register for Interrupt 1	<a href="#">Section 10.3.5</a>
2Ch	GPIO_IRQSTATUS_0	Status Register for Interrupt 0	<a href="#">Section 10.3.6</a>
30h	GPIO_IRQSTATUS_1	Status Register for Interrupt 1	<a href="#">Section 10.3.7</a>
34h	GPIO_IRQENABLE_SET_0	Enable Set Register for Interrupt 0	<a href="#">Section 10.3.8</a>
38h	GPIO_IRQENABLE_SET_1	Enable Set Register for Interrupt 1	<a href="#">Section 10.3.9</a>
3Ch	GPIO_IRQENABLE_CLR_0	Enable Clear Register for Interrupt 0	<a href="#">Section 10.3.10</a>
40h	GPIO_IRQENABLE_CLR_1	Enable Clear Register for Interrupt 1	<a href="#">Section 10.3.11</a>
44h	GPIO_IRQWAKEN_0	Wakeup Enable Register for Interrupt 0	<a href="#">Section 10.3.12</a>
48h	GPIO_IRQWAKEN_1	Wakeup Enable Register for Interrupt 1	<a href="#">Section 10.3.13</a>
114h	GPIO_SYSSTATUS	System Status Register	<a href="#">Section 10.3.14</a>
130h	GPIO_CTRL	Module Control Register	<a href="#">Section 10.3.15</a>
134h	GPIO_OE	Output Enable Register	<a href="#">Section 10.3.16</a>
138h	GPIO_DATAIN	Data Input Register	<a href="#">Section 10.3.17</a>
13Ch	GPIO_DATAOUT	Data Output Register	<a href="#">Section 10.3.18</a>
140h	GPIO_LEVELDETECT0	Low-level Detection Enable Register	<a href="#">Section 10.3.19</a>
144h	GPIO_LEVELDETECT1	High-level Detection Enable Register	<a href="#">Section 10.3.20</a>
148h	GPIO_RISINGDETECT	Rising-edge Detection Enable Register	<a href="#">Section 10.3.21</a>
14Ch	GPIO_FALLINGDETECT	Falling-edge Detection Enable Register	<a href="#">Section 10.3.22</a>
150h	GPIO_DEBOUNCENABLE	Debounce Enable Register	<a href="#">Section 10.3.23</a>
154h	GPIO_DEBOUNCINGTIME	Debouncing Time Register	<a href="#">Section 10.3.24</a>
190h	GPIO_CLEARDATAOUT	Clear Data Output Register	<a href="#">Section 10.3.25</a>
194h	GPIO_SETDATAOUT	Set Data Output Register	<a href="#">Section 10.3.26</a>

### 10.3.1 GPIO\_REVISION Register

The GPIO revision register is a read only register containing the revision number of the GPIO module. A write to this register has no effect, the same as the reset.

**Figure 10-7. GPIO\_REVISION Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 10-2. GPIO\_REVISION Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1h	Used to distinguish between old Scheme and current.
29-28	Reserved	R	1h	Reserved
27-16	FUNC	R	60h	Indicates a software compatible module family.
15-11	RTL	R	1Fh	RTL version
10-8	MAJOR	R	0h	Major Revision
7-6	CUSTOM	R	0h	Indicates a special version for a particular device.
5-0	MINOR	R	1Fh	Minor Revision

### 10.3.2 GPIO\_SYSCONFIG Register

The GPIO\_SYSCONFIG register controls the various parameters of the L4 interconnect.

**NOTE:** When the AUTOIDLE bit is set, the GPIO\_DATAIN read command has a 3 OCP cycle latency due to the data in sample gating mechanism. When the AUTOIDLE bit is not set, the GPIO\_DATAIN read command has a 2 OCP cycle latency.

**Figure 10-8. GPIO\_SYSCONFIG Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 10-3. GPIO\_SYSCONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	Reserved	R	0h	Reserved
4-3	IDLEMODE	R/W	0h	Power Management, Req/Ack control 0 = Force-idle. An idle request is acknowledged unconditionally 1 = No-idle. An idle request is never acknowledged 2 = Smart-idle. Acknowledgment to an idle request is given based on the internal activity of the module 3 = Smart-idle Wakeup.
2	Reserved	R/W	0h	Reserved. Always write the default value for future device compatibility.
2	ENAWAKEUP	R/W	0h	Wake-up capability enabled/disabled 0 = Wake-up disable 1 = Wake-up enabled upon expected transition on input GPIO pin
1	SOFTRESET	R/W	0h	Software reset. This bit is automatically reset by the hardware. During reads, it always returns 0. 0 = Normal mode 1 = The module is reset
0	AUTOIDLE	R/W	0h	Internal interface clock gating strategy 0 = Internal Interface OCP clock is free-running 1 = Automatic internal OCP clock gating, based on the OCP interface activity

### 10.3.3 GPIO\_EOI Register

The GPIO\_EOI register provides software end of interrupt (EOI) control.

**Figure 10-9. GPIO\_EOI Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 10-4. GPIO\_EOI Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	LINE_NUMBER	R/W	0h	Software End Of Interrupt (EOI) control. Write number of interrupt output. Write 0 = EOI for interrupt output line #0 Write 1 = EOI for interrupt output line #1 Read 0 = Reads always 0 (no EOI memory)

### 10.3.4 GPIO\_IRQSTATUS\_RAW\_0 Register

The GPIO\_IRQSTATUS\_RAW\_0 register provides core status information for the interrupt handling, showing all active events (enabled and not enabled). The fields are read-write. Writing a 1 to a bit sets it to 1, that is, triggers the IRQ (mostly for debug). Writing a 0 has no effect, that is, the register value is not modified. Only enabled, active events trigger an actual interrupt request on the IRQ output line.

**Figure 10-10. GPIO\_IRQSTATUS\_RAW\_0 Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-5. GPIO\_IRQSTATUS\_RAW\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Interrupt n status. 0 = No effect 1 = IRQ is triggered.

### 10.3.5 GPIO\_IRQSTATUS\_RAW\_1 Register

The GPIO\_IRQSTATUS\_RAW\_1 register provides core status information for the interrupt handling, showing all active events (enabled and not enabled). The fields are read-write. Writing a 1 to a bit sets it to 1, that is, triggers the IRQ (mostly for debug). Writing a 0 has no effect, that is, the register value is not modified. Only enabled, active events trigger an actual interrupt request on the IRQ output line.

**Figure 10-11. GPIO\_IRQSTATUS\_RAW\_1 Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-6. GPIO\_IRQSTATUS\_RAW\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Interrupt n status. 0 = No effect 1 = IRQ is triggered.

### 10.3.6 GPIO\_IRQSTATUS\_0 Register

The GPIO\_IRQSTATUS\_0 register provides core status information for the interrupt handling, showing all enabled events (enabled interrupts only). The fields are read-write. Writing a 1 to a bit clears the bit to 0, that is, clears the IRQ. Writing a 0 has no effect, that is, the register value is not modified. Only enabled, active events trigger an actual interrupt request on the IRQ output line.

**Figure 10-12. GPIO\_IRQSTATUS\_0 Register**



LEGEND: R/W = Read/Write; W1C = Write a 1 to clear to 0, a write of 0 has no effect; -n = value after reset


**Table 10-7. GPIO\_IRQSTATUS\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W1C	0h	Interrupt n status. 0 = No effect 1 = IRQ is triggered.

### 10.3.7 GPIO\_IRQSTATUS\_1 Register

The GPIO\_IRQSTATUS\_1 register provides core status information for the interrupt handling, showing all enabled events (enabled interrupts only). The fields are read-write. Writing a 1 to a bit clears the bit to 0, that is, clears the IRQ. Writing a 0 has no effect, that is, the register value is not modified. Only enabled, active events trigger an actual interrupt request on the IRQ output line.

**Figure 10-13. GPIO\_IRQSTATUS\_1 Register**



LEGEND: R/W = Read/Write; W1C = Write a 1 to clear to 0, a write of 0 has no effect; -n = value after reset

**Table 10-8. GPIO\_IRQSTATUS\_1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W1C	0h	Interrupt n status. 0 = No effect 1 = IRQ is triggered.



### 10.3.8 GPIO\_IRQENABLE\_SET\_0 Register

All 1-bit fields in the GPIO\_IRQENABLE\_SET\_0 register enable a specific interrupt event to trigger an interrupt request. Writing a 1 to a bit enables the interrupt field. Writing a 0 has no effect, that is, the register value is not modified.

Figure 10-14. GPIO\_IRQENABLE\_SET\_0 Register



LEGEND: R/W = Read/Write; -n = value after reset


Table 10-9. GPIO\_IRQENABLE\_SET\_0 Register Field Descriptions

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Interrupt n enable 0 = No effect 1 = Enable IRQ generation.

### 10.3.9 GPIO\_IRQENABLE\_SET\_1 Register

All 1-bit fields in the GPIO\_IRQENABLE\_SET\_1 register enable a specific interrupt event to trigger an interrupt request. Writing a 1 to a bit enables the interrupt field. Writing a 0 has no effect, that is, the register value is not modified.

Figure 10-15. GPIO\_IRQENABLE\_SET\_1 Register



LEGEND: R/W = Read/Write; -n = value after reset


Table 10-10. GPIO\_IRQENABLE\_SET\_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Interrupt n enable 0 = No effect 1 = Enable IRQ generation.

### 10.3.10 GPIO\_IRQENABLE\_CLR\_0 Register

All 1-bit fields in the GPIO\_IRQENABLE\_CLR\_0 register clear a specific interrupt event. Writing a 1 to a bit disables the interrupt field. Writing a 0 has no effect, that is, the register value is not modified.

**Figure 10-16. GPIO\_IRQENABLE\_CLR\_0 Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-11. GPIO\_IRQENABLE\_CLR\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Interrupt n enable 0 = No effect 1 = Disable IRQ generation.

### 10.3.11 GPIO\_IRQENABLE\_CLR\_1 Register

All 1-bit fields in the GPIO\_IRQENABLE\_CLR\_1 register clear a specific interrupt event. Writing a 1 to a bit disables the interrupt field. Writing a 0 has no effect, that is, the register value is not modified.

**Figure 10-17. GPIO\_IRQENABLE\_CLR\_1 Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-12. GPIO\_IRQENABLE\_CLR\_1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Interrupt n enable 0 = No effect 1 = Disable IRQ generation.

### 10.3.12 GPIO\_IRQWAKEN\_0 Register

All 1-bit fields in the GPIO\_IRQWAKEN\_0 register enable a specific (synchronous) IRQ request source to generate an asynchronous wakeup (on the appropriate wakeup line). The GPIO\_IRQWAKEN\_n register allows you to mask the expected transition on input GPIO from generating a wakeup request. The GPIO\_IRQWAKEN\_n register is programmed synchronously with the interface clock before any Idle mode request coming from the host processor.

**NOTE:** In Force-Idle mode, the module wake-up feature is totally inhibited. The wake-up generation can also be gated at module level using the EnaWakeUp bit from the GPIO\_SYSCONFIG register.

**Figure 10-18. GPIO\_IRQWAKEN\_0 Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-13. GPIO\_IRQWAKEN\_0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Wake Up Enable for Interrupt Line 0 = No effect 1 = Enable wake-up generation.

### 10.3.13 GPIO\_IRQWAKEN\_1 Register

All 1-bit fields in the GPIO\_IRQWAKEN\_1 register enable a specific (synchronous) IRQ request source to generate an asynchronous wakeup (on the appropriate wakeup line). The GPIO\_IRQWAKEN\_n register allows you to mask the expected transition on input GPIO from generating a wakeup request. The GPIO\_IRQWAKEN\_n register is programmed synchronously with the interface clock before any Idle mode request coming from the host processor.

**NOTE:** In Force-Idle mode, the module wake-up feature is totally inhibited. The wake-up generation can also be gated at module level using the EnaWakeUp bit from the GPIO\_SYSCONFIG register.

**Figure 10-19. GPIO\_IRQWAKEN\_1 Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-14. GPIO\_IRQWAKEN\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE[n]	R/W	0h	Wake Up Enable for Interrupt Line 0 = No effect 1 = Enable wake-up generation.

### 10.3.14 GPIO\_SYSSTATUS Register

The GPIO\_SYSSTATUS register provides the reset status information about the GPIO module. It is a read-only register; a write to this register has no effect.

**Figure 10-20. GPIO\_SYSSTATUS Register**



LEGEND: R = Read only; -n = value after reset


**Table 10-15. GPIO\_SYSSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0h	Reserved
0	RESETDONE	R	0h	Reset status information. 0 = Internal Reset is on-going 1 = Reset completed

### 10.3.15 GPIO\_CTRL Register

The GPIO\_CTRL register controls the clock gating functionality. The DISABLEMODULE bit controls a clock gating feature at the module level. When set, this bit forces the clock gating for all internal clock paths. Module internal activity is suspended. System interface is not affected by this bit. System interface clock gating is controlled with the AUTOIDLE bit in the system configuration register (GPIO\_SYSCONFIG). This bit is to be used for power saving when the module is not used because of the multiplexing configuration selected at the chip level. This bit has precedence over all other internal configuration bits.

**Figure 10-21. GPIO\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 10-16. GPIO\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0h	Reserved
2-1	GATINGRATIO	R/W	1h	Gating Ratio. Controls the clock gating for the event detection logic. 0 = Functional clock is interface clock. 1 = Functional clock is interface clock divided by 2. 2 = Functional clock is interface clock divided by 4. 3 = Functional clock is interface clock divided by 8.
0	DISABLEMODULE	R/W	0h	Module Disable 0 = Module is enabled, clocks are not gated. 1 = Module is disabled, clocks are gated.

### 10.3.16 GPIO\_OE Register

The GPIO\_OE register is used to enable the pins output capabilities. At reset, all the GPIO related pins are configured as input and output capabilities are disabled. This register is not used within the module, its only function is to carry the pads configuration. When the application is using a pin as an output and does not want interrupt/wake-up generation from this pin, the application can/has to configure properly the Wakeup Enable and the Interrupt Enable registers.

**Figure 10-22. GPIO\_OE Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-17. GPIO\_OE Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	OUTPUTEN[n]	R/W	FFFF FFFFh	Output Data Enable 0 = The corresponding GPIO port is configured as an output. 1 = The corresponding GPIO port is configured as an input.

### 10.3.17 GPIO\_DATAIN Register

The GPIO\_DATAIN register is used to register the data that is read from the GPIO pins. The GPIO\_DATAIN register is a read-only register. The input data is sampled synchronously with the interface clock and then captured in the GPIO\_DATAIN register synchronously with the interface clock. So, after changing, GPIO pin levels are captured into this register after two interface clock cycles (the required cycles to synchronize and to write the data).

**NOTE:** When the AUTOIDLE bit in the system configuration register (GPIO\_SYSCONFIG) is set, the GPIO\_DATAIN read command has a 3 OCP cycle latency due to the data in sample gating mechanism. When the AUTOIDLE bit is not set, the GPIO\_DATAIN read command has a 2 OCP cycle latency.

**Figure 10-23. GPIO\_DATAIN Register**



LEGEND: R = Read only; -n = value after reset


**Table 10-18. GPIO\_DATAIN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DATAIN	R	x	Sampled Input Data

### 10.3.18 GPIO\_DATAOUT Register

The GPIO\_DATAOUT register is used for setting the value of the GPIO output pins. Data is written to the GPIO\_DATAOUT register synchronously with the interface clock. This register can be accessed with direct read/write operations or using the alternate 'Set/Clear' feature. This feature enables to set or clear specific bits of this register with a single write access to the set data output register (GPIO\_SETDATAOUT) or to the clear data output register (GPIO\_CLEARDATAOUT) address.

**Figure 10-24. GPIO\_DATAOUT Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-19. GPIO\_DATAOUT Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	DATAOUT	R/W	0	Data to set on output pins

### 10.3.19 GPIO\_LEVELDETECT0 Register

The GPIO\_LEVELDETECT0 register is used to enable/disable for each input lines the low-level (0) detection to be used for the interrupt request generation.

**NOTE:** Enabling at the same time high-level detection and low-level detection for one given pin makes a constant interrupt generator.

**Figure 10-25. GPIO\_LEVELDETECT0 Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-20. GPIO\_LEVELDETECT0 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	LEVELDETECT0[n]	R/W	0h	Low Level Interrupt Enable 0 = Disable the IRQ assertion on low-level detect. 1 = Enable the IRQ assertion on low-level detect.

### 10.3.20 GPIO\_LEVELDETECT1 Register

The GPIO\_LEVELDETECT1 register is used to enable/disable for each input lines the high-level (1) detection to be used for the interrupt request generation.

**NOTE:** Enabling at the same time high-level detection and low-level detection for one given pin makes a constant interrupt generator.

**Figure 10-26. GPIO\_LEVELDETECT1 Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-21. GPIO\_LEVELDETECT1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	LEVELDETECT1[n]	R/W	0h	High Level Interrupt Enable 0 = Disable the IRQ assertion on high-level detect. 1 = Enable the IRQ assertion on high-level detect.



### 10.3.21 GPIO\_RISINGDETECT Register

The GPIO\_RISINGDETECT register is used to enable/disable for each input lines the rising-edge (transition 0 to 1) detection to be used for the interrupt request generation.

**Figure 10-27. GPIO\_RISINGDETECT Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-22. GPIO\_RISINGDETECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	RISINGDETECT[n]	R/W	0h	Rising Edge Interrupt Enable 0 = Disable IRQ on rising-edge detect. 1 = Enable IRQ on rising-edge detect.

### 10.3.22 GPIO\_FALLINGDETECT Register

The GPIO\_FALLINGDETECT register is used to enable/disable for each input lines the falling-edge (transition 1 to 0) detection to be used for the interrupt request generation.

**Figure 10-28. GPIO\_FALLINGDETECT Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-23. GPIO\_FALLINGDETECT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	FALLINGDETECT[n]	R/W	0h	Falling Edge Interrupt Enable 0 = Disable IRQ on falling-edge detect. 1 = Enable IRQ on falling-edge detect.

### 10.3.23 GPIO\_DEBOUNCENABLE Register

The GPIO\_DEBOUNCENABLE register is used to enable/disable the debouncing feature for each input line.

**Figure 10-29. GPIO\_DEBOUNCENABLE Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-24. GPIO\_DEBOUNCENABLE Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	DEBOUNCEENABLE[n]	R/W	0h	Input Debounce Enable 0 = Disable debouncing feature on the corresponding input port. 1 = Enable debouncing feature on the corresponding input port.

### 10.3.24 GPIO\_DEBOUNCINGTIME Register

The GPIO\_DEBOUNCINGTIME register controls debouncing time (the value is global for all ports). The debouncing cell is running with the debouncing clock (32 kHz), this register represents the number of the clock cycle(s) (31μs long) to be used.

**Figure 10-30. GPIO\_DEBOUNCINGTIME Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-25. GPIO\_DEBOUNCINGTIME Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-8	Reserved	R/W	0h	Reserved
7-0	DEBOUNCETIME	R/W	0h	Input Debouncing Value in 31 microsecond steps. Debouncing time = (DEBOUNCETIME + 1) × 31 microseconds

### 10.3.25 GPIO\_CLEARDATAOUT Register

Writing a 1 to a bit in the GPIO\_CLEARDATAOUT register clears to 0 the corresponding bit in the GPIO\_DATAOUT register; writing a 0 has no effect. A read of the GPIO\_CLEARDATAOUT register returns the value of the data output register (GPIO\_DATAOUT).

**Figure 10-31. GPIO\_CLEARDATAOUT Register**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 10-26. GPIO\_CLEARDATAOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE [n]	R/W	0h	Clear Data Output Register 0 = No effect 1 = Clear the corresponding bit in the GPIO_DATAOUT register.

### 10.3.26 GPIO\_SETDATAOUT Register

Writing a 1 to a bit in the GPIO\_SETDATAOUT register sets to 1 the corresponding bit in the GPIO\_DATAOUT register; writing a 0 has no effect. A read of the GPIO\_SETDATAOUT register returns the value of the data output register (GPIO\_DATAOUT).

**Figure 10-32. GPIO\_SETDATAOUT Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 10-27. GPIO\_SETDATAOUT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	INTLINE [n]	R/W	0h	Set Data Output Register 0 = No effect 1 = Set the corresponding bit in the GPIO_DATAOUT register.

---

---

## General-Purpose Memory Controller (GPMC)

---

---

This chapter describes the general-purpose memory controller (GPMC).

Topic	Page
11.1 Introduction .....	1415
11.2 Architecture .....	1417
11.3 Basic Programming Model .....	1496
11.4 Use Cases And Tips .....	1515
11.5 Registers .....	1527

## 11.1 Introduction

### 11.1.1 Overview

The general-purpose memory controller (GPMC) is an unified memory controller dedicated to interfacing external memory devices:

- Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices
- Asynchronous, synchronous, and page mode (only available in non-multiplexed mode) burst NOR flash devices
- NAND Flash
- Pseudo-SRAM devices


### 11.1.2 Block Diagram

The GPMC can access various external devices through the L3 Slow Interconnect. The flexible programming model allows a wide range of attached device types and access schemes. Based on the programmed configuration bit fields stored in the GPMC registers, the GPMC is able to generate all control signals timing depending on the attached device and access type. Given the chip-select decoding and its associated configuration registers, the GPMC selects the appropriate device type control signals timing.

[Figure 11-1](#) shows the GPMC functional block diagram. The GPMC consists of six blocks:

- Interconnect port interface
- Address decoder, GPMC configuration, and chip-select configuration register file
- Access engine
- Prefetch and write-posting engine
- Error correction code engine (ECC)
- External device/memory port interface

Figure 11-1. GPMC Block Diagram



## 11.2 Architecture

### 11.2.1 GPMC Signals

Table 11-1 lists the GPMC subsystem I/O pins.

**NOTE:** In this chapter, the *i* in GPMC\_CONFIGx\_i represents GPMC chip-select *i*, where *i* = 0 to 5.

**NOTE:** The GPMC\_CS[7:6] and GPMC\_WAIT1 pins are not available on all devices, refer to your device-specific data manual for availability.

**Table 11-1. GPMC I/O Description**

Pin Name	I/O	Description
GPMC_A[27:0]	O	Address
GPMC_D[15:0]	I/O	Data
GPMC_CS[5:0]	O	Chip-selects (active low)
GPMC_CLK	O	Clock generated for the external memory or device
GPMC_ADV_ALE	O	Address valid (active low). Also used as address latch enable (active high) for NAND protocol memories.
GPMC_OE_RE	O	Output enable (active low). Also used as read enable (active low) for NAND protocol memories.
GPMC_WE	O	Write enable (active low)
GPMC_BE0_CLE	O	Lower-byte enable (active low). Also used as command latch enable for NAND protocol memories.
GPMC_BE1	O	Upper-byte enable (active low)
GPMC_WAIT	I	External wait signal for NOR and NAND protocol memories. The wait signal can be mapped on any of the chip-selects.

Table 11-2 shows the use of address and data GPMC controller pins based on the type of external device.

**Table 11-2. GPMC Pin Multiplexing Options**

GPMC Pin	Non Multiplexed Address Data 16- Bit Device	Non Multiplexed Address Data 8-Bit Device	Multiplexed Address Data 16- Bit Device	16-Bit NAND Device	8-Bit NAND Device
GPMC_A[27]	A26	A27	A27	Not Used	Not Used
GPMC_A[26]	A25	A26	Not Used	Not Used	Not Used
GPMC_A[25]	A24	A25	Not Used	Not Used	Not Used
GPMC_A[24]	A23	A24	Not Used	Not Used	Not Used
GPMC_A[23]	A22	A23	Not Used	Not Used	Not Used
GPMC_A[22]	A21	A22	Not Used	Not Used	Not Used
GPMC_A[21]	A20	A21	Not Used	Not Used	Not Used
GPMC_A[20]	A19	A20	Not Used	Not Used	Not Used
GPMC_A[19]	A18	A19	Not Used	Not Used	Not Used
GPMC_A[18]	A17	A18	Not Used	Not Used	Not Used
GPMC_A[17]	A16	A17	Not Used	Not Used	Not Used
GPMC_A[16]	A15	A16	Not Used	Not Used	Not Used
GPMC_A[15]	A14	A15	Not Used	Not Used	Not Used
GPMC_A[14]	A13	A14	Not Used	Not Used	Not Used
GPMC_A[13]	A12	A13	Not Used	Not Used	Not Used
GPMC_A[12]	A11	A12	Not Used	Not Used	Not Used
GPMC_A[11]	A10	A11	Not Used	Not Used	Not Used

**Table 11-2. GPMC Pin Multiplexing Options (continued)**

GPMC Pin	Non Multiplexed Address Data 16- Bit Device	Non Multiplexed Address Data 8-Bit Device	Multiplexed Address Data 16- Bit Device	16-Bit NAND Device	8-Bit NAND Device
GPMC_A[10]	A9	A10	A26	Not Used	Not Used
GPMC_A[9]	A8	A9	A25	Not Used	Not Used
GPMC_A[8]	A7	A8	A24	Not Used	Not Used
GPMC_A[7]	A6	A7	A23	Not Used	Not Used
GPMC_A[6]	A5	A6	A22	Not Used	Not Used
GPMC_A[5]	A4	A5	A21	Not Used	Not Used
GPMC_A[4]	A3	A4	A20	Not Used	Not Used
GPMC_A[3]	A2	A3	A19	Not Used	Not Used
GPMC_A[2]	A1	A2	A18	Not Used	Not Used
GPMC_A[1]	A0	A1	A17	Not Used	Not Used
GPMC_A[0]	Not Used	A0	Not Used	Not Used	Not Used
GPMC_D[15]	D15	Not Used	A16/D15	D15	Not Used
GPMC_D[14]	D14	Not Used	A15/D14	D14	Not Used
GPMC_D[13]	D13	Not Used	A14/D13	D13	Not Used
GPMC_D[12]	D12	Not Used	A13/D12	D12	Not Used
GPMC_D[11]	D11	Not Used	A12/D11	D11	Not Used
GPMC_D[10]	D10	Not Used	A11/D10	D10	Not Used
GPMC_D[9]	D9	Not Used	A10/D9	D9	Not Used
GPMC_D[8]	D8	Not Used	A9/D8	D8	Not Used
GPMC_D[7]	D7	D7	A8/D7	D7	D7
GPMC_D[6]	D6	D6	A7/D6	D6	D6
GPMC_D[5]	D5	D5	A6/D5	D5	D5
GPMC_D[4]	D4	D4	A5/D4	D4	D4
GPMC_D[3]	D3	D3	A4/D3	D3	D3
GPMC_D[2]	D2	D2	A3/D2	D2	D2
GPMC_D[1]	D1	D1	A2/D1	D1	D1
GPMC_D[0]	D0	D0	A1/D0	D0	D0

With all device types, the GPMC does not drive unnecessary address lines. They stay at their reset value of 00.

Address mapping supports address/data-multiplexed 16-bit wide devices:

- The NOR flash memory controller still supports non-multiplexed address and data memory devices.
- Multiplexing mode can be selected through the GPMC\_CONFIG1\_i[9-8] MUXADDDATA bit field (i = 0 to 5).
- Asynchronous page mode is not supported for multiplexed address and data devices.




### 11.2.2 GPMC Modes

This section shows three GPMC external connections options:

- [Figure 11-2](#) shows a connection between the GPMC and a 16-bit synchronous address/data-multiplexed (or AAD-multiplexed, but this protocol use less address pins) external memory device.
- [Figure 11-3](#) shows a connection between the GPMC and a 16-bit synchronous nonmultiplexed external memory device .
- [Figure 11-4](#) shows a connection between the GPMC and a 8-bit NAND device

**Figure 11-2. GPMC to 16-Bit Address/Data-Multiplexed Memory**



- A If ROM boot from the NOR device is required, some high-order address lines must be driven or pulled low by external hardware during ROM operation. See the *ROM Code Memory and Peripheral Booting* chapter, XIP Memory section, and the device data manual for details.

Figure 11-3. GPMC to 16-Bit Nonmultiplexed Memory





Figure 11-4. GPMC to 8-Bit NAND Device



### 11.2.3 GPMC Integration

This section describes module integration in the device, including information about clocks, resets, and hardware requests.

- No STANDBY hardware handshake
- No wake-up request
- One system direct memory access (eDMA) request
- One interrupt request to the Cortex-A8 MPU Interrupt Controller (MA\_IRQ)
- One clock for functional and interface domains

Figure 11-5 shows GPMC integration. Table 11-3 through Table 11-5 summarize the integration of the module in the device.

Figure 11-5. GPMC Integration




Table 11-3. GPMC Integration Attributes

Module Instance	Attributes		
	Power Domain	Wake-up Capability	Interconnect
GPMC	ALWAYS_ON	No	L3_Slow

**Table 11-4. GPMC Clocks and Resets**

Module Instance	Destination Signal Name	Source Signal Name	Source	Description
<b>Clocks</b>				
GPMC	GPMC_FCLK	prcm_GPMC_CLK	PRCM	Functional clock
<b>Resets</b>				
GPMC	GPMC_RST	ALW_DOM_RST	PRCM	GPMC reset

**Table 11-5. GPMC Hardware Requests**

Module Instance	Source Signal Name	Destination Signal Name	Destination	Description
<b>Interrupt Requests</b>				
GPMC	GPMC_IRQ	A_IRQ_100	Cortex-A8	GPMC interrupt to Cortex-A8 MPU subsystem
<b>DMA Requests</b>				
GPMC	GPMC_DMA_REQ	e_DMA_52	eDMA	GPMC request from Prefetch Engine to eDMA

### 11.2.4 GPMC Functional Description

The GPMC basic programming model offers maximum flexibility to support various access protocols for each of the six configurable chip-selects. Use optimal chip-select settings, based on the characteristics of the external device:

- Different protocols can be selected to support generic asynchronous or synchronous random-access devices (NOR flash, SRAM) or to support specific NAND devices.
- The address and the data bus can be multiplexed on the same external bus.
- Read and write access can be independently defined as asynchronous or synchronous.
- System requests (byte, 16-bit word, burst) are performed through single or multiple accesses. External access profiles (single, multiple with optimized burst length, native- or emulated-wrap) are based on external device characteristics (supported protocol, bus width, data buffer size, native-wrap support).
- System burst read or write requests are synchronous-burst (multiple-read or multiple-write). When neither burst nor page mode is supported by external memory or ASIC devices, system burst read or write requests are translated to successive single synchronous or asynchronous accesses (single reads or single writes). 8-bit wide devices are supported only in single synchronous or single asynchronous read or write mode.
- To simulate a programmable internal-wait state, an external wait pin can be monitored to dynamically control external access at the beginning (initial access time) of and during a burst access.

Each control signal is controlled independently for each chip-select. The internal functional clock of the GPMC (GPMC\_FCLK) is used as a time reference to specify the following:

- Read- and write-access duration
- Most GPMC external interface control-signal assertion and deassertion times
- Data-capture time during read access
- External wait-pin monitoring time
- Duration of idle time between accesses, when required

### 11.2.4.1 GPMC Clock Configuration

Table 11-6 describes the GPMC clocks.

**Table 11-6. GPMC Clocks**

Signal	I/O	Description
GPMC_FCLK	I	Functional and interface clock
GPMC_CLK	O	External clock provided to synchronous external memory devices.

The GPMC\_CLK is generated by the GPMC from the internal GPMC\_FCLK clock. The source of the GPMC\_FCLK is described in Table 11-4. The GPMC\_CLK is configured via the GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER field (for i = 0 to 3) as shown in Table 11-7.

**Table 11-7. GPMC\_CONFIG1\_i Configuration**

Source Clock	GPMC_CONFIG1_i[1-0] GPMCFCLKDIVIDER	GPMC_CLK Generated Clock Provided to External Memory Device
GPMC_FCLK	00	GPMC_FCLK
	01	GPMC_FCLK/2
	10	GPMC_FCLK/4
	11	GPMC_FCLK/8

### 11.2.4.2 GPMC Software Reset

The GPMC can be reset by software through the GPMC\_SYSCONFIG[1] SOFTRESET bit. Setting the bit to 1 enables an active software reset that is functionally equivalent to a hardware reset. Hardware and software resets initialize all GPMC registers and the finite state-machine (FSM) immediately and unconditionally. The GPMC\_SYSSTATUS[0] RESETDONE bit indicates that the software reset is complete when its value is 1. The software must ensure that the software reset completes before doing GPMC operations.

### 11.2.4.3 GPMC Power Management

GPMC power is supplied by the CORE power domain, and GPMC power management complies with system power-management guidelines. Table 11-8 describes power-management features available for the GPMC module.

**Table 11-8. GPMC Local Power Management Features**

Feature	Registers	Description
Clock Auto Gating	GPMC_SYSCONFIG[0] AUTOIDLE] bit	This bit allows a local power optimization inside the module, by gating the GPMC_FCLK clock upon the internal activity.
Slave Idle Modes	GPMC_SYSCONFIG[4-3] SIDLEMODE bit field	Force-idle, No-idle and Smart-idle wakeup modes are available
Clock Activity	N/A	Feature not available
Master Standby Modes	N/A	Feature not available
Global Wake-up Enable	N/A	Feature not available
Wake-up Sources Enable	N/A	Feature not available

#### 11.2.4.4 GPMC Interrupt Requests

The GPMC generates one interrupt event as shown in [Figure 11-5](#).

- The interrupt request goes from GPMC (GPMC\_IRQ) to the Cortex-A8 MPU subsystem: A\_IRQ\_100

[Table 11-9](#) lists the event flags, and their mask, that can cause module interrupts.

**Table 11-9. GPMC Interrupt Events**

Event Flag	Event Mask	Sensitivity	Map to	Description
GPMC_IRQSTATUS[9] WAIT1EDGEDETECTIO NSTATUS	GPMC_IRQENABLE[9] WAIT1EDGEDETECTIO NENABLE	Edge	A_IRQ_100	Wait1 edge detection interrupt: Triggered if a rising or falling edge is detected on the GPMC_WAIT1 signal. The rising or falling edge detection of Wait1 is selected through GPMC_CONFIG[9] WAIT1PINPOLARITY bit.
GPMC_IRQSTATUS[8] WAIT0EDGEDETECTIO NSTATUS	GPMC_IRQENABLE[8] WAIT0EDGEDETECTIO NENABLE	Edge	A_IRQ_100	Wait0 edge detection interrupt: Triggered if a rising or falling edge is detected on the GPMC_WAIT0 signal. The rising or falling edge detection of Wait0 is selected through GPMC_CONFIG[8] WAIT0PINPOLARITY bit.
GPMC_IRQSTATUS[1] TERMINALCOUNTSTAT US	GPMC_IRQENABLE[1] TERMINALCOUNTENA BLE	Level	A_IRQ_100	Terminal count event: Triggered on prefetch process completion, that is when the number of currently remaining data to be requested reaches 0.
GPMC_IRQSTATUS[0] FIFOEVENTSTATUS	GPMC_IRQENABLE[0] FIFOEVENTENABLE	Level	A_IRQ_100	FIFO event interrupt: Indicates FIFO levels availability for in Write-Posting mode and prefetch mode. GPMC_PREFETCH_CONFIG[2] DMAMODE bit shall be cleared to 0.

#### 11.2.4.5 GPMC DMA Requests

The GPMC generates one DMA event as shown in [Figure 11-5](#).

- From GPMC (GPMC\_DMA\_REQ) to the eDMA: e\_DMA\_53

#### 11.2.4.6 L3 Slow Interconnect Interface

The GPMC L3 Slow interconnect interface is a pipelined interface including an 16 × 32-bit word write buffer. Any system host can issue external access requests through the GPMC. The device system can issue the following requests through this interface:

- One 8-bit / 16-bit / 32-bit interconnect access (read/write)
- Two incrementing 32-bit interconnect accesses (read/write)
- Two wrapped 32-bit interconnect accesses (read/write)
- Four incrementing 32-bit interconnect accesses (read/write)
- Four wrapped 32-bit interconnect accesses (read/write)
- Eight incrementing 32-bit interconnect accesses (read/write)
- Eight wrapped 32-bit interconnect accesses (read/write)

Only linear burst transactions are supported; interleaved burst transactions are not supported. Only power-of-two-length precise bursts 2 × 32, 4 × 32, 8 × 32 or 16 × 32 with the burst base address aligned on the total burst size are supported (this limitation applies to incrementing bursts only).

This interface also provides one interrupt and one DMA request line, for specific event control.

It is recommended to program the GPMC\_CONFIG1\_i ATTACHEDDEVICEPAGELENGTH field ([24-23]) according to the effective attached device page length and to enable the GPMC\_CONFIG1\_i WRAPBURST bit ([31]) if the attached device supports wrapping burst. However, it is possible to emulate wrapping burst on a non-wrapping memory by providing relevant addresses within the page or splitting transactions. Bursts larger than the memory page length are chopped into multiple bursts transactions. Due to the alignment requirements, a page boundary is never crossed.

### 11.2.4.7 GPMC Address and Data Bus

The current application supports GPMC connection to NAND devices and to address/data-multiplexed memories or devices. Depending on the GPMC configuration of each chip-select, address and data bus lines that are not required for a particular access protocol are not updated (changed from current value) and are not sampled when input (input data bus).

- For address/data-multiplexed and AAD-multiplexed NOR devices, the address is multiplexed on the data bus.
- 8-bit wide NOR devices do not use GPMC I/O: GPMC\_D[15-8] for data (they are used for address if needed).
- 16-bit wide NAND devices do not use GPMC I/O: GPMC\_A[27-0].
- 8-bit wide NAND devices do not use GPMC I/O: GPMC\_A[27-0] and GPMC I/O: GPMC\_D[15-8].

#### 11.2.4.7.1 GPMC I/O Configuration Setting

To select a NAND device, program the following register fields:

- GPMC\_CONFIG1\_i[11-10] DEVICETYPE field = 10
- GPMC\_CONFIG1\_i[9-8] MUXADDDATA bit = 00

To select an address/data-multiplexed device, program the following register fields:

- GPMC\_CONFIG1\_i[11-10] DEVICETYPE field = 00
- GPMC\_CONFIG1\_i[9-8] MUXADDDATA bit = 10

To select an address/address/data-multiplexed device, program the following register fields:

- GPMC\_CONFIG1\_i[11-10] DEVICETYPE field = 00
- GPMC\_CONFIG1\_i[9-8] MUXADDDATA bit = 01

To select an address/data-nonmultiplexed device, program the following register fields:

- GPMC\_CONFIG1\_i[11-10] DEVICETYPE field = 00
- GPMC\_CONFIG1\_i[9-8] MUXADDDATA bit = 00

### 11.2.4.8 Address Decoder and Chip-Select Configuration

Addresses are decoded accordingly with the address request of the chip-select and the content of the chip-select base address register file, which includes a set of global GPMC configuration registers and eight sets of chip-select configuration registers.

The GPMC configuration register file is memory-mapped and can be read or written with byte, 16-bit word, or 32-bit word accesses. The register file should be configured as a noncacheable, nonbufferable region to prevent any desynchronization between host execution (write request) and the completion of register configuration (write completed with register updated). [Section 11.5](#) provides the GPMC register locations. For the map of GPMC memory locations, see [Table 11-54](#).

After the chip-select is configured, the access engine accesses the external device, drives the external interface control signals, and applies the interface protocol based on user-defined timing parameters and settings.

### 11.2.4.8.1 Chip-Select Base Address and Region Size


Any external memory or ASIC device attached to the GPMC external interface can be accessed by any device system host within the GPMC 512-Mbyte contiguous address space. For details, see [Table 11-54](#).

The GPMC 512 Mbyte address space can be divided into a maximum of eight chip-select regions with programmable base address and programmable CS size. The CS size is programmable from 16 Mbytes to 256 Mbytes (must be a power-of-2) and is defined by the mask field. Attached memory smaller than the programmed CS region size is accessed through the entire CS region (aliasing).

Each chip-select has a 6-bit base address encoding and a 4-bit decoding mask, which must be programmed according to the following rules:

- The programmed chip-select region base address must be aligned on the chip-select region size address boundary and is limited to a power-of-2 address value. During access decoding, the register base address value is used for address comparison with the address-bit line mapping as described in [Figure 11-6](#) (with A0 as the device system byte-address line). Base address is programmed through the GPMC\_CONFIG7\_i[5:0] BASEADDRESS bit field.
- The register mask is used to exclude some address lines from the decoding. A register mask bit field cleared to 0 suppresses the associated address line from the address comparison (incoming address bit line is don't care). The register mask value must be limited to the subsequent value, based on the desired chip-select region size. Any other value has an undefined result. When multiple chip-select regions with overlapping addresses are enabled concurrently, access to these chip-select regions is cancelled and a GPMC access error is posted. The mask field is programmed through the GPMC\_CONFIG7\_i[11-8] MASKADDRESS bit field.

**Figure 11-6. Chip-Select Address Mapping and Decoding Mask**



Chip-select configuration (base and mask address or any protocol and timing settings) must be performed while the associated chip-select is disabled through the GPMC\_CONFIG7\_i[6] CSVALID bit (i = 0 to 5). In addition, a chip-select configuration can only be disabled if there is no ongoing access to that chip-select. This requires activity monitoring of the prefetch or write-posting engine if the engine is active on the chip-select. Also, the write buffer state must be monitored to wait for any posted write completion to the chip-select.



Any access attempted to a nonvalid GPMC address region (CSVVALID disabled or address decoding outside a valid chip-select region) is not propagated to the external interface and a GPMC access error is posted. In case of chip-selects overlapping, an error is generated and no access will occur on either chip-select. Chip-select 0 is the only chip-select region enabled after either a power-up or a GPMC reset.

Although the GPMC interface can drive up to six chip-selects, the frequency specified for this interface is for a specific load. If this load is exceeded, the maximum frequency cannot be reached. One solution is to implement a board with buffers, to allow the slowest device to maintain the total load on the lines.

### 11.2.4.8.2 Access Protocol

#### 11.2.4.8.2.1 Supported Devices

The access protocol of each chip-select can be independently specified through the GPMC\_CONFIG1\_i[11-10] DEVICETYPE parameter (where i = 0 to 5) for:

- Random-access synchronous or asynchronous memory like NOR flash, SRAM
- NAND flash asynchronous devices

For more information about the NAND flash GPMC basic programming model and NAND support, see [Section 11.2.4.12](#) and [Section 11.2.4.12.1](#).

#### 11.2.4.8.2.2 Access Size Adaptation and Device Width

Each chip-select can be independently configured through the GPMC\_CONFIG1\_i[13-12] DEVICESIZE field (i = 0 to 5) to interface with a 16-bit wide device or an 8-bit wide device. System requests with data width greater than the external device data bus width are split into successive accesses according to both the external device data-bus width and little-endian data organization.

The device does not provide the A0 byte address line required for random-byte addressable 8-bit wide device interfacing (for both multiplexed and nonmultiplexed protocol). It limits the use of 8-bit wide device interfacing to byte-alias accesses. This limitation is not applicable to NAND device interfacing (8-bit wide or 16-bit wide devices).

#### 11.2.4.8.2.3 Address/Data-Multiplexing Interface

For random synchronous or asynchronous memory interfacing (DEVICETYPE = 00), an address- and data-multiplexing protocol can be selected through the GPMC\_CONFIG1\_i[[9-8] MUXADDDATA bit (i = 0 to 5). The  $\overline{ADV}$  signal must be used as the external device address latch control signal. For the associated chip-select configuration,  $\overline{ADV}$  assertion and deassertion time and  $\overline{OE}$  assertion time must be set to the appropriate value to meet the address latch setup/hold time requirements of the external device (see [Section 11.2.3](#)).

This address/data-multiplexing interface is not applicable to NAND device interfacing. NAND devices require a specific address, command, and data multiplexing protocol (see [Section 11.2.4.12](#)).

### 11.2.4.8.3 External Signals

#### 11.2.4.8.3.1 WAIT Pin Monitoring Control

GPMC access time can be dynamically controlled using an external gpmc\_wait pin when the external device access time is not deterministic and cannot be defined and controlled only using the GPMC internal RDACCESSTIME, WRACCESSTIME and PAGEBURSTACCESSTIME wait state generator.

The GPMC features two input wait pin:gpmc\_wait1, and gpmc\_wait0. This pin allow control of external devices with different wait-pin polarity. They also allow the overlap of wait-pin assertion from different devices without affecting access to devices for which the wait pin is not asserted.

- The GPMC\_CONFIG1\_i[17-16] WAITPINSELECT bit (where i = 0 to 5) selects which input gpmc\_wait pin is used for the device attached to the corresponding chip-select.
- The polarity of the wait pin is defined through the WAITxPINPOLARITY bit of the GPMC\_CONFIG register. A wait pin configured to be active low means that low level on the WAIT signal indicates that the data is not ready and that the data bus is invalid. When WAIT is inactive, data is valid.

The GPMC access engine can be configured per CS to monitor the wait pin of the external memory device or not, based on the access type: read or write.

- The GPMC\_CONFIG1\_i[22] WAITREADMONITORING bit defines whether the wait pin should be monitored during read accesses or not.
- The GPMC\_CONFIG1\_i[21] WAITWRITEMONITORING bit defines whether the wait pin should be monitored during write accesses or not.

The GPMC access engine can be configured to monitor the wait pin of the external memory device asynchronously or synchronously with the GPMC\_CLK clock, depending on the access type: synchronous or asynchronous (the GPMC\_CONFIG1\_i[29] READTYPE and GPMC\_CONFIG1\_i[27] WRITETYPE bits).

#### 11.2.4.8.3.2 Wait Monitoring During an Asynchronous Read Access

When wait-pin monitoring is enabled for read accesses (WAITREADMONITORING), the effective access time is a logical AND combination of the RDACCESSTIME timing completion and the wait-deasserted state.

During asynchronous read accesses with wait-pin monitoring enabled, the wait pin must be at a valid level (asserted or deasserted) for at least two GPMC clock cycles before RDACCESSTIME completes, to ensure correct dynamic access-time control through wait-pin monitoring. The advance pipelining of the two GPMC clock cycles is the result of the internal synchronization requirements for the WAIT signal.

In this context, RDACCESSTIME is used as a WAIT invalid timing window and is set to such a value that the wait pin is at a valid state two GPMC clock cycles before RDACCESSTIME completes.

Similarly, during a multiple-access cycle (for example, asynchronous read page mode), the effective access time is a logical AND combination of PAGEBURSTACCESSTIME timing completion and the wait-deasserted state. Wait-monitoring pipelining is also applicable to multiple accesses (access within a page).


- WAIT monitored as active freezes the CYCLETIME counter. For an access within a page, when the CYCLETIME counter is by definition in a lock state, WAIT monitored as asserted extends the current access time in the page. Control signals are kept in their current state. The data bus is considered invalid, and no data are captured during this clock cycle.
- WAIT monitored as inactive unfreezes the CYCLETIME counter. For an access within a page, when the CYCLETIME counter is by definition in a lock state, WAIT monitored as inactive completes the current access time and starts the next access phase in the page. The data bus is considered valid, and data are captured during this clock cycle. In case of a single access or if this was the last access in a multiple-access cycle, all signals are controlled according to their related control timing value and according to the CYCLETIME counter status.

When a delay larger than two GPMC clocks must be observed between wait-pin deactivation time and data valid time (including the required GPMC and the device data setup time), an extra delay can be added between wait-pin deassertion time detection and effective data-capture time and the effective unlock of the CYCLETIME counter. This extra delay can be programmed in the GPMC\_CONFIG1\_i[19-18] WAITMONITORINGTIME bit (i = 0 to 5).

- The WAITMONITORINGTIME parameter does not delay the wait-pin active or inactive detection, nor does it modify the two GPMC clocks pipelined detection delay.
- This extra delay is expressed as a number of GPMC\_CLK clock cycles, even though the access is defined as asynchronous, and no GPMC\_CLK clock is provided to the external device. Still, GPMCFCLKDIVIDER is used as a divider for the GPMC clock, so it must be programmed to define the correct WAITMONITORINGTIME delay.

Figure 11-7 shows wait behavior during an asynchronous single read access.

**Figure 11-7. Wait Behavior During an Asynchronous Single Read Access (GPMCFCLKDivider = 1)**



The WAIT signal is active low. GPMC\_CONFIG1\_i[19-18] WAITMONITORINGTIME = 00b or 01b.

### 11.2.4.8.3.3 Wait Monitoring During an Asynchronous Write Access

When wait-pin monitoring is enabled for write accesses (GPMC\_CONFIG1\_i[21] WAITWRITEMONITORING bit = 1), the WAIT-invalid timing window is defined by the WRACCESSTIME field. WRACCESSTIME must be set so that the wait pin is at a valid state two GPMC clock cycles before WRACCESSTIME completes. The advance pipelining of the two GPMC clock cycles is the result of the internal synchronization requirements for the WAIT signal.

- WAIT monitored as active freezes the CYCLETIME counter. This informs the GPMC that the data bus is not captured by the external device. The control signals are kept in their current state. The data bus still drives the data.
- WAIT monitored as inactive unfreezes the CYCLETIME counter. This informs that the data bus is correctly captured by the external device. All signals, including the data bus, are controlled according to their related control timing value and to the CYCLETIME counter status.

When a delay larger than two GPMC clock cycles must be observed between wait-pin deassertion time and the effective data write into the external device (including the required GPMC data setup time and the device data setup time), an extra delay can be added between wait-pin deassertion time detection and effective data write time into the external device and the effective unfreezing of the CYCLETIME counter. This extra delay can be programmed in the GPMC\_CONFIG1\_][19-18] WAITMONITORINGTIME bit (i = 0 to 5).

- The WAITMONITORINGTIME parameter does not delay the wait-pin assertion or deassertion detection, nor does it modify the two GPMC clock cycles pipelined detection delay.
- This extra delay is expressed as a number of GPMC\_CLK clock cycles, even though the access is defined as asynchronous, and even though no clock is provided to the external device. Still, GPMC\_CONFIG1\_][1-0] GPMCFCLKDIVIDER is used as a divider for the GPMC clock and so it must be programmed to define the correct WAITMONITORINGTIME delay.

#### 11.2.4.8.3.4 Wait Monitoring During a Synchronous Read Access

During synchronous accesses with wait-pin monitoring enabled, the wait pin is captured synchronously with GPMC\_CLK, using the rising edge of this clock.

The WAIT signal can be programmed to apply to the same clock cycle it is captured in. Alternatively, it can be sampled one or two GPMC\_CLK cycles ahead of the clock cycle it applies to. This pipelining is applicable to the entire burst access, and to all data phase in the burst access. This WAIT pipelining depth is programmed in the GPMC\_CONFIG1\_][19-18] WAITMONITORINGTIME bit (i = 0 to 5), and is expressed as a number of GPMC\_CLK clock cycles.

In synchronous mode, when wait-pin monitoring is enabled (GPMC\_CONFIG1\_][22] WAITREADMONITORING bit), the effective access time is a logical AND combination of the RDACCESSTIME timing completion and the WAIT deasserted-state detection.

Depending on the programmed WAITMONITORINGTIME value, the wait pin should be at a valid level, either asserted or deasserted:


- In the same clock cycle the data is valid if WAITMONITORINGTIME = 0 ( at RDACCESSTIME completion)
- In the WAITMONITORINGTIME x (GPMCFCLKDIVIDER + 1) GPMC\_FCLK clock cycles before RDACCESSTIME completion if WAITMONITORINGTIME not equal to 0

Similarly, during a multiple-access cycle (burst mode), the effective access time is a logical AND combination of PAGEBURSTACCESSTIME timing completion and the wait-inactive state. The Wait pipelining depth programming applies to the whole burst access.

- WAIT monitored as active freezes the CYCLETIME counter. For an access within a burst (when the CYCLETIME counter is by definition in a lock state), WAIT monitored as active extends the current access time in the burst. Control signals are kept in their current state. The data bus is considered invalid, and no data are captured during this clock cycle.
- WAIT monitored as inactive unfreezes the CYCLETIME counter. For an access within a burst (when the CYCLETIME counter is by definition in lock state), WAIT monitored as inactive completes the current access time and starts the next access phase in the burst. The data bus is considered valid, and data are captured during this clock cycle. In a single access or if this was the last access in a multiple-access cycle, all signals are controlled according to their relative control timing value and the CYCLETIME counter status.

Figure 11-8 shows wait behavior during a synchronous read burst access.

Figure 11-8. Wait Behavior During a Synchronous Read Burst Access



The WAIT signal is active low. WAITMONITORINGTIME = 00b or 01b.

#### 11.2.4.8.3.5 Wait Monitoring During a Synchronous Write Access

During synchronous accesses with wait-pin monitoring enabled (the WAITWRITEMONITORING bit), the wait pin is captured synchronously with GPMC\_CLK, using the rising edge of this clock.

If enabled, external wait-pin monitoring can be used in combination with WRACCESSTIME to delay the effective memory device GPMC\_CLK capture edge.

Wait-monitoring pipelining depth is similar to synchronous read access:

- At WRACCESSTIME completion if WAITMONITORINGTIME = 0
- In the WAITMONITORINGTIME x (GPMCFCLKDIVIDER + 1) GPMC\_FCLK cycles before WRACCESSTIME completion if WAITMONITORINGTIME not equal to 0.

Wait-monitoring pipelining definition applies to whole burst accesses:

- WAIT monitored as active freezes the CYCLETIME counter. For accesses within a burst, when the CYCLETIME counter is by definition in a lock state, WAIT monitored as active indicates that the data bus is not being captured by the external device. Control signals are kept in their current state. The data bus is kept in its current state.
- WAIT monitored as inactive unfreezes the CYCLETIME counter. For accesses within a burst, when the CYCLETIME counter is by definition in a lock state, WAIT monitored as inactive indicates the effective data capture of the bus by the external device and starts the next access of the burst. In case of a single access or if this was the last access in a multiple access cycle, all signals, including the data bus, are controlled according to their related control timing value and the CYCLETIME counter status.

Wait monitoring is supported for all configurations except for GPMC\_CONFIG1\_i[19-18] WAITMONITORINGTIME = 0 (where i = 0 to 3) for write bursts with a clock divider of 1 or 2 (GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER field equal to 0 or 1, respectively).

#### 11.2.4.8.3.6 WAIT With NAND Device

For details about the use of the wait pin for communication with a NAND flash external device, see [Section 11.2.4.12.2](#).

#### 11.2.4.8.3.7 Idle Cycle Control Between Successive Accesses

##### 11.2.4.8.3.7.1 Bus Turnaround (BUSTURNAROUND)

To prevent data-bus contention, an access that follows a read access to a slow memory/device must be delayed (in other words, control the  $\overline{CS}/\overline{OE}$  de-assertion to data bus in high-impedance delay).

The bus turnaround is a time-out counter starting after  $\overline{CS}$  or  $\overline{OE}$  de-assertion time, whichever occurs first, and delays the next access start-cycle time. The counter is programmed through the GPMC\_CONFIG6\_i[3-0] BUSTURNAROUND bit (i = 0 to 5).

After a read access to a chip-select with a non zero BUSTURNAROUND, the next access is delayed until the BUSTURNAROUND delay completes, if the next access is one of the following:


- A write access to any chip-select (same or different from the chip-select data was read from)
- A read access to a different chip-select from the chip-select data was read access from
- A read or write access to a chip-select associated with an address/data-multiplexed device

Bus keeping starts after bus turnaround completion. The bus will not have enough time to go into high-impedance even though it could be driven with the same value before bus turnaround timing.


BUSTURNAROUND delay runs in parallel with GPMC\_CONFIG6\_i[3-0] CYCLE2CYCLEDELAY delays. It should be noted that BUSTURNAROUND is a timing parameter for the ending chip-select access while CYCLE2CYCLEDELAY is a timing parameter for the following chip-select access. The effective minimum delay between successive accesses is driven by these delay timing parameters and by the access type of the following access. See [Figure 11-9](#) to [Figure 11-11](#).

Another way to prevent bus contention is to define an earlier  $\overline{CS}$  or  $\overline{OE}$  deassertion time for slow devices or to extend the value of RDCYCLETIME. Doing this prevents bus contention, but affects all accesses of this specific chip-select.

**Figure 11-9. Read to Read for an Address-Data Multiplexed Device, On Different CS, Without Bus Turnaround (CS0 Attached to Fast Device)**




**Figure 11-10. Read to Read / Write for an Address-Data Multiplexed Device, On Different CS, With Bus Turnaround**





**Figure 11-11. Read to Read / Write for a Address-Data or AAD-Multiplexed Device, On Same CS, With Bus Turnaround**



#### 11.2.4.8.3.7.2 Idle Cycles Between Accesses to Same Chip-Select (CYCLE2CYCLESAMEECSEN, CYCLE2CYCLEDELAY)

Some devices require a minimum chip-select signal inactive time between accesses. The GPMC\_CONFIG6\_i[7] CYCLE2CYCLESAMEECSEN bit ( $i = 0$  to 5) enables insertion of a minimum number of GPMC\_FCLK cycles, defined by the GPMC\_CONFIG6\_i[11-8] CYCLE2CYCLEDELAY field, between successive accesses of any type (read or write) to the same chip-select.

If CYCLE2CYCLESAMEECSEN is enabled, any subsequent access to the same chip-select is delayed until its CYCLE2CYCLEDELAY completes. The CYCLE2CYCLEDELAY counter starts when CSRDOFFTIME/CSWROFFTIME completes.

The same applies to successive accesses occurring during 32-bit word or burst accesses split into successive single accesses when the single-access mode is used (GPMC\_CONFIG1\_i[30] READMULTIPLE = 0 or GPMC\_CONFIG1\_i[28] WRITEMULTIPLE = 0).

All control signals are kept in their default states during these idle GPMC\_FCLK cycles. This prevents back-to-back accesses to the same chip-select without idle cycles between accesses.

#### 11.2.4.8.3.7.3 Idle Cycles Between Accesses to Different Chip-Select (CYCLE2CYCLEDIFFECSEN, CYCLE2CYCLEDELAY)

Because of the pipelined behavior of the system, successive accesses to different chip-selects can occur back-to-back with no idle cycles between accesses. Depending on the control signals ( $\overline{CS}$ ,  $\overline{ADV\_ALE}$ ,  $\overline{BE0\_CLE}$ ,  $\overline{OE\_RE}$ ,  $\overline{WE}$ ) assertion and de-assertion timing parameters and on the IC timing parameters, some control signals assertion times may overlap between the successive accesses to different CS. Similarly, some control signals ( $\overline{WE}$ ,  $\overline{OE\_RE}$ ) may not respect required transition times.

To work around the overlapping and to observe the required control-signal transitions, a minimum of CYCLE2CYCLEDELAY inactive cycles is inserted between the access being initiated to this chip-select and the previous access ending for a different chip-select. This applies to any type of access (read or write).

If GPMC\_CONFIG6\_i[6] CYCLE2CYCLEDIFFECSEN is enabled, the chip-select access is delayed until CYCLE2CYCLEDELAY cycles have expired since the end of a previous access to a different chip-select. CYCLE2CYCLEDELAY count starts at CSRDOFFTIME/CSWROFFTIME completion. All control signals are kept inactive during the idle GPMC\_FCLK cycles.



CYCLE2CYCLESAMECSEN and CYCLE2CYCLEDIFFCSEN should be set in registers to respectively get idle cycles inserted between accesses on this chip-select and after accesses to a different chip-select.

The CYCLE2CYCLEDELAY delay runs in parallel with the BUSTURNAROUND delay. It should be noted that BUSTURNAROUND is a timing parameter defined for the ending chip-select access, whereas CYCLE2CYCLEDELAY is a timing parameter defined for the starting chip-select access. The effective minimum delay between successive accesses is based on the larger delay timing parameter and on access type combination, since bus turnaround does not apply to all access types. See [Section 11.2.4.8.3.7.1](#) for more details on bus turnaround.

[Table 11-10](#) describes the configuration required for idle cycle insertion.

**Table 11-10. Idle Cycle Insertion Configuration**

First Access Type	BUSTURNAROUND Timing Parameter	Second Access Type	Chip-Select	Addr/Data Multiplexed	CYCLE2 CYCLE SAMECSEN Parameter	CYCLE2 CYCLE DIFFCSEN Parameter	Idle Cycle Insertion Between the Two Accesses
R/W	0	R/W	Any	Any	0	x	No idle cycles are inserted if the two accesses are well pipelined.
R	>0	R	Same	Nonmuxed	x	0	No idle cycles are inserted if the two accesses are well pipelined.
R	>0	R	Different	Nonmuxed	0	0	BUSTURNAROUND cycles are inserted.
R	>0	R/W	Any	Muxed	0	0	BUSTURNAROUND cycles are inserted.
R	>0	W	Any	Any	0	0	BUSTURNAROUND cycles are inserted.
W	>0	R/W	Any	Any	0	0	No idle cycles are inserted if the two accesses are well pipelined.
R/W	0	R/W	Same	Any	1	x	CYCLE2CYCLEDELAY cycles are inserted.
R/W	0	R/W	Different	Any	x	1	CYCLE2CYCLEDELAY cycles are inserted.
R/W	>0	R/W	Same	Any	1	x	CYCLE2CYCLEDELAY cycles are inserted. If BTA idle cycles already apply on these two back-to-back accesses, the effective delay is max (BUSTURNAROUND, CYCLE2CYCLEDELAY).
R/W	>0	R/W	Different	Any	x	1	CYCLE2CYCLEDELAY cycles are inserted. If BTA idle cycles already apply on these two back-to-back accesses, the effective delay is maximum (BUSTURNAROUND, CYCLE2CYCLEDELAY).

#### 11.2.4.8.3.8 Slow Device Support (*TIMEPARAGRANULARITY* Parameter)

All access-timing parameters can be multiplied by 2 by setting the GPMC\_CONFIG1\_i[4] TIMEPARAGRANULARITY bit (where i = 0 to 5). Increasing all access timing parameters allows support of slow devices.

#### 11.2.4.8.3.9 Reset

No reset signal is sent to the external memory device by the GPMC. For more information about external-device reset, see Power, Reset, and Clock Management.

The PRCM module provides an input pin, `global_rst_n`, to the GPMC:

- The `global_rst_n` pin is activated during device warm reset and cold reset.
- The `global_rst_n` pin initializes the internal state-machine and the internal configuration registers.

#### 11.2.4.8.3.10 Byte Enable ( $\overline{BE1}/\overline{BE0}$ )

Byte enable signals ( $\overline{BE1}/\overline{BE0}$ ) are:

- Valid (asserted or nonasserted according to the incoming system request) from access start to access completion for asynchronous and synchronous single accesses
- Asserted low from access start to access completion for asynchronous and synchronous multiple read accesses
- Valid (asserted or nonasserted, according to the incoming system request) synchronously to each written data for synchronous multiple write accesses

#### 11.2.4.8.4 Error Handling

When an error occurs in the GPMC, the error information is stored in the `GPMC_ERR_TYPE` register and the address of the illegal access is stored in the `GPMC_ERR_ADDRESS` register. The GPMC keeps only the first error abort information until the `GPMC_ERR_TYPE` register is reset. Subsequent accesses that cause errors are not logged until the error is cleared by hardware with the `GPMC_ERR_TYPE[0]ERRORVALID` bit.

- `ERRORNOTSUPPADD` occurs when an incoming system request address decoding does not match any valid chip-select region, or if two chip-select regions are defined as overlapped, or if a register file access is tried outside the valid address range of 1KB.
- `ERRORNOTSUPPMCMD` occurs when an unsupported command request is decoded at the L3 Slow interconnect interface
- `ERRORTIMEOUT`: A time-out mechanism prevents the system from hanging. The start value of the

9-bit time-out counter is defined in the `GPMC_TIMEOUT_CONTROL` register and enabled with the `GPMC_TIMEOUT_CONTROL[0]TIMEOUTENABLE` bit. When enabled, the counter starts at start-cycle time until it reaches 0 and data is not responded to from memory, and then a time-out error occurs. When data are sent from memory, this counter is reset to its start value. With multiple accesses (asynchronous page mode or synchronous burst mode), the counter is reset to its start value for each data access within the burst.

The GPMC does not generate interrupts on these errors. True abort to the MPU or interrupt generation is handled at the interconnect level.

#### 11.2.4.9 Timing Setting

The GPMC offers the maximum flexibility to support various access protocols. Most of the timing parameters of the protocol access used by the GPMC to communicate with attached memories or devices are programmable on a chip-select basis. Assertion and deassertion times of control signals are defined to match the attached memory or device timing specifications and to get maximum performance during accesses. For more information on `GPMC_CLK` and `GPMC_FCLK` see [Section 11.2.4.9.6](#).

In the following sections, the start access time refer to the time at which the access begins.

##### 11.2.4.9.1 Read Cycle Time and Write Cycle Time (*RDCYCLETIME* / *WRCYCLETIME*)

The `GPMC_CONFIG5_i[4-0]RDCYCLETIME` and `GPMC_CONFIG5_i[12-8]WRCYCLETIME` bit ( $i = 0$  to 5) define the address bus and byte enables valid times for read and write accesses. To ensure a correct duty cycle of `GPMC_CLK` between accesses, `RDCYCLETIME` and `WRCYCLETIME` are expressed in `GPMC_FCLK` cycles and must be multiples of the `GPMC_CLK` cycle. `RDCYCLETIME` and `WRCYCLETIME` bit fields can be set with a granularity of 1 or 2 through `GPMC_CONFIG1_i[4]TIMEPARAGRANULARITY`.

When either `RDCYCLETIME` or `WRCYCLETIME` completes, if they are not already deasserted, all control signals (`CS`, `ADV_ALE`, `OE_RE`, `WE`, and `BE0_CLE`) are deasserted to their reset values, regardless of their deassertion time parameters.

An exception to this forced deassertion occurs when a pipelined request to the same chip-select or to a different chip-select is pending. In such a case, it is not necessary to deassert a control signal with deassertion time parameters equal to the cycle-time parameter. This exception to forced deassertion prevents any unnecessary glitches. This requirement also applies to BE signals, thus avoiding an unnecessary BE glitch transition when pipelining requests.

If no inactive cycles are required between successive accesses to the same or to a different chip-select (GPMC\_CONFIG6\_i[7] CYCLE2CYCLESAMECSSEN = 0 or GPMC\_CONFIG6\_i[6] CYCLE2CYCLEDIFFCSSEN = 0, where i = 0 to 3), and if assertion-time parameters associated with the pipelined access are equal to 0, asserted control signals ( $\overline{CS}$ ,  $\overline{ADV\_ALE}$ ,  $\overline{BE0\_CLE}$ ,  $\overline{WE}$ , and  $\overline{OE\_RE}$ ) are kept asserted. This applies to any read/write to read/write access combination.

If inactive cycles are inserted between successive accesses, that is, CYCLE2CYCLESAMECSSEN = 1 or CYCLE2CYCLEDIFFCSSEN = 1, the control signals are forced to their respective default reset values for the number of GPMC\_FCLK cycles defined in CYCLE2CYCLEDELAY.

#### 11.2.4.9.2 $\overline{CS}$ : Chip-Select Signal Control Assertion/Deassertion Time (CSONTIME / CSRDOFFTIME / CSWROFFTIME / CSEXTRADELAY)

The GPMC\_CONFIG2\_i[3-0] CSONTIME field (where i = 0 to 5) defines the  $\overline{CS}$  signal-assertion time relative to the start access time. It is common for read and write accesses.

The GPMC\_CONFIG2\_i[12-8] CSRDOFFTIME (read access) and GPMC\_CONFIG2\_i[20-16] CSWROFFTIME (write access) bit fields define the  $\overline{CS}$  signal deassertion time relative to start access time.

CSONTIME, CSRDOFFTIME and CSWROFFTIME parameters are applicable to synchronous and asynchronous modes. CSONTIME can be used to control an address and byte enable setup time before chip-select assertion. CSRDOFFTIME and CSWROFFTIME can be used to control an address and byte enable hold time after chip-select deassertion.

$\overline{CS}$  signal transitions as controlled through CSONTIME, CSRDOFFTIME, and CSWROFFTIME can be delayed by half a GPMC\_FCLK period by enabling the GPMC\_CONFIG2\_i[7] CSEXTRADELAY bit. This half of a GPMC\_FCLK period provides more granularity on the  $\overline{CS}$  assertion and deassertion time to guarantee proper setup and hold time relative to GPMC\_CLK. CSEXTRADELAY is especially useful in configurations where GPMC\_CLK and GPMC\_FCLK have the same frequency, but can be used for all GPMC configurations. If enabled, CSEXTRADELAY applies to all parameters controlling  $\overline{CS}$  transitions.

The CSEXTRADELAY bit must be used carefully to avoid control-signal overlap between successive accesses to different chip-selects. This implies the need to program the RDCYCLETIME and WRCYCLETIME bit fields to be greater than the  $\overline{CS}$  signal-deassertion time, including the extra half-GPMC\_FCLK-period delay.

#### 11.2.4.9.3 $\overline{ADV\_ALE}$ : Address Valid/Address Latch Enable Signal Control Assertion/Deassertion Time (ADVONTIME / ADVRDOFFTIME / ADVWROFFTIME / ADVEXTRADELAY / ADVAADMUXONTIME / ADVAADMUXRDOFFTIME / ADVAADMUXWROFFTIME)

The GPMC\_CONFIG3\_i[3-0] ADVONTIME field (where i = 0 to 5) defines the  $\overline{ADV\_ALE}$  signal-assertion time relative to start access time. It is common to read and write accesses.

The GPMC\_CONFIG3\_i[12-8] ADVRDOFFTIME (read access) and GPMC\_CONFIG3\_i[20-16] ADVWROFFTIME (write access) bit fields define the  $\overline{ADV\_ALE}$  signal-deassertion time relative to start access time.

ADVONTIME can be used to control an address and byte enable valid setup time control before  $\overline{ADV\_ALE}$  assertion. ADVRDOFFTIME and ADVWROFFTIME can be used to control an address and byte enable valid hold time control after  $\overline{ADV\_ALE}$  de-assertion. ADVRDOFFTIME and ADVWROFFTIME are applicable to both synchronous and asynchronous modes.

$\overline{ADV\_ALE}$  signal transitions as controlled through ADVONTIME, ADVRDOFFTIME, and ADVWROFFTIME can be delayed by half a GPMC\_FCLK period by enabling the GPMC\_CONFIG3\_i[7] ADVEXTRADELAY bit. This half of a GPMC\_FCLK period provides more granularity on  $\overline{ADV\_ALE}$  assertion and deassertion time to assure proper setup and hold time relative to GPMC\_CLK. The ADVEXTRADELAY configuration parameter is especially useful in configurations where GPMC\_CLK and GPMC\_FCLK have the same frequency, but can be used for all GPMC configurations. If enabled, ADVEXTRADELAY applies to all parameters controlling  $\overline{ADV\_ALE}$  transitions.

ADVEXTRADELAY must be used carefully to avoid control-signal overlap between successive accesses to different chip-selects. This implies the need to program the RDCYCLETIME and WRCYCLETIME bit fields to be greater than  $\overline{ADV\_ALE}$  signal-deassertion time, including the extra half-GPMC\_FCLK-period delay.

The GPMC\_CONFIG3\_i[6-4] ADVAADMUXONTIME, GPMC\_CONFIG3\_i[26-24] ADVAADMUXRDOFFTIME, and GPMC\_CONFIG3\_i[30-28] ADVAADMUXWROFFTIME parameters have the same functions as ADVONTIME, ADVRDOFFTIME, and ADVWROFFTIME, but apply to the first address phase in the AAD-multiplexed protocol. It is the user responsibility to make sure ADVAADMUXxxOFFTIME is programmed to a value lower than or equal to ADVxxOFFTIME. Functionality in AAD-mux mode is undefined if the settings do not comply with this requirement. ADVAADMUXxxOFFTIME can be programmed to the same value as ADVONTIME if no high  $\overline{ADV}$  pulse is needed between the two AAD-mux address phases, which is the typical case in synchronous mode. In this configuration,  $\overline{ADV}$  is kept low until it reaches the correct ADVxxOFFTIME.

See [Section 11.2.4.12](#) for more details on ADVONTIME, ADVRDOFFTIME, ADVWROFFTIME, and ADVAADMUXRDOFFTIME, ADVAADMUXWROFFTIME usage for CLE and ALE (Command / Address Latch Enable) usage for a NAND Flash interface.

#### 11.2.4.9.4 $\overline{OE\_RE}$ : Output Enable / Read Enable Signal Control Assertion / Deassertion Time (OEONTIME / OEOFFTIME / OEXTRADELAY / OEAADMUXONTIME / OEAADMUXOFFTIME)

The GPMC\_CONFIG4\_i[3-0] OEONTIME bit (where i = 0 to 5) defines the  $\overline{OE\_RE}$  signal assertion time relative to start access time. It is applicable only to read accesses.

The GPMC\_CONFIG4\_i[12-8] OEOFFTIME field defines the  $\overline{OE\_RE}$  signal deassertion time relative to start access time. It is applicable only to read accesses.  $\overline{OE\_RE}$  is not asserted during a write cycle.

OEONTIME, OEOFFTIME, OEAADMUXONTIME and OEAADMUXOFFTIME parameters are applicable to synchronous and asynchronous modes. OEONTIME can be used to control an address and byte enable valid setup time control before  $\overline{OE\_RE}$  assertion. OEOFFTIME can be used to control an address and byte enable valid hold time control after  $\overline{OE\_RE}$  assertion.

OEAADMUXONTIME and OEAADMUXOFFTIME parameters have the same functions as OEONTIME and OEOFFTIME, but apply to the first OE assertion in the AAD-multiplexed protocol for a read phase, or to the only OE assertion for a write phase. It is the user responsibility to make sure OEAADMUXOFFTIME is programmed to a value lower than OEONTIME. Functionality in AAD-mux mode is undefined if the settings do not comply with this requirement. OEAADMUXOFFTIME shall never be equal to OEONTIME because the AAD-mux protocol requires a second address phase with the  $\overline{OE}$  signal de-asserted before  $\overline{OE}$  can be asserted again to define a read command.

The  $\overline{OE\_RE}$  signal transitions as controlled through OEONTIME, OEOFFTIME, OEAADMUXONTIME and OEAADMUXOFFTIME can be delayed by half a GPMC\_FCLK period by enabling the GPMC\_CONFIG4\_i[7] OEXTRADELAY bit. This half of a GPMC\_FCLK period provides more granularity on  $\overline{OE\_RE}$  assertion and deassertion time to assure proper setup and hold time relative to GPMC\_CLK. If enabled, OEXTRADELAY applies to all parameters controlling  $\overline{OE\_RE}$  transitions.

OEXTRADELAY must be used carefully, to avoid control-signal overlap between successive accesses to different chip-selects. This implies the need to program RDCYCLETIME and WRCYCLETIME to be greater than  $\overline{OE\_RE}$  signal-deassertion time, including the extra half-GPMC\_FCLK-period delay.

When the GPMC generates a read access to an address-/data-multiplexed device, it drives the address bus until  $\overline{OE}$  assertion time.

#### 11.2.4.9.5 $\overline{WE}$ : Write Enable Signal Control Assertion / Deassertion Time (WEONTIME / WEOFFTIME / WEEXTRADELAY)

The GPMC\_CONFIG4\_i[19-16] WEONTIME field (where i = 0 to 3) defines the  $\overline{WE}$  signal-assertion time relative to start access time. The GPMC\_CONFIG4\_i[28-24] WEOFFTIME field defines the  $\overline{WE}$  signal-deassertion time relative to start access time. These bit fields only apply to write accesses.  $\overline{WE}$  is not asserted during a read cycle.

WEONTIME can be used to control an address and byte enable valid setup time control before  $\overline{WE}$  assertion. WEOFFTIME can be used to control an address and byte enable valid hold time control after  $\overline{WE}$  assertion.

$\overline{WE}$  signal transitions as controlled through WEONTIME, and WEOFFTIME can be delayed by half a GPMC\_FCLK period by enabling the GPMC\_CONFIG4\_i[23] WEEXTRADELAY bit. This half of a GPMC\_FCLK period provides more granularity on  $\overline{WE}$  assertion and deassertion time to guaranty proper setup and hold time relative to GPMC\_CLK. If enabled, WEEXTRADELAY applies to all parameters controlling  $\overline{WE}$  transitions.

The WEEXTRADELAY bit must be used carefully to avoid control-signal overlap between successive accesses to different chip-selects. This implies the need to program the WRCYCLETIME bit field to be greater than the  $\overline{WE}$  signal-deassertion time, including the extra half-GPMC\_FCLK-period delay.



#### 11.2.4.9.6 GPMC\_CLK

GPMC\_CLK is the external clock provided to the attached synchronous memory or device.

- The GPMC\_CLK clock frequency is the GPMC\_FCLK functional clock frequency divided by 1, 2, 4, or 8, depending on the GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER bit (where i = 0 to 3), with an assured 50-percent duty cycle.
- The GPMC\_CLK clock is only activated when the access in progress is defined as synchronous (read or write access).
- The GPMC\_CONFIG1\_i[26-25] CLKACTIVATIONTIME bit (i = 0 to 5) defines the number of GPMC\_FCLK cycles from start access time to GPMC\_CLK activation.
- The GPMC\_CLK clock is stopped when cycle time completes and is asserted low between accesses.
- The GPMC\_CLK clock is kept low when access is defined as asynchronous.

When cycle time completes, the GPMC\_CLK may be high because of the GPMCFCLKDIVIDER bit field. To ensure correct stoppage of the GPMC\_CLK clock within the 50-percent required duty cycle, it is the user's responsibility to extend the RDCYCLETIME or WRCYCLETIME value.

To ensure a correct external clock cycle, the following rules must be applied:

- $(RDCYCLETIME - CLKACTIVATIONTIME)$  must be a multiple of  $(GPMCFCLKDIVIDER + 1)$ .
- The PAGEBURSTACCESSTIME value must be a multiple of  $(GPMCFCLKDIVIDER + 1)$ .

#### 11.2.4.9.7 GPMC\_CLK and Control Signals Setup and Hold

Control-signal transition (assertion and deassertion) setup and hold values with respect to the GPMC\_CLK edge can be controlled in the following ways:

- For the GPMC\_CLK signal, the GPMC\_CONFIG1\_i[26-25] CLKACTIVATIONTIME bit (i = 0 to 5) allows setup and hold control of control-signal assertion time.
- The use of a divided GPMC\_CLK allows setup and hold control of control-signal assertion and deassertion times.
- When GPMC\_CLK runs at the GPMC\_FCLK frequency so that GPMC\_CLK edge and control-signal transitions refer to the same GPMC\_FCLK edge, the control-signal transitions can be delayed by half of a GPMC\_FCLK period to provide minimum setup and hold times. This half-GPMC\_FCLK delay is enabled with the CSEXTRADELAY, ADVEXTRADELAY, OEEXTRADELAY, or WEEXTRADELAY parameter. This delay must be used carefully to prevent control-signal overlap between successive accesses to different chip-selects. This implies that the RDCYCLETIME and WRCYCLETIME are greater than the last control-signal deassertion time, including the extra half-GPMC\_FCLK cycle.

#### 11.2.4.9.8 Access Time (RDACCESSTIME / WRACCESSTIME)

The read access time and write access time durations can be programmed independently through GPMC\_CONFIG5\_i[20-16] RDACCESSTIME and GPMC\_CONFIG6\_i[28-24] WRACCESSTIME bit (i = 0 to 5). This allows  $\overline{OE}$  and GPMC data capture timing parameters to be independent of  $\overline{WE}$  and memory device data capture timing parameters. RDACCESSTIME and WRACCESSTIME bit fields can be set with a granularity of 1 or 2 through GPMC\_CONFIG1\_i[4] TIMEPARAGRANULARITY.

##### 11.2.4.9.8.1 Access Time on Read Access

In asynchronous read mode, for single and paged accesses, GPMC\_CONFIG5\_i[[20-16] RDACCESSTIME bit (i = 0 to 5) defines the number of GPMC\_FCLK cycles from start access time to the GPMC\_FCLK rising edge used for the first data capture. RDACCESSTIME must be programmed to the rounded greater value (in GPMC\_FCLK cycles) of the read access time of the attached memory device.

In synchronous read mode, for single or burst accesses, RDACCESSTIME defines the number of GPMC\_FCLK cycles from start access time to the GPMC\_FCLK rising edge corresponding to the GPMC\_CLK rising edge used for the first data capture.

GPMC\_CLK which is sent to the memory device for synchronization with the GPMC controller, is internally retimed to correctly latch the returned data. GPMC\_CONFIG5\_i[4-0] RDCYCLETIME must be greater than RDACCESSTIME in order to let the GPMC latch the last return data using the internally retimed GPMC\_CLK.

The external WAIT signal can be used in conjunction with RDACCESSTIME to control the effective GPMC data-capture GPMC\_FCLK edge on read access in both asynchronous mode and synchronous mode. For details about wait monitoring, see [Section 11.2.4.8.1](#).

#### 11.2.4.9.8.2 Access Time on Write Access

In asynchronous write mode, the GPMC\_CONFIG6\_i[[28-24] WRACCESSTIME timing parameter is not used to define the effective write access time. Instead, it is used as a WAIT invalid timing window, and must be set to a correct value so that the gpmc\_wait pin is at a valid state two GPMC\_CLK cycles before WRACCESSTIME completes. For details about wait monitoring, see [Section 11.2.4.8.1](#).

In synchronous write mode, for single or burst accesses, WRACCESSTIME defines the number of GPMC\_FCLK cycles from start access time to the GPMC\_CLK rising edge used by the memory device for the first data capture.

The external WAIT signal can be used in conjunction with WRACCESSTIME to control the effective memory device data capture GPMC\_CLK edge for a synchronous write access. For details about wait monitoring, see [Section 11.2.4.8.1](#).

#### 11.2.4.9.9 Page Burst Access Time (PAGEBURSTACCESSTIME)

GPMC\_CONFIG5\_i[27-24] PAGEBURSTACCESSTIME bit (i = 0 to 5) can be set with a granularity of 1 or 2 through the GPMC\_CONFIG1\_i[[4] TIMEPARAGRANULARITY.

##### 11.2.4.9.9.1 Page Burst Access Time on Read Access

In asynchronous page read mode, the delay between successive word captures in a page is controlled through the PAGEBURSTACCESSTIME bit field. The PAGEBURSTACCESSTIME parameter must be programmed to the rounded greater value (in GPMC\_FCLK cycles) of the read access time of the attached device.

In synchronous burst read mode, the delay between successive word captures in a burst is controlled through the PAGEBURSTACCESSTIME field.

The external WAIT signal can be used in conjunction with PAGEBURSTACCESSTIME to control the effective GPMC data capture GPMC\_FCLK edge on read access. For details about wait monitoring, see [Section 11.2.4.8.1](#).

##### 11.2.4.9.9.2 Page Burst Access Time on Write Access

Asynchronous page write mode is not supported. PAGEBURSTACCESSTIME is irrelevant in this case.

In synchronous burst write mode, PAGEBURSTACCESSTIME controls the delay between successive memory device word captures in a burst.

The external WAIT signal can be used in conjunction with PAGEBURSTACCESSTIME to control the effective memory-device data capture GPMC\_CLK edge in synchronous write mode. For details about wait monitoring, see [Section 11.2.4.8.1](#).

#### 11.2.4.9.10 Bus Keeping Support

At the end-cycle time of a read access, if no other access is pending, the GPMC drives the bus with the last data read after RDCYCLETIME completion time to prevent bus floating and reduce power consumption.

After a write access, if no other access is pending, the GPMC keeps driving the data bus after WRCYCLETIME completes with the same data to prevent bus floating and power consumption.

#### 11.2.4.10 NOR Access Description

For each chip-select configuration, the read access can be specified as either asynchronous or synchronous access through the GPMC\_CONFIG1\_j[29] READTYPE bit (i = 0 to 5). For each chip-select configuration, the write access can be specified as either synchronous or asynchronous access through the GPMC\_CONFIG1\_j[27] WRITETYPE bit (i = 0 to 5).

Asynchronous and synchronous read and write access time and related control signals are controlled through timing parameters that refer to GPMC\_FCLK. The primary difference of synchronous mode is the availability of a configurable clock interface (GPMC\_CLK) to control the external device. Synchronous mode also affects data-capture and wait-pin monitoring schemes in read access.

For details about asynchronous and synchronous access, see the descriptions of GPMC\_CLK, RdAccessTime, WrAccessTime, and wait-pin monitoring.

For more information about timing-parameter settings, see the sample timing diagrams in this chapter.

The address bus and  $\overline{BE}[1:0]$  are fixed for the duration of a synchronous burst read access, but they are updated for each beat of an asynchronous page-read access.

##### 11.2.4.10.1 Asynchronous Access Description

This section describes:

- Asynchronous single read operation on an address/data multiplexed device
- Asynchronous single write operation on an address/data-multiplexed device
- Asynchronous single read operation on an AAD-multiplexed device
- Asynchronous single write operation on an AAD-multiplexed device
- Asynchronous multiple (page) read operation on a non-multiplexed device

In asynchronous operations GPMC\_CLK is not provided outside the GPMC and is kept low.




### 11.2.4.10.1.1 Access on Address/Data Multiplexed Devices

#### 11.2.4.10.1.1.1 Asynchronous Single-Read Operation on an Address/Data Multiplexed Device

Figure 11-12 shows an asynchronous single read operation on an address/data-multiplexed device.

**Figure 11-12. Asynchronous Single Read Operation on an Address/Data Multiplexed Device**



#### 11.2.4.10.1.1.2 Asynchronous Single Read on an Address/Data-Multiplexed Device

See Section 11.3.6.1 for formulas to calculate timing parameters.

Table 11-40 lists the timing bit fields to set up in order to configure the GPMC in asynchronous single read mode.

When the GPMC generates a read access to an address/data-multiplexed device, it drives the address bus until  $\overline{OE}$  assertion time. For details, see Section 11.2.4.8.2.3.

Address bits (A[16:1] from a GPMC perspective, A[15:0] from an external device perspective) are placed on the address/data bus, and the remaining address bits GPMC\_A[25:16] are placed on the address bus.

- Chip-select signal  $\overline{CS}$ 
  - $\overline{CS}$  assertion time is controlled by the GPMC\_CONFIG2\_i[3-0] CSONTIME field. It controls the address setup time to  $\overline{CS}$  assertion.
  - $\overline{CS}$  deassertion time is controlled by the GPMC\_CONFIG2\_i[12-8] CSRDOFFTIME field. It controls the address hold time from  $\overline{CS}$  deassertion
- Address valid signal  $\overline{ADV}$ 
  - $\overline{ADV}$  assertion time is controlled by the GPMC\_CONFIG3\_i[3-0] ADVONTIME field.
  - $\overline{ADV}$  deassertion time is controlled by the GPMC\_CONFIG3\_i[[12-8] ADVRDOFFTIME field.


- Output enable signal  $\overline{OE}$ 
  - $\overline{OE}$  assertion indicates a read cycle.
  - $\overline{OE}$  assertion time is controlled by the GPMC\_CONFIG4\_i[[3-0] OEONTIME field.
  - OE deassertion time is controlled by the GPMC\_CONFIG4\_i[[12-8] OEOFFTIME field.
- Read data is latched when RDACCESSTIME completes. Access time is defined in the GPMC\_CONFIG5\_i[[20-16] RDACCESSTIME field.
- The end of the access is defined by the GPMC\_CONFIG5\_i[[4-0] RDCYCLETIME parameter.

In the GPMC, when a 16-bit wide device is attached to the controller, a 32-bit word write access is split into two 16-bit word write accesses. For more information about GPMC access size and type adaptation, see Section 11.2.4.10.5. Between two successive accesses, if an  $\overline{CS}$  pulse is needed:

- The GPMC\_CONFIG6\_i[[11-8] CYCLE2CYCLEDELAY field can be programmed with GPMC\_CONFIG6\_i[[7] CYCLE2CYCLESAMECSSEN enabled.
- The CSWROFFTIME and CSONTIME parameters also allow a chip-select pulse, but this affects all other types of access.

Figure 11-13 shows two asynchronous single-read accesses on an address/data-multiplexed devices.


**Figure 11-13. Two Asynchronous Single Read Accesses on an Address/Data Multiplexed Device (32-Bit Read Split Into 2 x 16-Bit Read)**



### 11.2.4.10.1.1.3 Asynchronous Single Write Operation on an Address/Data-Multiplexed Device

Figure 11-14 shows an asynchronous single write operation on an address/data-multiplexed device.

**Figure 11-14. Asynchronous Single Write on an Address/Data-Multiplexed Device**



### 11.2.4.10.1.1.4 Asynchronous Single Write on an Address/Data-Multiplexed Device

See Section 11.3.6.1 for formulas to calculate timing parameters.

Table 11-40 lists the timing bit fields to set up in order to configure the GPMC in asynchronous single write mode. When the GPMC generates a write access to an address/data-multiplexed device, it drives the address bus until  $\overline{WE}$  assertion time. For more information, see Section 11.2.4.8.2.3.

The  $\overline{CS}$  and  $\overline{ADV}$  signals are controlled in the same way as for asynchronous single read operation on an address/data-multiplexed device.

- Write enable signal  $\overline{WE}$ 
  - $\overline{WE}$  assertion indicates a write cycle.
  - $\overline{WE}$  assertion time is controlled by the GPMC\_CONFIG4\_i[19-16] WEONTIME field.
  - $\overline{WE}$  deassertion time is controlled by the GPMC\_CONFIG4\_i[28-24] WEOFFTIME field.
- The end of the access is defined by the GPMC\_CONFIG5\_i[12-8] WRCYCLETIME parameter.

Address bits A[16:1] (GPMC point of view) are placed on the address/data bus at the start of cycle time, and the remaining address bits A[26:17] are placed on the address bus.

Data is driven on the address/data bus at a GPMC\_CONFIG6\_i[19-16] WRDATAONADMUXBUS time.

Write multiple access in asynchronous mode is not supported. If WRITEMULTIPLE is enabled with WRITETYPE as asynchronous, the GPMC processes single asynchronous accesses.

After a write operation, if no other access (read or write) is pending, the data bus keeps its previous value. See Section 11.2.4.9.10.

### 11.2.4.10.1.1.5 Asynchronous Multiple (Page) Write Operation on an Address/Data-Multiplexed Device

Write multiple (page) access in asynchronous mode is not supported for address/data-multiplexed devices. If GPMC\_CONFIG1\_i[28] WRITEMULTIPLE is enabled (1) with GPMC\_CONFIG1\_i[27] WRITETYPE as asynchronous (0), the GPMC processes single asynchronous accesses.


For accesses on non-multiplexed devices, see [Section 11.2.4.10.3](#).

### 11.2.4.10.1.2 Access on Address/Address/Data (AAD) Multiplexed Devices

#### 11.2.4.10.1.2.1 Asynchronous Single Read Operation on an AAD-Multiplexed Device

[Figure 11-15](#) shows an asynchronous single read operation on an AAD-multiplexed device.

**Figure 11-15. Asynchronous Single-Read on an AAD-Multiplexed Device**



### 11.2.4.10.1.2.2 Asynchronous Single Read on an AAD-Multiplexed Device

See [Section 11.3.6.1](#) for formulas to calculate timing parameters.

[Table 11-40](#) lists the timing bit fields to set up in order to configure the GPMC in asynchronous single write mode.

When the GPMC generates a read access to an AAD-multiplexed device, all address bits are driven onto the address/data bus in two separate phases. The first phase is used for the MSB address and is qualified with  $\overline{OE}$  driven low. The first address phase ends at the first  $\overline{OE}$  deassertion time. The second phase for LSB address is qualified with  $\overline{OE}$  driven high. The second address phase ends at the second  $\overline{OE}$  assertion time.


The  $\overline{CS}$  signal is controlled in the same way as for asynchronous single read operation on an address/data-multiplexed device.

- Address valid signal  $\overline{ADV}$ .  $\overline{ADV}$  is asserted and deasserted twice during a read transaction:
  - $\overline{ADV}$  first assertion time is controlled by the GPMC\_CONFIG3\_i[6-4] ADVAADMUXONTIME field.
  - $\overline{ADV}$  first deassertion time is controlled by the GPMC\_CONFIG3\_i[26-24] ADVAADMUXRDOFFTIME field.
  - $\overline{ADV}$  second assertion time is controlled by the GPMC\_CONFIG3\_i[3-0] ADVONTIME field.
  - $\overline{ADV}$  second deassertion time is controlled by the GPMC\_CONFIG3\_i[12-8] ADVRDOFFTIME field.
- Output Enable signal  $\overline{OE}$ .  $\overline{OE}$  is asserted and deasserted twice during a read transaction ( $\overline{OE}$  second assertion indicates a read cycle):
  - $\overline{OE}$  first assertion time is controlled by the GPMC\_CONFIG4\_i[6-4] OEAADMUXONTIME field.
  - $\overline{OE}$  first deassertion time is controlled by the GPMC\_CONFIG3\_i[15-13] OEAADMUXOFFTIME field.
  - $\overline{OE}$  second assertion time is controlled by the GPMC\_CONFIG4\_i[3-0] OEONTIME field.
  - $\overline{OE}$  second deassertion time is controlled by the GPMC\_CONFIG4\_i[12-8] OEOFFTIME field.

### 11.2.4.10.1.2.3 Asynchronous Single Write Operation on an AAD-Multiplexed Device

Figure 11-16 shows an asynchronous single write operation on an AAD-multiplexed device.

**Figure 11-16. Asynchronous Single Write on an AAD-Multiplexed Device**



See [Section 11.3.6.1](#) for formulas to calculate timing parameters.

[Table 11-40](#) lists the timing bit fields to set up to configure the GPMC in asynchronous single write mode.

When the GPMC generates a write access to an AAD-multiplexed device, all address bits are driven onto the address/data bus in two separate phases. The first phase is used for the MSB address and is qualified with  $\overline{OE}$  driven low. The second phase for LSB address is qualified with  $\overline{OE}$  driven high. The address phase ends at  $\overline{WE}$  assertion time.

The  $\overline{CS}$  and  $\overline{WE}$  signals are controlled in the same way as for asynchronous single write operation on an address/data-multiplexed device.

- Address valid signal  $\overline{ADV}$  is asserted and deasserted twice during a write transaction
  - $\overline{ADV}$  first assertion time is controlled by the GPMC\_CONFIG3\_i[6-4] ADVAADMUXONTIME field.
  - $\overline{ADV}$  first deassertion time is controlled by the GPMC\_CONFIG3\_i[30-28] ADVAADMUXWROFFTIME field.
  - $\overline{ADV}$  second assertion time is controlled by the GPMC\_CONFIG3\_i[3-0] ADVONTIME field.
  - $\overline{ADV}$  second deassertion time is controlled by the GPMC\_CONFIG3\_i[20-16] ADVWROFFTIME field.
- Output Enable signal  $\overline{OE}$  is asserted during the address phase of a write transaction
  - $\overline{OE}$  assertion time is controlled by the GPMC\_CONFIG4\_i[6-4] OEAADMUXONTIME field.
  - $\overline{OE}$  deassertion time is controlled by the GPMC\_CONFIG3\_i[15-13] OEAADMUXOFFTIME field.

The address bits for the first address phase are driven onto the data bus until  $\overline{OE}$  deassertion. Data is driven onto the address/data bus at the clock edge defined by the GPMC\_CONFIG6\_i[19-16] WRDATAONADMUXBUS parameter.

#### 11.2.4.10.1.2.4 Asynchronous Multiple (Page) Read Operation on an AAD-Multiplexed Device

Write multiple (page) access in asynchronous mode is not supported for AAD-multiplexed devices.

If GPMC\_CONFIG1\_i[28] WRITEMULTIPLE is enabled (1) with GPMC\_CONFIG1\_i[27] WRITETYPE as asynchronous (0), the GPMC processes single asynchronous accesses.

For accesses on non-multiplexed devices, see [Section 11.2.4.10.3](#).

#### 11.2.4.10.2 Synchronous Access Description

This section details read and write synchronous accesses on address/data multiplexed. All information in this section can be applied to any type of memory - non-multiplexed, address and data multiplexed or AAD-multiplexed - with a difference limited to the address phase. For accesses on non-multiplexed devices, see [Section 11.2.4.10.3](#).

In synchronous operations:

- The GPMC\_CLK clock is provided outside the GPMC when accessing the memory device.
- The GPMC\_CLK clock is derived from the GPMC\_FCLK clock using the GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER field. In the following section, *i* stands for the chip-select number, *i* = 0 to 3.
- The GPMC\_CONFIG1\_i[26-25] CLKACTIVATIONTIME field specifies that the GPMC\_CLK is provided outside the GPMC 0, 1, or 2 GPMC\_FCLK cycles after start access time until RDCYCLETIME or WRCYCLETIME completion.

### 11.2.4.10.2.1 Synchronous Single Read

Figure 11-17 and Figure 11-18 show a synchronous single-read operation with GPMCFCLKDIVIDER equal to 0 and 1, respectively.

**Figure 11-17. Synchronous Single Read (GPMCFCLKDIVIDER = 0)**







Figure 11-18. Synchronous Single Read (GPMCFCLKDIVIDER = 1)



See Section 11.3.6.1 for formulas to calculate timing parameters.

Table 11-40 lists the timing bit fields to set up in order to configure the GPMC in asynchronous single read mode.

When the GPMC generates a read access to an address/data-multiplexed device, it drives the address bus until  $\overline{OE}$  assertion time. For details, see Section 11.2.4.8.2.3.

- Chip-select signal  $\overline{CS}$ 
  - $\overline{CS}$  assertion time is controlled by the GPMC\_CONFIG2\_i[3-0] CSONTIME field and ensures address setup time to  $\overline{CS}$  assertion.
  - $\overline{CS}$  deassertion time is controlled by the GPMC\_CONFIG2\_i[12-8] CSRDOFFTIME field and ensures address hold time to  $\overline{CS}$  deassertion.
- Address valid signal  $\overline{ADV}$ 
  - $\overline{ADV}$  assertion time is controlled by the GPMC\_CONFIG3\_i[3-0] ADVONTIME field.
  - $\overline{ADV}$  deassertion time is controlled by the GPMC\_CONFIG3\_i[12-8] ADVRDOFFTIME field.
- Output enable signal  $\overline{OE}$ 
  - $\overline{OE}$  assertion indicates a read cycle.
  - $\overline{OE}$  assertion time is controlled by the GPMC\_CONFIG4\_i[3-0] OEONTIME field.
  - $\overline{OE}$  deassertion time is controlled by the GPMC\_CONFIG4\_i[12-8] OEOFFTIME field.
- Initial latency for the first read data is controlled by GPMC\_CONFIG5\_i[20-16] RDACCESSTIME or by monitoring the WAIT signal.
- Total access time (GPMC\_CONFIG5\_i[4-0] RDCYCLETIME) corresponds to RDACCESSTIME plus the address hold time from  $\overline{CS}$  deassertion, plus time from RDACCESSTIME to CSRDOFFTIME.

When the GPMC generates a write access to an AAD-multiplexed device, all address bits are driven onto the address/data bus in two separate phases. The first phase is used for the MSB address and is qualified with  $\overline{OE}$  driven low. The second phase for LSB address is qualified with  $\overline{OE}$  driven high. The address phase ends at  $\overline{WE}$  assertion time.

The  $\overline{CS}$  signal is controlled in the same way as for synchronous single read operation on an address/data-multiplexed device.


- Address valid signal  $\overline{ADV}$  is asserted and deasserted twice during a read transaction
  - $\overline{ADV}$  first assertion time is controlled by the GPMC\_CONFIG3\_i[6-4] ADVAADMUXONTIME field.
  - $\overline{ADV}$  first deassertion time is controlled by the GPMC\_CONFIG3\_i[26-24] ADVAADMUXRDOFFTIME field.
  - $\overline{ADV}$  second assertion time is controlled by the GPMC\_CONFIG3\_i[3-0] ADVONTIME field.
  - $\overline{ADV}$  second deassertion time is controlled by the GPMC\_CONFIG3\_i[12-8] ADVRDOFFTIME field.
- Output Enable signal  $\overline{OE}$  is asserted and deasserted twice during a read transaction ( $\overline{OE}$  second assertion indicates a read cycle)
  - $\overline{OE}$  first assertion time is controlled by the GPMC\_CONFIG4\_i[6-4] OEAADMUXONTIME field.
  - $\overline{OE}$  first deassertion time is controlled by the GPMC\_CONFIG3\_i[15-13] OEAADMUXOFFTIME field.
  - $\overline{OE}$  second assertion time is controlled by the GPMC\_CONFIG4\_i[3-0] OEONTIME field.
  - $\overline{OE}$  second deassertion time is controlled by the GPMC\_CONFIG4\_i[12-8] OEOFFTIME field.


After a read operation, if no other access (read or write) is pending, the data bus is driven with the previous read value. See [Section 11.2.4.9.10](#).

11.2.4.10.2.2 Synchronous Multiple (Burst) Read (4-, 8-, 16-Word 16 Burst With Wraparound Capability)

Figure 11-19 and Figure 11-20 show a synchronous multiple read operation with GPMCFCLKDivider equal to 0 and 1, respectively.

Figure 11-19. Synchronous Multiple (Burst) Read (GPMCFCLKDIVIDER = 0)



**Figure 11-20. Synchronous Multiple (Burst) Read (GPMCFCLKDIVIDER = 1)**


When GPMC\_CONFIG5\_i[20-16] RDACCESSTIME completes, control-signal timings are frozen during the multiple data transactions, corresponding to GPMC\_CONFIG5\_i[27-24] PAGEBURSTACCESSTIME multiplied by the number of remaining data transactions.

The  $\overline{CS}$ ,  $\overline{ADV}$ , and  $\overline{OE}$  signals are controlled in the same way as for synchronous single read operation. See [Section 11.2.4.10.2.1](#).

Initial latency for the first read data is controlled by RDACCESSTIME or by monitoring the WAIT signal. Successive read data are provided by the memory device each one or two GPMC\_CLK cycles. The PAGEBURSTACCESSTIME parameter must be set accordingly with GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER and the memory-device internal configuration. Depending on the device page length, the GPMC checks device page crossing during a new burst request and purposely insert initial latency (of RDACCESSTIME) when required.

Total access time GPMC\_CONFIG5\_i[4-0] RDCYCLETIME corresponds to RDACCESSTIME plus the address hold time from  $\overline{CS}$  deassertion. In [Figure 11-19](#), RDCYCLETIME programmed value equals to RDCYCLETIME0 + RDCYCLETIME1.


After a read operation, if no other access (read or write) is pending, the data bus is driven with the previous read value. See [Section 11.2.4.9.10](#).

Burst wraparound is enabled through the GPMC\_CONFIG1\_i[31] WRAPBURST bit and allows a 4-, 8-, or 16-Word16 linear burst access to wrap within its burst-length boundary through GPMC\_CONFIG1\_i[24-23] ATTACHEDDEVICEPAGELENGTH.

### 11.2.4.10.2.3 Synchronous Single Write

Burst write mode is used for synchronous single or burst accesses (see Figure 11-21).

**Figure 11-21. Synchronous Single Write on an Address/Data-Multiplexed Device**



When the GPMC generates a write access to an address/data-multiplexed device, it drives the data bus (with address bits A[16:1]) until [19:16] WRDATAONADMUXBUS time. First data of the burst is driven on the address/data bus at WRDATAONADMUXBUS time.

### 11.2.4.10.2.4 Synchronous Multiple (Burst) Write

Synchronous burst write mode provides synchronous single or consecutive accesses. Figure 11-22 shows a synchronous burst write access when the chip-select is configured in address/data-multiplexed mode.

**Figure 11-22. Synchronous Multiple Write (Burst Write) in Address/Data-Multiplexed Mode**





Figure 11-23 shows the same synchronous burst write access when the chip-select is configured in address/address/data-multiplexed (AAD-multiplexed) mode.

Figure 11-23. Synchronous Multiple Write (Burst Write) in Address/Address/Data-Multiplexed Mode



The first data of the burst is driven on the A/D bus at GPMC\_CONFIG6\_i[19:16] WRDATAONADMUXBUS.

When WRACCESTIME completes, control-signal timings are frozen during the multiple data transactions, corresponding to the GPMC\_CONFIG5\_i[27-24] PAGEBURSTACCESTIME multiplied by the number of remaining data transactions.

When the GPMC generates a read access to an address/data-multiplexed device, it drives the address bus until OE assertion time. For details, see [Section 11.2.4.8.2.3](#).

- Chip-select signal  $\overline{CS}$ 
  - $\overline{CS}$  assertion time is controlled by the GPMC\_CONFIG2\_i[3-0] CSONTIME bit ( $i = 0$  to  $5$ ) and ensures address setup time to  $\overline{CS}$  assertion.
  - $\overline{CS}$  deassertion time controlled by the GPMC\_CONFIG2\_i[20-16] CSWROFFTIME field and ensures address hold time to  $\overline{CS}$  deassertion.
- Address valid signal  $\overline{ADV}$ 
  - $\overline{ADV}$  assertion time is controlled by the GPMC\_CONFIG3\_i[3-0] ADVONTIME field.
  - $\overline{ADV}$  deassertion time is controlled by the GPMC\_CONFIG3\_i[20-16] ADVWROFFTIME field.

- Write enable signal  $\overline{WE}$ 
  - $\overline{WE}$  assertion indicates a read cycle.
  - $\overline{WE}$  assertion time is controlled by the GPMC\_CONFIG4\_i[19-16] WEONTIME field.
  - $\overline{WE}$  deassertion time is controlled by the GPMC\_CONFIG4\_i[28-24] WEOFFTIME field.

The  $\overline{WE}$  falling edge must not be used to control the time when the burst first data is driven in the address/data bus because some new devices require the  $\overline{WE}$  signal at low during the address phase.

When the GPMC generates a write access to an AAD-multiplexed device, all address bits are driven onto the address/data bus in two separate phases. The first phase is used for the MSB address and is qualified with  $\overline{OE}$  driven low. The second phase for LSB address is qualified with  $\overline{OE}$  driven high. The address phase ends at  $\overline{WE}$  assertion time.

The  $\overline{CS}$  signal is controlled as detailed above.

- Address valid signal  $\overline{ADV}$  is asserted and deasserted twice during a read transaction
  - $\overline{ADV}$  first assertion time is controlled by the GPMC\_CONFIG3\_i[[6-4] ADVAADMUXONTIME field.
  - $\overline{ADV}$  first deassertion time is controlled by the GPMC\_CONFIG3\_i[[26-24] ADVAADMUXRDOFFTIME field.
  - $\overline{ADV}$  second assertion time is controlled by the GPMC\_CONFIG3\_i[[3-0] ADVONTIME field.
  - $\overline{ADV}$  second deassertion time is controlled by the GPMC\_CONFIG3\_i[[12-8] ADVRDOFFTIME field.
- Output Enable signal  $\overline{OE}$  is asserted and deasserted twice during a read transaction ( $\overline{OE}$  second assertion indicates a read cycle)
  - $\overline{OE}$  first assertion time is controlled by the GPMC\_CONFIG4\_i[[6-4] OEAADMUXONTIME field.
  - $\overline{OE}$  first deassertion time is controlled by the GPMC\_CONFIG4\_i[[15-13] OEAADMUXOFFTIME field.
  - $\overline{OE}$  second assertion time is controlled by the GPMC\_CONFIG4\_i[3-0] OEONTIME field.
  - $\overline{OE}$  second deassertion time is controlled by the GPMC\_CONFIG4\_i[12-8] OEOFFTIME field.

First write data is driven by the GPMC at GPMC\_CONFIG6\_i[19-16] WRDATAONADMUXBUS, when in address/data mux configuration. The next write data of the burst is driven on the bus at WRACCESSTIME + 1 during GPMC\_CONFIG5\_i[27-24] PAGEBURSTACCESSTIME GPMC\_FCLK cycles. The last data of the synchronous burst write is driven until GPMC\_CONFIG5\_i[12-8] WRCYCLETIME completes.

- WRACCESSTIME is defined in the GPMC\_CONFIG6\_i[28-24] register.
- The PAGEBURSTACCESSTIME parameter must be set accordingly with GPMCFCLKDIVIDER and the memory-device internal configuration.

Total access time GPMC\_CONFIG5\_i[12-8] WRCYCLETIME corresponds to WRACCESSTIME plus the address hold time from  $\overline{CS}$  deassertion. In [Figure 11-23](#) the WRCYCLETIME programmed value equals WRCYCLETIME0 + WRCYCLETIME1. WRCYCLETIME0 and WRCYCLETIME1 delays are not actual parameters and are only a graphical representation of the full WRCYCLETIME value.

After a write operation, if no other access (read or write) is pending, the data bus keeps the previous value. See [Section 11.2.4.9.10](#).

### 11.2.4.10.3 Asynchronous and Synchronous Accesses in Nonmultiplexed Mode

Page mode is only available in non-multiplexed mode.


- Asynchronous single read operation on a nonmultiplexed device
- Asynchronous single write operation on a nonmultiplexed device
- Asynchronous multiple (page mode) read operation on a nonmultiplexed device
- Synchronous operations on a nonmultiplexed device



11.2.4.10.3.1 Asynchronous Single Read Operation on a Nonmultiplexed Device

Figure 11-24 shows an asynchronous single read operation on a nonmultiplexed device.

Figure 11-24. Asynchronous Single Read on an Address/Data-Nonmultiplexed Device



The 27-bit address is driven onto the address bus A[27:1] and the 16-bit data is driven onto the data bus D[15:0].


Read data is latched at GPMC\_CONFIG1\_5[20-16] RDACCESSTIME completion time. The end of the access is defined by the GPMC\_CONFIG1\_5[4-0] RDCYCLETIME parameter.

$\overline{CS}$ ,  $\overline{ADV}$ , and  $\overline{OE}$  signals are controlled in the same way as address/data multiplexed accesses, see Section 11.2.4.10.1.1.2.

### 11.2.4.10.3.2 Asynchronous Single Write Operation on a Nonmultiplexed Device

Figure 11-25 shows an asynchronous single write operation on a nonmultiplexed device.

**Figure 11-25. Asynchronous Single Write on an Address/Data-Nonmultiplexed Device**




The 27-bit address is driven onto the address bus A[27:1] and the 16-bit data is driven onto the data bus D[15:0].

$\overline{CS}$ ,  $\overline{ADV}$ , and  $\overline{WE}$  signals are controlled in the same way as address/data multiplexed accesses, see [Section 11.2.4.10.1.1.3](#).

### 11.2.4.10.3.3 Asynchronous Multiple (Page Mode) Read Operation on a Nonmultiplexed Device

Figure 11-26 shows an asynchronous multiple read operation on a Nonmultiplexed Device, in which two word32 host read accesses to the GPMC are split into one multiple (page mode of 4 word 16) read access to the attached device.

Figure 11-26. Asynchronous Multiple (Page Mode) Read



The WAIT signal is active low.

$\overline{CS}$ ,  $\overline{ADV}$ , and  $\overline{OE}$  signals are controlled in the same way as address/data multiplexed accesses, see Section 11.2.4.10.1.1.2.

When RDACCESSTIME completes, control-signal timings are frozen during the multiple data transactions, corresponding to PAGEBURSTACCESSTIME multiplied by the number of remaining data transactions.

Read data is latched at GPMC\_CONFIG5\_i[20-16] RDACCESSTIME completion time (i = 0 to 5). The end of the access is defined by the GPMC\_CONFIG5\_i[4-0] RDCYCLETIME parameter.

During consecutive accesses, the GPMC increments the address after each data read completes.

Delay between successive read data in the page is controlled by the GPMC\_CONFIG5\_i[27-24] PAGEBURSTACCESSTIME parameter. Depending on the device page length, the GPMC can control device page crossing during a burst request and insert initial RDACCESSTIME latency. Note that page crossing is only possible with a new burst access, meaning a new initial access phase is initiated.

Total access time RDCYCLETIME corresponds to RDACCESSTIME plus the address hold time starting from the  $\overline{CS}$  deassertion.

- The read cycle time is defined in the GPMC\_CONFIG5\_i[4-0] RDCYCLETIME field.
- In Figure 11-26, the RDCYCLETIME programmed value equals RDCYCLETIME0 (before paged accesses) + RDCYCLETIME1 (after paged accesses).

### 11.2.4.10.3.4 Synchronous Operations on a Nonmultiplexed Device

All information for this section is equivalent to similar operations for address/data- or AAD-multiplexed accesses. The only difference resides in the address phase. See Section 11.3.3.

#### 11.2.4.10.4 Page and Burst Support

Each chip-select can be configured to process system single or burst requests into successive single accesses or asynchronous page/synchronous burst accesses, with appropriate access size adaptation.

Depending on the external device page or burst capability, read and write accesses can be independently configured through the GPMC. The GPMC\_CONFIG1\_i[30] READMULTIPLE and GPMC\_CONFIG1\_i[28] WRITMULTIPLE bits (i = 0 to 5) are associated with the READTYPE and WRITETYPE parameters.

- Asynchronous write page mode is not supported.
- 8-bit wide device support is limited to nonburstable devices (READMULTIPLE and WRITEMULTIPLE are ignored).
- Not applicable to NAND device interfacing.

#### 11.2.4.10.5 System Burst Versus External Device Burst Support

The device system can issue the following requests to the GPMC:

- Byte, 16-bit word, 32-bit word requests (byte enable controlled). This is always a single request from the interconnect point of view.
- Incrementing fixed-length bursts of two words, four words, and eight words
- Wrapped (critical word access first) fixed-length burst of two, four, or eight words

To process a system request with the optimal protocol, the READMULTIPLE (and READTYPE) and WRITEMULTIPLE (and WRITETYPE) parameters must be set according to the burstable capability (synchronous or asynchronous) of the attached device.

The GPMC access engine issues only fixed-length burst. The maximum length that can be issued is defined per CS by the GPMC\_CONFIG1\_i[24-23] ATTACHEDDEVICEPAGELENGTH bit (i = 0 to 5). When the ATTACHEDDEVICEPAGELENGTH value is less than the system burst request length (including the appropriate access size adaptation according to the device width), the GPMC splits the system burst request into multiple bursts. Within the specified 4-, 8-, or 16-word value, the ATTACHEDDEVICEPAGELENGTH field value must correspond to the maximum-length burst supported by the memory device configured in fixed-length burst mode (as opposed to continuous burst mode).

To get optimal performance from memory devices that natively support 16 Word16-length-wrapping burst capability (critical word access first), the ATTACHEDDEVICEPAGELENGTH parameter must be set to 16 words and the GPMC\_CONFIG1\_i[31] WRAPBURST bit (i = 0 to 5) must be set to 1. Similarly DEVICEPAGELENGTH is set to 4 and 8 for memories supporting respectively 4 and 8 Word16-length-wrapping burst.

When the memory device does not offer (or is not configured to offer) native 16 Word16-length-wrapping burst, the WRAPBURST parameter must be cleared, and the GPMC access engine emulates the wrapping burst by issuing the appropriate burst sequences according to the ATTACHEDDEVICEPAGELENGTH value.

When the memory device does not support native-wrapping burst, there is usually no difference in behavior between a fixed burst length mode and a continuous burst mode configuration (except for a potential power increase from a memory-speculative data prefetch in a continuous burst read). However, even though continuous burst mode is compatible with GPMC behavior, because the GPMC access engine issues only fixed-length burst and does not benefit from continuous burst mode, it is best to configure the memory device in fixed-length burst mode.

The memory device maximum-length burst (configured in fixed-length burst wrap or nonwrap mode) usually corresponds to the memory device data buffer size. Memory devices with a minimum of 16 half-word buffers are the most appropriate (especially with wrap support), but memory devices with smaller buffer size (4 or 8) are also supported, assuming that the GPMC\_CONFIG1\_i[24-23] ATTACHEDDEVICEPAGELENGTH field is set accordingly to 4 or 8 words.

The device system issues only requests with addresses or starting addresses for nonwrapping burst requests; that is, the request size boundary is aligned. In case of an eight-word-wrapping burst, the wrapping address always occurs on the eight-words boundary. As a consequence, all words requested must be available from the memory data buffer when the buffer size is equal to or greater than the ATTACHEDDEVICEPAGELENGTH value. This usually means that data can be read from or written to the buffer at a constant rate (number of cycles between data) without wait states between data accesses. If the memory does not behave this way (nonzero wait state burstable memory), wait-pin monitoring must be enabled to dynamically control data-access completion within the burst.

When the system burst request length is less than the ATTACHEDDEVICEPAGELENGTH value, the GPMC proceeds with the required accesses.

#### 11.2.4.11 pSRAM Access Specificities

pSRAM devices are SRAM-pin-compatible low-power memories that contain a self-refreshed DRAM memory array. The GPMC\_CONFIG1\_i[[11-10] DEVICETYPE field (i = 0 to 3) shall be cleared to 0b00.

The pSRAM devices uses the NOR protocol. It support the following operations:

- Asynchronous single read
- Asynchronous page read
- Asynchronous single write
- Synchronous single read and write
- Synchronous burst read
- Synchronous burst write (not supported by NOR Flash memory)

pSRAM devices must be powered up and initialized in a predefined manner according to the specifications of the attached device.

pSRAM devices can be programmed to use either mode: fixed or variable latency. pSRAM devices can either automatically schedule autorefresh operations, which force the GPMC to use its WAIT signal capability when read or write operations occur during an internal self-refresh operation, or pSRAM devices automatically include the autorefresh operation in the access time. These devices do not require additional WAIT signal capability or a minimum CS high pulse width between consecutive accesses to ensure that the correct internal refresh operation is scheduled.

#### 11.2.4.12 NAND Access Description

NAND (8-bit and 16-bit) memory devices using a standard NAND asynchronous address/data-multiplexing scheme can be supported on any chip-select with the appropriate asynchronous configuration settings

As for any other type of memory compatible with the GPMC interface, accesses to a chip-select allocated to a NAND device can be interleaved with accesses to chip-selects allocated to other external devices. This interleaved capability limits the system to *chip enable don't care* NAND devices, because the chip-select allocated to the NAND device must be de-asserted if accesses to other chip-selects are requested.

##### 11.2.4.12.1 NAND Memory Device in Byte or 16-Bit Word Stream Mode

NAND devices require correct command and address programming before data array read or write accesses. The GPMC does not include specific hardware to translate a random address system request into a NAND-specific multiphase access. In that sense, GPMC NAND support, as opposed to random memory-map device support, is data-stream-oriented (byte or 16-bit word).

The GPMC NAND programming model relies on a software driver for address and command formatting with the correct data address pointer value according to the block and page structure. Because of NAND structure and protocol interface diversity, the GPMC does not support automatic command and address phase programming, and software drivers must access the NAND device ID to ensure that correct command and address formatting are used for the identified device.

NAND device data read and write accesses are achieved through an asynchronous read or write access. The associated chip-select signal timing control must be programmed according to the NAND device timing specification.

Any chip-select region can be qualified as a NAND region to constrain the  $\overline{ADV\_ALE}$  signal as Address Latch Enable (ALE active high, default state value at low) during address program access, and the  $\overline{BE0\_CLE}$  signal as Command Latch Enable (CLE active high, default state value at low) during command program access. GPMC address lines are not used (the previous value is not changed) during NAND access.

#### 11.2.4.12.1.1 Chip-Select Configuration for NAND Interfacing in Byte or Word Stream Mode

The GPMC\_CONFIG7\_i register (where i = 0 to 5) associated with a NAND device region interfaced in byte or word stream mode can be initialized with a minimum size of 16 Mbytes, because any address location in the chip-select memory region can be used to access a NAND data array. The NAND Flash protocol specifies an address sequence where address bits are passed through the data bus in a series of write accesses with the ALE pin asserted. After this address phase, all operations are streamed and the system requests address is irrelevant.

To allow correct command, address, and data-access controls, the GPMC\_CONFIG1\_i register associated with a NAND device region must be initialized in asynchronous read and write modes with the parameters shown in [Table 11-11](#). Failure to comply with these settings corrupts the NAND interface protocol.

The GPMC\_CONFIG1\_i to GPMC\_CONFIG4\_i register (where i = 0 to 5) associated with a NAND device region must be initialized with the correct control-signal timing value according to the NAND device timing parameters.

**Table 11-11. Chip-Select Configuration for NAND Interfacing**

Bit Field	Register	Value	Comments
WRAPBURST	GPMC_CONFIG1_i	0	No wrap
READMULTIPLE	GPMC_CONFIG1_i	0	Single access
READTYPE	GPMC_CONFIG1_i	0	Asynchronous mode
WRITEMULTIPLE	GPMC_CONFIG1_i	0	Single access
WRITETYPE	GPMC_CONFIG1_i	0	Asynchronous mode
CLKACTIVATIONTIME	GPMC_CONFIG1_i	0b00	
ATTACHEDDEVICEPAGELENGTH	GPMC_CONFIG1_i	Don't care	Single-access mode
WAITREADMONITORING	GPMC_CONFIG1_i	0	Wait not monitored by GPMC access engine
WAITWRITEMONITORING	GPMC_CONFIG1_i	0	Wait not monitored by GPMC access engine
WAITMONITORINGTIME	GPMC_CONFIG1_i	Don't care	Wait not monitored by GPMC access engine
WAITPINSELECT	GPMC_CONFIG1_i		Select which wait is monitored by edge detectors
DEVICESIZE	GPMC_CONFIG1_i	0b00 or 0b01	8- or 16-bit interface
DEVICETYPE	GPMC_CONFIG1_i	0b10	NAND device in stream mode
MUXADDDATA	GPMC_CONFIG1_i	0b00	Nonmultiplexed mode
TIMEPARAGRANULARITY	GPMC_CONFIG1_i	0	Timing achieved with best GPMC clock granularity
GPMCFCLKDIVIDER	GPMC_CONFIG1_i	Don't care	Asynchronous mode

### 11.2.4.12.1.2 NAND Device Command and Address Phase Control

NAND devices require multiple address programming phases. The MPU software driver is responsible for issuing the correct number of command and address program accesses, according to the device command set and the device address-mapping scheme.

NAND device-command and address-phase programming is achieved through write requests to the GPMC\_NAND\_COMMAND\_i and GPMC\_NAND\_ADDRESS\_i (where i = 0 to 5) register locations with the correct command and address values. These locations are mapped in the associated chip-select register region. The associated chip-select signal timing control must be programmed according to the NAND device timing specification.

Command and address values are not latched during the access and cannot be read back at the register location.

- Only write accesses must be issued to these locations, but the GPMC does not discard any read access. Accessing a NAND device with  $\overline{OE}$  and CLE or ALE asserted (read access) can produce undefined results.
- Write accesses to the GPMC\_NAND\_COMMAND\_i and GPMC\_NAND\_ADDRESS\_i (where i = 0 to 5) register locations must be posted for faster operations. The GPMC\_CONFIG[0] NANDFORCEPOSTEDWRITE bit enables write accesses to these locations as posted, even if they are defined as nonposted.

A write buffer is used to store write transaction information before the external device is accessed:

- Up to eight consecutive posted write accesses can be accepted and stored in the write buffer.
- For nonposted write, the pipeline is one deep.
- A GPMC\_STATUS[0] EMPTYWRITEBUFFERSTATUS bit stores the empty status of the write buffer.

The GPMC\_NAND\_COMMAND\_i and GPMC\_NAND\_ADDRESS\_i (where i = 0 to 5) registers are 32-bit word locations, which means any 32-bit word or 16-bit word access is split into 4- or 2-byte accesses if an 8-bit wide NAND device is attached. For multiple-command phase or multiple-address phase, the software driver can use 32-bit word or 16-bit word access to these registers, but it must account for the splitting and little-endian ordering scheme. When only one byte command or address phase is required, only byte write access to a GPMC\_NAND\_COMMAND\_i and GPMC\_NAND\_ADDRESS\_i can be used, and any of the four byte locations of the registers are valid.

The same applies to GPMC\_NAND\_COMMAND\_i and GPMC\_NAND\_ADDRESS\_i (where i = 0 to 5) 32-bit word write access to a 16-bit wide NAND device (split into two 16-bit word accesses). In the case of a 16-bit word write access, the MSByte of the 16-bit word value must be set according to the NAND device requirement (usually 0). Either 16-bit word location or any one of the four byte locations of the registers is valid

### 11.2.4.12.1.3 Command Latch Cycle

Writing data at the GPMC\_NAND\_COMMAND\_i (where i = 0 to 5) register location places the data as the NAND command value on the bus, using a regular asynchronous write access.


- $\overline{CE}$  is controlled by the CSONTIME and CSWROFFTIME timing parameters.
- CLE is controlled by the ADVONTIME and ADVWROFFTIME timing parameters.
- WE is controlled by the WEONTIME and WEOFFTIME timing parameters.
- ALE and  $\overline{RE}$  ( $\overline{OE}$ ) are maintained inactive.

Figure 11-27 shows the NAND command latch cycle.

CLE is shared with the  $\overline{BE0}$  output signal and has an inverted polarity from  $\overline{BE0}$ . The NAND qualifier deals with this. During the asynchronous NAND data access cycle,  $\overline{BE0}$  (also  $\overline{BE1}$ ) must not toggle, because it is shared with CLE.

NAND Flash memories do not use byte enable signals at all.

**Figure 11-27. NAND Command Latch Cycle**





### 11.2.4.12.1.4 Address Latch Cycle


Writing data at the GPMC\_NAND\_ADDRESS\_i (where i = 0 to 5) register location places the data as the NAND partial address value on the bus, using a regular asynchronous write access.

- $\overline{CS}$  is controlled by the CSONTIME and CSWROFFTIME timing parameters.
- ALE is controlled by the ADVONTIME and ADVWROFFTIME timing parameters.
- $\overline{WE}$  is controlled by the WEONTIME and WEOFFTIME timing parameters.
- CLE and  $\overline{RE}$  ( $\overline{OE}$ ) are maintained inactive.

Figure 11-28 shows the NAND address latch cycle.

ALE is shared with the  $\overline{ADV}$  output signal and has an inverted polarity from  $\overline{ADV}$ . The NAND qualifier deals with this. During the asynchronous NAND data access cycle, ALE is kept stable.

Figure 11-28. NAND Address Latch Cycle



### 11.2.4.12.1.5 NAND Device Data Read and Write Phase Control in Stream Mode

NAND device data read and write accesses are achieved through a read or write request to the chip-select-associated memory region at any address location in the region or through a read or write request to the GPMC\_NAND\_DATA\_i (where  $i = 0$  to 5) register location mapped in the chip-select-associated control register region. GPMC\_NAND\_DATA\_i is not a true register, but an address location to enable  $\overline{RE}$  or  $\overline{WE}$  signal control. The associated chip-select signal timing control must be programmed according to the NAND device timing specification.


Reading data from the GPMC\_NAND\_DATA\_i location or from any location in the associated chip-select memory region activates an asynchronous read access.

- $\overline{CS}$  is controlled by the CSONTIME and CSRDOFFTIME timing parameters.
- $\overline{RE}$  is controlled by the OEONTIME and OEOFFTIME timing parameters.
- To take advantage of  $\overline{RE}$  high-to-data invalid minimum timing value, the RDACCESSTIME can be set so that data are effectively captured after  $\overline{RE}$  deassertion. This allows optimization of NAND read access cycle time completion. For optimal timing parameter settings, see the NAND device and the device IC timing parameters.

ALE, CLE, and  $\overline{WE}$  are maintained inactive.

Figure 11-29 shows the NAND data read cycle.

**Figure 11-29. NAND Data Read Cycle**




Writing data to the GPMC\_NAND\_DATA\_i location or to any location in the associated chip-select memory region activates an asynchronous write access.

- $\overline{CS}$  is controlled by the CSONTIME and CSWROFFTIME timing parameters.
- $\overline{WE}$  is controlled by the WEONTIME and WEOFFTIME timing parameters.
- ALE, CLE, and  $\overline{RE}$  ( $\overline{OE}$ ) are maintained inactive.

Figure 11-30 shows the NAND data write cycle.

Figure 11-30. NAND Data Write Cycle



#### 11.2.4.12.1.6 NAND Device General Chip-Select Timing Control Requirement

For most NAND devices, read data access time is dominated by  $\overline{CS}$ -to-data-valid timing and has faster  $\overline{RE}$ -to-data-valid timing. Successive accesses with  $\overline{CS}$  deassertions between accesses are affected by this timing constraint. Because accesses to a NAND device can be interleaved with other chip-select accesses, there is no certainty that  $\overline{CS}$  always stays low between two accesses to the same chip-select. Moreover, an  $\overline{CS}$  deassertion time between the same chip-select NAND accesses is likely to be required as follows: the  $\overline{CS}$  deassertion requires programming  $CYCLETIME$  and  $RDACCESSTIME$  according to the  $\overline{CS}$ -to-data-valid critical timing.

To get full performance from NAND read and write accesses, the prefetch engine can dynamically reduce  $RDCYCLETIME$ ,  $WRCYCLETIME$ ,  $RDACCESSTIME$ ,  $WRACCESSTIME$ ,  $CSRDOFFTIME$ ,  $CSWROFFTIME$ ,  $ADVRDOFFTIME$ ,  $ADVWROFFTIME$ ,  $OEOFFTIME$ , and  $WEOFFTIME$  on back-to-back NAND accesses (to the same memory) and suppress the minimum  $\overline{CS}$  high pulse width between accesses. For more information about optimal prefetch engine access, see [Section 11.2.4.12.4](#).

Some NAND devices require minimum write-to-read idle time, especially for device-status read accesses following status-read command programming (write access). If such write-to-read transactions are used, a minimum  $\overline{CS}$  high pulse width must be set. For this,  $CYCLE2CYCLESAMECSEN$  and  $CYCLE2CYCLEDELAY$  must be set according to the appropriate timing requirement to prevent any timing violation.

NAND devices usually have an important  $\overline{RE}$  high to data bus in tristate mode. This requires a bus turnaround setting ( $BUSTURNAROUND = 1$ ), so that the next access to a different chip-select is delayed until the  $BUSTURNAROUND$  delay completes. Back-to-back NAND read accesses to the same NAND Flash are not affected by the programmed bus turnaround delay.

#### 11.2.4.12.1.7 Read and Write Access Size Adaptation

##### 11.2.4.12.1.7.1 8-Bit Wide NAND Device

Host 16-bit word and 32-bit word read and write access requests to a chip-select associated with an 8-bit wide NAND device are split into successive read and write byte accesses to the NAND memory device. Byte access is ordered according to little-endian organization. A NAND 8-bit wide device must be interfaced on the D0D7 interface bus lane. GPMC data accesses are justified on this bus lane when the chip-select is associated with an 8-bit wide NAND device.

##### 11.2.4.12.1.7.2 16-Bit Wide NAND Device

Host 32-bit word read and write access requests to a chip-select associated with a 16-bit wide NAND device are split into successive read and write 16-bit word accesses to the NAND memory device. 16-bit word access is ordered according to little-endian organization.

Host byte read and write access requests to a 16-bit wide NAND device are completed as 16-bit accesses on the device itself, because there is no byte-addressing capability on 16-bit wide NAND devices. This means that the NAND device address pointer is incremented on a 16-bit word basis and not on a byte basis. For a read access, only the requested byte is given back to the host, but the remaining byte is not stored or saved by the GPMC, and the next byte or 16-bit word read access gets the next 16-bit word NAND location. For a write access, the invalid byte part of the 16-bit word is driven to FF, and the next byte or 16-bit word write access programs the next 16-bit word NAND location.

Generally, byte access to a 16-bit wide NAND device should be avoided, especially when ECC calculation is enabled. 8-bit or 16-bit ECC-based computations are corrupted by a byte read to a 16-bit wide NAND device, because the nonrequested byte is considered invalid on a read access (not captured on the external data bus; FF is fed to the ECC engine) and is set to FF on a write access.

Host requests (read/write) issued in the chip-select memory region are translated in successive single or split accesses (read/write) to the attached device. Therefore, incrementing 32-bit burst requests are translated in multiple 32-bit sequential accesses following the access adaptation of the 32-bit to 8- or 16-bit device.

#### 11.2.4.12.2 NAND Device-Ready Pin

The NAND memory device provides a ready pin to indicate data availability after a block/page opening and to indicate that data programming is complete. The ready pin can be connected to one of the WAIT GPMC input pins; data read accesses must not be tried when the ready pin is sampled inactive (device is not ready) even if the associated chip-select WAITREADMONITORING bit field is set. The duration of the NAND device busy state after the block/page opening is so long (up to 50  $\mu$ s) that accesses occurring when the ready pin is sampled inactive can stall GPMC access and eventually cause a system time-out.

If a read access to a NAND flash is done using the wait monitoring mode, the device is blocked during a page opening, and so is the GPMC. If the correct settings are used, other chip-selects can be used while the memory processes the page opening command.

To avoid a time-out caused by a block/page opening delay in NAND flash, disable the wait pin monitoring for read and write accesses (that is, set the GPMC\_CONFIG1\_i[[21] WAITWRITEMONITORING and GPMC\_CONFIG1\_i[[22] WAITREADMONITORING bits to 0, where  $i = 0$  to 5), and use one of the following methods instead:

- Use software to poll the WAITnSTATUS bit ( $n = 0$  to 1) of the GPMC\_STATUS register.
- Configure an interrupt that is generated on the WAIT signal change (through the GPMC\_IRQENABLE [11-8] bits).

Even if the READWAITMONITORING bit is not set, the external memory nR/B pin status is captured in the programmed WAIT bit in the GPMC\_STATUS register.

The READWAITMONITORING bit method must be used for other memories than NAND flash, if they require the use of a WAIT signal.

##### 11.2.4.12.2.1 Ready Pin Monitored by Software Polling

The ready signal state can be monitored through the GPMC\_STATUS WAITxSTATUS bit ( $x = 0$  or 1). The software must monitor the ready pin only when the signal is declared valid. Refer to the NAND device timing parameters to set the correct software temporization to monitor ready only after the invalid window is complete from the last read command written to the NAND device.

##### 11.2.4.12.2.2 Ready Pin Monitored by Hardware Interrupt

Each gpmc\_wait input pin can generate an interrupt when a wait-to-no-wait transition is detected. Depending on whether the GPMC\_CONFIG WAITxPINPOLARITY bits ( $x = 0$  or 1) is active low or active high, the wait-to-no-wait transition is a low-to-high external WAIT signal transition or a high-to-low external WAIT signal transition, respectively.

The wait transition pin detector must be cleared before any transition detection. This is done by writing 1 to the WAITxEDGEDETECTIONSTATUS bit ( $x = 0$  or  $1$ ) of the GPMC\_IRQSTATUS register according to the gpmc\_wait pin used for the NAND device-ready signal monitoring. To detect a wait-to-no-wait transition, the transition detector requires a wait active time detection of a minimum of two GPMC\_FCLK cycles. Software must incorporate precautions to clear the wait transition pin detector before wait (busy) time completes.

A wait-to-no-wait transition detection can issue a GPMC interrupt if the WAITxEDGEDETECTIONENABLE bit in the GPMC\_IRQENABLE register is set and if the WAITxEDGEDETECTIONSTATUS bit field in the GPMC\_IRQSTATUS register is set.

The WAITMONITORINGTIME field does not affect wait-to-no-wait transition time detection.

It is also possible to poll the WAITxEDGEDETECTIONSTATUS bit field in the GPMC\_IRQSTATUS register according to the gpmc\_wait pin used for the NAND device ready signal monitoring.

### 11.2.4.12.3 ECC Calculator

The General Purpose Memory Controller includes an Error Code Correction (ECC) calculator circuitry that enables on the fly ECC calculation during data read or data program (that is, write) operations. The page size supported by the ECC calculator in one calculation/context is 512 bytes.

The user can choose from two different algorithms with different error correction capabilities through the GPMC\_ECC\_CONFIG[16] ECCALGORITHM bit:

- Hamming code for 1-bit error code correction on 8- or 16-bit NAND Flash organized with page size greater than 512 bytes
- BCH (Bose-Chaudhuri-Hocquenghem) code for 4- to 16-bit error correction

The GPMC does not directly handle the error code correction itself. During writes, the GPMC computes parity bits. During reads, the GPMC provides enough information for the processor to correct errors without reading the data buffer all over again.

The Hamming code ECC is based on a 2-dimensional (row and column) bit parity accumulation. This parity accumulation is either accomplished on the programmed number of bytes or 16-bit words read from the memory device, or written to the memory device in stream mode.

Because the ECC engine includes only one accumulation context, it can be allocated to only one chip-select at a time through the GPMC\_ECC\_CONFIG[3-1] ECCCS bit field. Even if two CS use different ECC algorithms, one the Hamming code and the other a BCH code, they must define separate ECC contexts because some of the ECC registers are common to all types of algorithms.

#### 11.2.4.12.3.1 Hamming Code

All references to Error Code Correction (ECC) in this subsection refer to the 1-bit error correction Hamming code.

The ECC is based on a two-dimensional (row and column) bit parity accumulation known as Hamming Code. The parity accumulation is done for a programmed number of bytes or 16-bit word read from the memory device or written to the memory device in stream mode.

There is no automatic error detection or correction, and it is the software NAND driver responsibility to read the multiple ECC calculation results, compare them to the expected code value, and take the appropriate corrective actions according to the error handling strategy (ECC storage in spare byte, error correction on read, block invalidation).

The ECC engine includes a single accumulation context. It can be allocated to a single designated chip-select at a time and parallel computations on different chip-selects are not possible. Since it is allocated to a single chip-select, the ECC computation is not affected by interleaved GPMC accesses to other chip-selects and devices. The ECC accumulation is sequentially processed in the order of data read from or written to the memory on the designated chip-select. The ECC engine does not differentiate read accesses from write accesses and does not differentiate data from command or status information. It is the software responsibility to make sure only relevant data are passed to the NAND flash memory while the ECC computation engine is active.

The starting NAND page location must be programmed first, followed by an ECC accumulation context reset with an ECC enabling, if required. The NAND device accesses discussed in the following sections must be limited to data read or write until the specified number of ECC calculations is completed.

#### 11.2.4.12.3.1.1 ECC Result Register and ECC Computation Accumulation Size

The GPMC includes up to nine ECC result registers (GPMC\_ECCj\_RESULT, j = 1 to 9) to store ECC computation results when the specified number of bytes or 16-bit words has been computed.

The ECC result registers are used sequentially; one ECC result is stored in one ECC result register on the list, the next ECC result is stored in the next ECC result register on the list, and so forth, until the last ECC computation. The value of the GPMC\_ECCj\_RESULT register value is valid only when the programmed number of bytes or 16-bit words has been accumulated, which means that the same number of bytes or 16-bit words has been read from or written to the NAND device in sequence.

The GPMC\_ECC\_CONTROL[3-0] ECCPOINTER field must be set to the correct value to select the ECC result register to be used first in the list for the incoming ECC computation process. The ECCPointer can be read to determine which ECC register is used in the next ECC result storage for the ongoing ECC computation. The value of the GPMC\_ECCj\_RESULT register (j = 1 to 9) can be considered valid when ECCPOINTER equals j + 1. When the GPMC\_ECCj\_RESULT (where j = 9) is updated, ECCPOINTER is frozen at 10, and ECC computing is stopped (ECCENABLE = 0).

The ECC accumulator must be reset before any ECC computation accumulation process. The GPMC\_ECC\_CONTROL[8] ECCCLEAR bit must be set to 1 (nonpersistent bit) to clear the accumulator and all ECC result registers.

For each ECC result (each register, j = 1 to 9), the number of bytes or 16-bit words used for ECC computing accumulation can be selected from between two programmable values.

The ECCjRESULTSIZES bits (j = 1 to 9) in the GPMC\_ECC\_SIZE\_CONFIG register select which programmable size value (ECCSIZE0 or ECCSIZE1) must be used for this ECC result (stored in GPMC\_ECCj\_RESULT register).

The ECCSIZE0 and ECCSIZE1 fields allow selection of the number of bytes or 16-bit words used for ECC computation accumulation. Any even values from 2 to 512 are allowed.

Flexibility in the number of ECCs computed and the number of bytes or 16-bit words used in the successive ECC computations enables different NAND page error-correction strategies. Usually based on 256 or 512 bytes and on 128 or 256 16-bit word, the number of ECC results required is a function of the NAND device page size. Specific ECC accumulation size can be used when computing the ECC on the NAND spare byte.

For example, with a 2 Kbyte data page 8-bit wide NAND device, eight ECCs accumulated on 256 bytes can be computed and added to one extra ECC computed on the 24 spare bytes area where the eight ECC results used for comparison and correction with the computed data page ECC are stored. The GPMC then provides nine GPMC\_ECCj\_RESULT registers (j= 1 to 9) to store the results. In this case, ECCSIZE0 is set to 256, and ECCSIZE1 is set to 24; the ECC[1-8]RESULTSIZES bits are cleared to 0, and the ECC9RESULTSIZES bit is set to 1.

#### 11.2.4.12.3.1.2 ECC Enabling

The GPMC\_ECC\_CONFIG[3-1] ECCCS field selects the allocated chip-select. The GPMC\_ECC\_CONFIG[0] ECCENABLE bit enables ECC computation on the next detected read or write access to the selected chip-select.

The ECCPOINTER, ECCCLEAR, ECCSIZE, ECCjRESULTSIZES (where j = 1 to 9), ECC16B, and ECCCS fields must not be changed or cleared while an ECC computation is in progress.

The ECC accumulator and ECC result register must not be changed or cleared while an ECC computation is in progress.

[Table 11-12](#) describes the ECC enable settings.



Table 11-12. ECC Enable Settings

Bit Field	Register	Value	Comments
ECCCS	GPMC_ECC_CONFIG	0-3h	Selects the chip-select where ECC is computed
ECC16B	GPMC_ECC_CONFIG	0-1	Selects column number for ECC calculation
ECCCLEAR	GPMC_ECC_CONTROL	0-7h	Clears all ECC result registers
ECCPOINTER	GPMC_ECC_CONTROL	0-7h	A write to this bit field selects the ECC result register where the first ECC computation is stored. Set to 1 by default.
ECCSIZE1	GPMC_ECC_SIZE_CONFIG	0-FFh	Defines ECCSIZE1
ECCSIZE0	GPMC_ECC_SIZE_CONFIG	0-FFh	Defines ECCSIZE0
ECCjRESULTSIZE	GPMC_ECC_SIZE_CONFIG	0-1	Selects the size of ECCn result register
ECCENABLE	GPMC_ECC_CONFIG	1	Enables the ECC computation

11.2.4.12.3.1.3 ECC Computation

The ECC algorithm is a multiple parity bit accumulation computed on the odd and even bit streams extracted from the byte or Word 16 streams. The parity accumulation is split into row and column accumulations, as shown in Figure 11-31 and Figure 11-32. The intermediate row and column parities are used to compute the upper level row and column parities. Only the final computation of each parity bit is used for ECC comparison and correction.

$P1o = \text{bit7 XOR bit5 XOR bit3 XOR bit1}$  on each byte of the data stream

$P1e = \text{bit6 XOR bit4 XOR bit2 XOR bit0}$  on each byte of the data stream

$P2o = \text{bit7 XOR bit6 XOR bit3 XOR bit2}$  on each byte of the data stream


$P2e = \text{bit5 XOR bit4 XOR bit1 XOR bit0}$  on each byte of the data stream

$P4o = \text{bit7 XOR bit6 XOR bit5 XOR bit4}$  on each byte of the data stream

$P4e = \text{bit3 XOR bit2 XOR bit1 XOR bit0}$  on each byte of the data stream

Each column parity bit is XORed with the previous accumulated value.

Figure 11-31. Hamming Code Accumulation Algorithm (1 of 2)



For line parities, the bits of each new data are XORed together, and line parity bits are computed as:

$$P8e = \text{row0 XOR row2 XOR row4 XOR ... XOR row254}$$

$$P8o = \text{row1 XOR row3 XOR row5 XOR ... XOR row255}$$

$$P16e = \text{row0 XOR row1 XOR row4 XOR row5 XOR ... XOR row252 XOR row 253}$$

$$P16o = \text{row2 XOR row3 XOR row6 XOR row7 XOR ... XOR row254 XOR row 255}$$

Unused parity bits in the result registers are cleared to 0.

**Figure 11-32. Hamming Code Accumulation Algorithm (2 of 2)**




Figure 11-33 shows ECC computation for a 256-byte data stream (read or write). The result includes six column parity bits (P1o-P2o-P4o for odd parities, and P1e-P2e-P4e for even parities) and sixteen row parity bits (P8o-P16o-P32o--P1024o for odd parities, and P8e-P16e-P32e--P1024e for even parities).

**Figure 11-33. ECC Computation for a 256-Byte Data Stream (Read or Write)**







Figure 11-34 shows ECC computation for a 512-byte data stream (read or write). The result includes six column parity bits (P1o-P2o-P4o for odd parities, and P1e-P2e-P4e for even parities) and eighteen row parity bits (P8o-P16o-P32o--P1024o- - P2048o for odd parities, and P8e-P16e-P32e--P1024e- P2048e for even parities).

For a 2 Kbytes page, four 512 bytes ECC calculations plus one for the spare area are required. Results are stored in the GPMC\_ECCj\_RESULT registers (j = 1 to 9).

**Figure 11-34. ECC Computation for a 512-Byte Data Stream (Read or Write)**



**11.2.4.12.3.1.4 ECC Comparison and Correction**

To detect an error, the computed ECC result must be XORed with the parity value stored in the spare area of the accessed page.

- If the result of this logical XOR is all 0s, no error is detected and the read data is correct.
- If every second bit in the parity result is a 1, one bit is corrupted and is located at bit address (P2048o, P1024o, P512o, P256o, P128o, P64o, P32o, P16o, P8o, P4o, P2o, P1o). The software must correct the corresponding bit.
- If only one bit in the parity result is 1, it is an ECC error and the read data is correct.

**11.2.4.12.3.1.5 ECC Calculation Based on 8-Bit Word**

The 8-bit based ECC computation is used for 8-bit wide NAND device interfacing.

The 8-bit based ECC computation can be used for 16-bit wide NAND device interfacing to get backward compatibility on the error-handling strategy used with 8-bit wide NAND devices. In this case, the 16-bit wide data read from or written to the NAND device is fragmented into 2 bytes. According to little-endian access, the least significant bit (LSB) of the 16-bit wide data is ordered first in the byte stream used for 8-bit based ECC computation.

11.2.4.12.3.1.6 ECC Calculation Based on 16-Bit Word

ECC computation based on a 16-bit word is used for 16-bit wide NAND device interfacing. This ECC computation is not supported when interfacing an 8-bit wide NAND device, and the GPMC\_ECC\_CONFIG[7] ECC16B bit must be cleared to 0 when interfacing an 8-bit wide NAND device.

The parity computation based on 16-bit words affects the row and column parity mapping. The main difference is that the odd and even parity bits P8o and P8e are computed on rows for an 8-bit based ECC while there are computed on columns for a 16-bit based ECC. Figure 11-35 and Figure 11-36.

Figure 11-35. 128 Word16 ECC Computation





Figure 11-36. 256 Word16 ECC Computation



### 11.2.4.12.3.2 BCH Code (Bose-Chaudhuri-Hocquenghem)

All references to Error Code Correction (ECC) in this subsection refer to the 4- to 16-bit error correction BCH code.

#### 11.2.4.12.3.2.1 Requirements

Read and write accesses to a NAND flash take place by whole pages, in a predetermined sequence: first the data byte page itself, then some spare bytes, including the BCH ECC (and other information). The NAND IC can cache a full page, including spares, for read and write accesses.

Typical page write sequence:

- Sequential write to NAND cache of main data + spare data, for a page. ECC is calculated on the fly. Calculated ECC may be inserted on the fly in the spares, or replaced by dummy accesses.
- When the calculated ECC is replaced by dummy accesses, it must be written to the cache in a second, separate phase. The ECC module is disabled during that time.
- NAND writes its cache line (page) to the array

Typical page read sequence:

- Sequential read of a page. ECC is calculated on the fly.
- ECC module buffers status determines the presence of errors.
- Accesses to several memories may be interleaved by the GPMC, but only one of those memories can be a NAND using the BCH engine at a time; in other words, only one BCH calculation (for example, for a single page) can be on-going at any time. Note also that the sequential nature of NAND accesses guarantees that the data is always written / read out in the same order. BCH-relevant accesses are selected by the GPMCs chip-select.
- Each page may hold up to 4 Kbytes of data, spare bytes not included. This means up to 8 x 512-byte BCH messages. Since all the data is written / read out first, followed by the BCH ECC, this means that the BCH engine must be able to hold 8 104-bit remainders or syndromes (or smaller, 52-bit ones) at the same time.

The BCH module has the capacity to store all remainders internally. After the page start, an internal counter is used to detect the 512-byte sector boundaries. On those boundaries, the current remainder is stored and the divider reset for the next calculation. At the end of the page, the BCH module contains all remainders.

- NAND access cycles hold 8 or 16 bits of data each (1 or 2 bytes); Each NAND cycle takes at least 4 cycles of the GPMCs internal clock. This means the NAND flash timing parameters must define a RDCYCLETIME and a WRCYCLETIME of at least 4 clock cycles after optimization when using the BCH calculator.
- The spare area is assumed to be large enough to hold the BCH ECC, that is, to have at least a message of 13 bytes available per 512-byte sector of data. The zone of unused spare area by the ECC may or may not be protected by the same ECC scheme, by extending the BCH message beyond 512 bytes (maximum codeword is 1023-byte long, ECC included, which leaves a lot of space to cover some spares bytes).

### 11.2.4.12.3.2.2 Memory-Mapping of the BCH Codeword

BCH encoding considers a block of data to protect as a polynomial message  $M(x)$ . In our standard case, 512 bytes of data (that is, 2 bits = 4096 bits) are seen as a polynomial of degree  $2 - 1 = 4095$ , with parameters ranging from  $M_0$  to  $M_{4095}$ . For 512 bytes of data, 52 bits are required for 4-bit error correction, and 104 bits are required for 8-bit error correction and 207 bits are required for 16-bit error correction. The ECC is a remainder polynomial  $R(x)$  of degree 103 (or 51, depending on the selected mode). The complete codeword  $C(x)$  is the concatenation of  $M(x)$  and  $R(x)$  as shown in [Table 11-13](#).

**Table 11-13. Flattened BCH Codeword Mapping (512 Bytes + 104 Bits)**

Bit number	Message $M(x)$	ECC $R(x)$				
	$M_{4095}$	...	$M_0$	$R_{103}$	...	$R_0$

If the message is extended by the addition of spare bytes to be protected by the same ECC, the principle is still valid. For example, a 3-byte extension of the message gives a polynomial message  $M(x)$  of degree  $((512 + 3) \times 8) - 1 = 4119$ , for a total of  $3 + 13 = 16$  spare bytes of spare, all protected as part of the same codeword.

The message and the ECC bits are manipulated and mapped in the GPMC byte-oriented system. The ECC bits are stored in  $i$ ,  $i+1$ ,  $i+2$ , and  $i+3$  (where  $i = 0$  to 5).

- GPMC\_BCH\_RESULT0\_i
- GPMC\_BCH\_RESULT1\_i
- GPMC\_BCH\_RESULT2\_i
- GPMC\_BCH\_RESULT3\_i

### 11.2.4.12.3.2.3 Memory Mapping of the Data Message

The data message mapping shall follow the following rules:

- Bit endianness within a byte is little-endian, that is, the bytes LS bit is also the lowest-degree polynomial parameter: a byte  $b_7$ - $b_0$  (with  $b_0$  the LS bit) represents a segment of polynomial  $b_7 \times x + b_6 \times x^2 + \dots + b_0 \times x^8$
- The message is mapped in the NAND starting with the highest-order parameters, that is, in the lowest addresses of a NAND page.
- Byte endianness within the NANDs 16-bit words is big endian. This means that the same message mapped in 8- and 16-bit memories has the same content at the same byte address.

The BCH module has no visibility over actual addresses. The most important point is the sequence of data word the BCH sees. However, the NAND page is always scanned incrementally in read and write accesses, and this produces the mapping patterns described in the following.

[Table 11-14](#) and [Table 11-15](#) show the mapping of the same 512-byte vector (typically a BCH message) in the NAND memory space. Note that the byte 'address' is only an offset modulo 512 (200h), since the same page may contain several contiguous 512-byte sectors (BCH blocks). The LSB and MSB are respectively the bits  $M_0$  and  $M_{(2^{12}-1)}$  of the codeword mapping given above. In both cases the data vectors are aligned, that is, their boundaries coincide with the RAMs data word boundaries.

**Table 11-14. Aligned Message Byte Mapping in 8-bit NAND**

Byte Offset	8-Bit Word
0	(msb) Byte 511 (1FFh)
1h	Byte 510 (1FEh)
⋮	⋮
1FFh	Byte 0 (0) (LSB)

**Table 11-15. Aligned Message Byte Mapping in 16-bit NAND**

Byte Offset	16-Bit Words MSB	16-Bit Words LSB
0	Byte 510 (1FEh)	(msb) Byte 511 (1FFh)
2h	Byte 508 (1FCh)	Byte 509 (1FDh)
⋮	⋮	⋮
1FEh	Byte 0 (0)	(lsb) Byte 1 (1)

Table 11-16 and Table 11-17 show the mapping in memory of arbitrarily-sized messages, starting on access (byte or 16-bit word) boundaries for more clarity. Note that message may actually start and stop on arbitrary nibbles. A nibble is a 4-bit entity. The unused nibbles are not discarded, and they can still be used by the BCH module, but as part of the next message section (for example, on another sectors ECC).

**Table 11-16. Aligned Nibble Mapping of Message in 8-bit NAND**

Byte Offset	8-Bit Word	
	4-Bit Most Significant Nibble	4-Bit Less Significant Nibble
1	(MSB) Nibble S-1	Nibble S-2
2	Nibble S-3	Nibble S-4
⋮	⋮	⋮
S/2 - 2	Nibble 3	Nibble 2
S/2 - 1	Nibble 1	Nibble 0 (LSB)

**Table 11-17. Misaligned Nibble Mapping of Message in 8-bit NAND**

Byte Offset	8-Bit Word	
	4-Bit Most Significant Nibble	4-Bit Less Significant Nibble
1	(MSB) Nibble S-1	Nibble S-2
2	Nibble S-3	Nibble S-4
⋮	⋮	⋮
(S+1)/2 - 2	Nibble 2	Nibble 1
(S+1)/2 - 1	Nibble 0 (LSB)	

**Table 11-18. Aligned Nibble Mapping of Message in 16-bit NAND**

Byte Offset	16-Bit Word			
	4-Bit Most Significant Nibble		4-Bit Less Significant Nibble	
0	Nibble S-3	Nibble S-4	(MSB) Nibble S-1	Nibble S-2
2	Nibble S-7	Nibble S-8	Nibble S-5	Nibble S-6
⋮	⋮	⋮	⋮	⋮
S/2 - 4	Nibble 5	Nibble 4	Nibble 7	Nibble 6
S/2 - 2	Nibble 1	Nibble 0 (LSB)	Nibble 3	Nibble 2

**Table 11-19. Misaligned Nibble Mapping of Message in 16-bit NAND (1 Unused Nibble)**

Byte Offset	16-Bit Word			
	4-Bit Most Significant Nibble		4-Bit Less Significant Nibble	
0	Nibble S-3	Nibble S-4	(MSB) Nibble S-1	Nibble S-2
2	Nibble S-7	Nibble S-8	Nibble S-5	Nibble S-6
⋮	⋮	⋮	⋮	⋮
$(S+1)/2 - 4$	Nibble 4	Nibble 3	Nibble 6	Nibble 5
$(S+1)/2 - 2$	Nibble 0 (LSB)		Nibble 2	Nibble 1

**Table 11-20. Misaligned Nibble Mapping of Message in 16-bit NAND (2 Unused Nibble)**

Byte Offset	16-Bit Word			
	4-Bit Most Significant Nibble		4-Bit Less Significant Nibble	
0	Nibble S-3	Nibble S-4	(MSB) Nibble S-1	Nibble S-2
2	Nibble S-7	Nibble S-8	Nibble S-5	Nibble S-6
⋮	⋮	⋮	⋮	⋮
$(S+2)/2 - 4$	Nibble 3	Nibble 2	Nibble 5	Nibble 4
$(S+2)/2 - 2$			Nibble 1	Nibble 0 (LSB)

**Table 11-21. Misaligned Nibble Mapping of Message in 16-bit NAND (3 Unused Nibble)**

Byte Offset	16-Bit Word			
	4-Bit Most Significant Nibble		4-Bit Less Significant Nibble	
0	Nibble S-3	Nibble S-4	(MSB) Nibble S-1	Nibble S-2
2	Nibble S-7	Nibble S-8	Nibble S-5	Nibble S-6
⋮	⋮	⋮	⋮	⋮
$(S+3)/2 - 4$	Nibble 2	Nibble 1	Nibble 4	Nibble 3
$(S+3)/2 - 2$			Nibble 0 (LSB)	

Note that many other cases exist than the ones represented above, for example, where the message does not start on a word boundary.

#### 11.2.4.12.3.2.4 Memory Mapping of the ECC

The ECC (or remainder) is presented by the BCH module as a single 104-bit (or 52-bit), little-endian vector. It is up to the software to fetch those 13 bytes (or 6 bytes) from the modules interface, then store them to the NANDs spare area (page write) or to an intermediate buffer for comparison with the stored ECC (page read). There are no constraints on the ECC mapping inside the spare area: it is a softwarecontrolled operation.

However, it is advised to maintain a coherence in the respective formats of the message or the ECC remainder once they have been read out of the NAND. The error correction algorithm works from the complete codeword (concatenated message and remainder) once an error as been detected. The creation of this codeword should be made as straightforward as possible.

There are cases where the same NAND access contains both data and the ECC protecting that data. This is the case when the data/ECC boundary (which can be on any nibble) does not coincide with an access boundary. The ECC is calculated on-the-fly following the write. In that case, the write must also contain part of the ECC because it is impossible to insert the ECC on-the-fly. Instead:

- During the initial page write (BCH encoding), the ECC is replaced by dummy bits. The BCH encoder is by definition turned OFF during the ECC section, so the BCH result is unmodified.
- During a second phase, the ECC is written to the correct location, next to the actual data.
- The completed line buffer is then written to the NAND array.

### 11.2.4.12.3.2.5 Wrapping Modes

For a given wrapping mode, the module automatically goes through a specific number of sections, as data is being fed into the module. For each section, the BCH core can be enabled (in which case the data is fed to the BCH divider) or not (in which case the BCH simply counts to the end of the section). When enabled, the data is added to the ongoing calculation for a given sector number (for example, number 0).

Wrapping modes are described below. To get a better understanding and see the real-life read and write sequences implemented with each mode, see [Section 11.2.4.12.3.3](#).

For each mode:

- A sequence describes the mode in pseudo-language, with for each section the size and the buffer used for ECC processing (if ON). The programmable lengths are size, size0 and size1.
- A checksum condition is given. If the checksum condition is not respected for a given mode, the modules behavior is unpredictable. S is the number of sectors in the page; size0 and size1 are the section sizes programmed for the mode, in nibbles.

Note that wrapping modes 8, 9, 10, and 11 insert a 1-nibble padding where the BCH processing is OFF. This is intended for t = 4 ECC, where ECC is 6 bytes long and the ECC area is expected to include (at least) 1 unused nibble to remain byte-aligned.


### 11.2.4.12.3.2.6 Manual Mode (0x0)

This mode is intended for short sequences, added manually to a given buffer through the software data port input. A complete page may be built out of several such sequences.

To process an arbitrary sequence of 4-bit nibbles, accesses to the software data port shall be made, containing the appropriate data. If the sequence end does not coincide with an access boundary (for example, to process 5 nibbles = 20 bits in 16-bit access mode) and those nibbles need to be skipped, a number of unused nibbles shall be programmed in size1 (in the same example: 5 nibbles to process + 3 to discard = 8 nibbles = exactly 2 x 16-bit accesses: we must program size0 = 5, size1 = 3).

[Figure 11-37](#) shows the manual mode sequence and mapping. In this figure, size and size0 are the same parameter.

**Figure 11-37. Manual Mode Sequence and Mapping**



Section processing sequence:

- One time with buffer
  - size0 nibbles of data, processing ON
  - size1 nibbles of unused data, processing OFF

Checksum: size0 + size1 nibbles must fit in a whole number of accesses.

In the following sections, S is the number of sectors in the page.

#### **11.2.4.12.3.2.7 Mode 0x1**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- Repeat with buffer 0 to S-1
  - size0 nibbles spare, processing ON
  - size1 nibbles spare, processing OFF

Checksum: Spare area size (nibbles) = S - (size0 + size1)

#### **11.2.4.12.3.2.8 Mode 0xA (10)**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- Repeat with buffer 0 to S-1
  - size0 nibbles spare, processing ON
  - 1 nibble pad spare, processing OFF
  - size1 nibbles spare, processing OFF

Checksum: Spare area size (nibbles) = S - (size0 + 1 + size1)

#### **11.2.4.12.3.2.9 Mode 0x2**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- Repeat with buffer 0 to S-1
  - size0 nibbles spare, processing OFF
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = S - (size0 + size1)

#### **11.2.4.12.3.2.10 Mode 0x3**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- One time with buffer 0
  - size0 nibbles spare, processing ON
- Repeat with buffer 0 to S-1
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = size0 + (S - size1)



**11.2.4.12.3.2.11 Mode 0x7**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- One time with buffer 0
  - size0 nibbles spare, processing ON
- Repeat S times (no buffer used)
  - size1 nibbles spare, processing OFF

Checksum: Spare area size (nibbles) = size0 + (S - size1)

**11.2.4.12.3.2.12 Mode 0x8**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- One time with buffer 0
  - size0 nibbles spare, processing ON
- Repeat with buffer 0 to S-1
  - 1 nibble padding spare, processing OFF
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = size0 + (S - (1 + size1))

**11.2.4.12.3.2.13 Mode 0x4**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- One time (no buffer used)
  - size0 nibbles spare, processing OFF
- Repeat with buffer 0 to S-1
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = size0 + (S - size1)

**11.2.4.12.3.2.14 Mode 0x9**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- One time (no buffer used)
  - size0 nibbles spare, processing OFF
- Repeat with buffer 0 to S-1
  - 1 nibble padding spare, processing OFF
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = size0 + (S - (1 + size1))

**11.2.4.12.3.2.15 Mode 0x5**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- Repeat with buffer 0 to S-1
  - size0 nibbles spare, processing ON
- Repeat with buffer 0 to S-1
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = S - (size0 + size1)

**11.2.4.12.3.2.16 Mode 0xB (11)**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- Repeat with buffer 0 to S-1
  - size0 nibbles spare, processing ON
- Repeat with buffer 0 to S-1
  - 1 nibble padding spare, processing OFF
  - size1 nibbles spare, processing ON

Checksum: Spare area size (nibbles) = S - (size0 + 1 + size1)

**11.2.4.12.3.2.17 Mode 0x6**

Page processing sequence:

- Repeat with buffer 0 to S-1
  - 512-byte data, processing ON
- Repeat with buffer 0 to S-1
  - size0 nibbles spare, processing ON
- Repeat S times (no buffer used)
  - size1 nibbles spare, processing OFF

Checksum: Spare area size (nibbles) = S - (size0 + size1)

### 11.2.4.12.3.3 Supported NAND Page Mappings and ECC Schemes

The following rules apply throughout the entire mapping description:

- Main data area (sectors) size is hardcoded to 512 bytes.
- Spare area size is programmable.
- All page sections (of main area data bytes, protected spare bytes, unprotected spare bytes, and ECC) are defined as explained in [Section 11.2.4.12.3.2.3](#).

Each one of the following sections shows a NAND page mapping example (per-sector spare mappings, pooled spare mapping, per-sector spare mapping, with ECC separated at the end of the page).

In the mapping diagrams, sections that belong to the same BCH codeword have the same color (blue or green); unprotected sections are not covered (orange) by the BCH scheme.

Below each mapping diagram, a write (encoding) and read (decoding: syndrome generation) sequence is given, with the number of the active buffers at each point in time (yellow). In the inactive zones (grey), no computing is taking place but the data counter is still active.

In [Figure 11-38](#) to [Figure 11-40](#), tables on the left summarize the mode, size0, size1 parameters to program for respectively write and read processing of a page, with the given mapping, where:

- P is the size of spare byte section Protected by the ECC (in nibbles)
- U is the size of spare byte section Unprotected by the ECC (in nibbles)
- E is the size of the ECC itself (in nibbles)
- S is the number of Sectors per page (2 in the current diagrams)

Each time the processing of a BCH block is complete (ECC calculation for write/encoding, syndrome generation for read/decoding, indicated by red arrows), the update pointer is pulsed. Note that the processing for block 0 can be the first or the last to complete, depending on the NAND page mapping and operation (read or write). All examples show a page size of 1kByte + spares, that is,  $S = 2$  sectors of 512 bytes. The same principles can be extended to larger pages by adding more sectors.

The actual BCH codeword size is used during the error location work to restrict the search range: by definition, errors can only happen in the codeword that was actually written to the NAND, and not in the mathematical codeword of  $n = 2 - 1 = 8191$  bits. That codeword (higher-order bits) is all-zero and implicit during computations.

The actual BCH codeword size depends on the mode, on the programmed sizes and on the sector number (all sizes in nibbles):


- Spares mapped and protected per sector ([Figure 11-38](#): see M1-M2-M3-M9-M10):
  - all sectors:  $(512) + P + E$
- Spares pooled and protected by sector 0 ([Figure 11-38](#): see M5-M6):
  - sector 0 codeword:  $(512) + P + E$
  - other sectors:  $(512) + E$
- Unprotected spares ([Figure 11-38](#): see M4-M7-M8-M11-M12):
  - all codewords  $(512) + E$

### 11.2.4.12.3.3.1 Per-Sector Spare Mappings

In these schemes (Figure 11-38), each 512-byte sector of the main area has its own dedicated section of the spare area. The spare area of each sector is composed of:

- ECC, which must be located after the data it protects
- other data, which may or may not be protected by the sectors ECC

**Figure 11-38. NAND Page Mapping and ECC: Per-Sector Schemes**




### 11.2.4.12.3.3.2 Pooled Spare Mapping

In these schemes (Figure 11-39), the spare area is pooled for the page.

- The ECC of each sector is aligned at the end of the spare area.
- The non-ECC spare data may or may not be covered by the ECC of sector 0

Figure 11-39. NAND Page Mapping and ECC: Pooled Spare Schemes




### 11.2.4.12.3.3.3 Per-Sector Spare Mapping, With ECC Separated at the End of the Page

In these schemes (Figure 11-40), each 512-byte sector of the main area is associated with two sections of the spare area.

- ECC section, all aligned at the end of the page
- other data section, aligned before the ECCs, each of which may or may not be protected by its sectors ECC

**Figure 11-40. NAND Page Mapping and ECC: Per-Sector Schemes, with Separate ECC**



#### 11.2.4.12.4 Prefetch and Write-Posting Engine

NAND device data access cycles are usually much slower than the MPU system frequency; such NAND read or write accesses issued by the processor will impact the overall system performance, especially considering long read or write sequences required for NAND page loading or programming. To minimize this effect on system performance, the GPMC includes a prefetch and write-posting engine, which can be used to read from or write to any chip-select location in a buffered manner.

The prefetch and write-posting engine is a simplified embedded-access requester that presents requests to the access engine on a user-defined chip-select target. The access engine interleaves these requests with any request coming from the L3 interface; as a default the prefetch and write-posting engine has the lowest priority.

The prefetch and write-posting engine is dedicated to data-stream access (as opposed to random data access); thus, it is primarily dedicated to NAND support. The engine does not include an address generator; the request is limited to chip-select target identification. It includes a 64-byte FIFO associated with a DMA request synchronization line, for optimal DMA-based use.

The prefetch and write-posting engine uses an embedded 64 bytes (32 16-bit word) FIFO to prefetch data from the NAND device in read mode (prefetch mode) or to store host data to be programmed into the NAND device in write mode (write-posting mode). The FIFO draining and filling (read and write) can be controlled either by the MPU through interrupt synchronization (an interrupt is triggered whenever a programmable threshold is reached) or the sDMA through DMA request synchronization, with a programmable request byte size in both prefetch or posting mode.

The prefetch and write-posting engine includes a single memory pool. Therefore, only one mode, read or write, can be used at any given time. In other words, the prefetch and write-posting engine is a single-context engine that can be allocated to only one chip-select at a time for a read prefetch or a write-posting process.

The engine does not support atomic command and address phase programming and is limited to linear memory read or write access. In consequence, it is limited to NAND data-stream access. The engine relies on the MPU NAND software driver to control block and page opening with the correct data address pointer initialization, before the engine can read from or write to the NAND memory device.

Once started, the engine data reads and writes sequencing is solely based on FIFO location availability and until the total programmed number of bytes is read or written.

Any host-concurrent accesses to a different chip-select are correctly interleaved with ongoing engine accesses. The engine has the lowest priority access so that host accesses to a different chip-select do not suffer a large latency.

A round-robin arbitration scheme can be enabled to ensure minimum bandwidth to the prefetch and write-posting engine in the case of back-to-back direct memory requests to a different chip-select. If the GPMC\_PREFETCH\_CONFIG1[23] PFPWENROUNDROBIN bit is enabled, the arbitration grants the prefetch and write posting engine access to the GPMC bus for a number of requests programmed in the GPMC\_PREFETCH\_CONFIG1[19-16] PFPWWEIGHTEDPRIO field.

The prefetch/write-posting engine read or write request is routed to the access engine with the chip-select destination ID. After the required arbitration phase, the access engine processes the request as a single access with the data access size equal to the device size specified in the corresponding chip-select configuration.

The destination chip-select configuration must be set to the NAND protocol-compatible configuration for which address lines are not used (the address bus is not changed from its current value). Selecting a different chip-select configuration can produce undefined behavior.

#### 11.2.4.12.4.1 General Facts About the Engine Configuration

The engine can be configured only if the GPMC\_PREFETCH\_CONTROL[0] STARTENGINE bit is de-asserted.

The engine must be correctly configured in prefetch or write-posting mode and must be linked to a NAND chip-select before it can be started. The chip-select is linked using the GPMC\_PREFETCH\_CONFIG1[26-24] ENGINECSSELECTOR field.

In both prefetch and write-posting modes, the engine respectively uses byte or 16-bit word access requests for an 8- or 16-bit wide NAND device attached to the linked chip-select. The FIFOTHRESHOLD and TRANSFERCOUNT fields must be programmed accordingly as a number of bytes or a number of 16-bit word.

When the GPMC\_PREFETCH\_CONFIG1[7] ENABLEENGINE bit is set, the FIFO entry on the L3 interconnect port side is accessible at any address in the associated chip-select memory region. When the ENABLEENGINE bit is set, any host access to this chip-select is rerouted to the FIFO input. Directly accessing the NAND device linked to this chip-select from the host is still possible through these registers (where  $i = 0$  to 5):

- GPMC\_NAND\_COMMAND\_i
- GPMC\_NAND\_ADDRESS\_i
- GPMC\_NAND\_DATA\_i

The FIFO entry on the L3 interconnect port can be accessed with Byte, 16-bit word, or 32-bit word access size, according to little-endian format, even though the FIFO input is 32-bit wide.

The FIFO control is made easier through the use of interrupts or DMA requests associated with the FIFOTHRESHOLD bit field. The GPMC\_PREFETCH\_STATUS[30-24] FIFOPOINTER field monitors the number of available bytes to be read in prefetch mode or the number of free empty slots which can be written in write-posting mode. The GPMC\_PREFETCH\_STATUS[13-0] COUNTVALUE field monitors the number of remaining bytes to be read or written by the engine according to the TRANSFERCOUNT value. The FIFOPOINTER and COUNTVALUE bit fields are always expressed as a number of bytes even if a 16-bit wide NAND device is attached to the linked chip-select.

In prefetch mode, when the FIFOPOINTER equals 0, that is, the FIFO is empty, a host read access receives the byte last read from the FIFO as its response. In case of 32-bit word or 16-bit word read accesses, the last byte read from the FIFO is copied the required number of times to fit the requested word size. In write-posting mode, when the FIFOPOINTER equals 0, that is, the FIFO is full, a host write overwrites the last FIFO byte location. There is no underflow or overflow error reporting in the GPMC.



### 11.2.4.12.4.2 Prefetch Mode

The prefetch mode is selected when the GPMC\_PREFETCH\_CONFIG1[0] ACCESSMODE bit is cleared.

The MPU NAND software driver must issue the block and page opening (READ) command with the correct data address pointer initialization before the engine can be started to read from the NAND memory device. The engine is started by asserting the GPMC\_PREFETCH\_CONTROL[0] STARTENGINE bit. The STARTENGINE bit automatically clears when the prefetch process completes.

If required, the ECC calculator engine must be initialized (i.e., reset, configured, and enabled) before the prefetch engine is started, so that the ECC is correctly computed on all data read by the prefetch engine.

When the GPMC\_PREFETCH\_CONFIG1[3] SYNCHROMODE bit is cleared, the prefetch engine starts requesting data as soon as the STARTENGINE bit is set. If using this configuration, the host must monitor the NAND device-ready pin so that it only sets the STARTENGINE bit when the NAND device is in a ready state, meaning data is valid for prefetching.

When the SYNCHROMODE bit is set, the prefetch engine starts requesting data when an active to inactive wait signal transition is detected. The transition detector must be cleared before any transition detection; see [Section 11.2.4.12.2.2](#). The GPMC\_PREFETCH\_CONFIG1[5-4] WAITPINSELECTOR field selects which gpmc\_wait pin edge detector triggers the prefetch engine in this synchronized mode.

If the STARTENGINE bit is set after the NAND address phase (page opening command), the engine is effectively started only after the actual NAND address phase completion. To prevent GPMC stall during this NAND address phase, set the STARTENGINE bit field before NAND address phase completion when in synchronized mode. The prefetch engine will start when an active to inactive wait signal transition is detected. The STARTENGINE bit is automatically cleared on prefetch process completion.

The prefetch engine issues a read request to fill the FIFO with the amount of data specified by GPMC\_PREFETCH\_CONFIG2[13-0] TRANSFERCOUNT field.

[Table 11-22](#) describes the prefetch mode configuration.

**Table 11-22. Prefetch Mode Configuration**

Bit Field	Register	Value	Comments
STARTENGINE	GPMC_PREFETCH_CONTROL	0	Prefetch engine can be configured only if STARTENGINE is cleared to 0.
ENGINECSSELECTOR	GPMC_PREFETCH_CONFIG1	0 to 3h	Selects the chip-select associated with a NAND device where the prefetch engine is active.
ACCESSMODE	GPMC_PREFETCH_CONFIG1	0	Selects prefetch mode
FIFOTHRESHOLD	GPMC_PREFETCH_CONFIG1		Selects the maximum number of bytes read or written by the host on DMA or interrupt request
TRANSFERCOUNT	GPMC_PREFETCH_CONFIG1		Selects the number of bytes to be read or written by the engine to the selected chip-select
SYNCHROMODE	GPMC_PREFETCH_CONFIG1	0/1	Selects when the engine starts the access to the chip-select
WAITPINSELECT	GPMC_PREFETCH_CONFIG1	0 to 1	Selects wait pin edge detector (if GPMC_PREFETCH_CONFIG1[3] SYNCHROMODE = 1)
ENABLEOPTIMIZEDACCESS	GPMC_PREFETCH_CONFIG1	0/1	See <a href="#">Section 11.2.4.12.4.6</a>
CYCLEOPTIMIZATION	GPMC_PREFETCH_CONFIG1		Number of clock cycle removed to timing parameters
ENABLEENGINE	GPMC_PREFETCH_CONFIG1	1	Engine enabled
STARTENGINE	GPMC_PREFETCH_CONFIG1	1	Starts the prefetch engine

### 11.2.4.12.4.3 FIFO Control in Prefetch Mode

The FIFO can be drained directly by the MPU or by an eDMA channel.

In MPU draining mode, the FIFO status can be monitored through the GPMC\_PREFETCH\_STATUS[30-24] FIFOPINTER field or through the GPMC\_PREFETCH\_STATUS[16] FIFOTHRESHOLDSTATUS bit. The FIFOPINTER indicates the current number of available data to be read; FIFOTHRESHOLDSTATUS set to 1 indicates that at least FIFOTHRESHOLD bytes are available from the FIFO.

An interrupt can be triggered by the GPMC if the GPMC\_IRQENABLE[0] FIFOEVENTENABLE bit is set. The FIFO interrupt event is logged, and the GPMC\_IRQSTATUS[0] FIFOEVENTSTATUS bit is set. To clear the interrupt, the MPU must read all the available bytes, or at least enough bytes to get below the programmed FIFO threshold, and the FIFOEVENTSTATUS bit must be cleared to enable further interrupt events. The FIFOEVENTSTATUS bit must always be reset prior to asserting the FIFOEVENTENABLE bit to clear any out-of-date logged interrupt event. This interrupt generation must be enabled after enabling the STARTENGINE bit.

Prefetch completion can be monitored through the GPMC\_PREFETCH\_STATUS[13-0] COUNTVALUE field. COUNTVALUE indicates the number of currently remaining data to be requested according to the TRANSFERCOUNT value. An interrupt can be triggered by the GPMC when the prefetch process is complete (that is, COUNTVALUE equals 0) if the GPMC\_IRQENABLE[1] TERMINALCOUNTEVENTENABLE bit is set. At prefetch completion, the TERMINALCOUNT interrupt event is also logged, and the GPMC\_IRQSTATUS[1] TERMINALCOUNTSTATUS bit is set. To clear the interrupt, the MPU must clear the TERMINALCOUNTSTATUS bit. The TERMINALCOUNTSTATUS bit must always be cleared prior to asserting the TERMINALCOUNTEVENTENABLE bit to clear any out-of-date logged interrupt event.

---

**NOTE:** The COUNTVALUE value is only valid when the prefetch engine is active (started), and an interrupt is only triggered when COUNTVALUE reaches 0, that is, when the prefetch engine automatically goes from an active to an inactive state.

---

The number of bytes to be prefetched (programmed in TRANSFERCOUNT) must be a multiple of the programmed FIFOTHRESHOLD to trigger the correct number of interrupts allowing a deterministic and transparent FIFO control. If this guideline is respected, the number of ISR accesses is always required and the FIFO is always empty after the last interrupt is triggered. In other cases, the TERMINALCOUNT interrupt must be used to read the remaining bytes in the FIFO (the number of remaining bytes being lower than the FIFOTHRESHOLD value).

In DMA draining mode, the GPMC\_PREFETCH\_CONFIG1[2] DMAMODE bit must be set so that the GPMC issues a DMA hardware request when at least FIFOTHRESHOLD bytes are ready to be read from the FIFO. The DMA channel owning this DMA request must be programmed so that the number of bytes programmed in FIFOTHRESHOLD is read from the FIFO during the DMA request process. The DMA request is kept active until this number of bytes has effectively been read from the FIFO, and no other DMA request can be issued until the ongoing active request is complete.

In prefetch mode, the TERMINALCOUNT event is also a source of DMA requests if the number of bytes to be prefetched is not a multiple of FIFOTHRESHOLD, the remaining bytes in the FIFO can be read by the DMA channel using the last DMA request. This assumes that the number of remaining bytes to be read is known and controlled through the DMA channel programming model.

Any potentially active DMA request is cleared when the prefetch engine goes from inactive to active prefetch (the STARTENGINE bit is set to 1). The associated DMA channel must always be enabled by the MPU after setting the STARTENGINE bit so that the out-of-date active DMA request does not trigger spurious DMA transfers.

#### 11.2.4.12.4.4 Write-Posting Mode

The write-posting mode is selected when the GPMC\_PREFETCH\_CONFIG1[0] ACCESSMODE bit is set.

The MPU NAND software driver must issue the correct address pointer initialization command (page program) before the engine can start writing data into the NAND memory device. The engine starts when the GPMC\_PREFETCH\_CONTROL[0] STARTENGINE bit is set to 1. The STARTENGINE bit clears automatically when posting completes. When all data have been written to the NAND memory device, the MPU NAND software driver must issue the second cycle program command and monitor the status for programming process completion (adding ECC handling, if required).

If used, the ECC calculator engine must be started (configured, reset, and enabled) before the posting engine is started so that the ECC parities are properly calculated on all data written by the prefetch engine to the associated chip-select.

In write-posting mode, the GPMC\_PREFETCH\_CONFIG1[3] SYNCHROMODE bit must be cleared so that posting starts as soon as the STARTENGINE bit is set and the FIFO is not empty.

If the STARTENGINE bit is set after the NAND address phase (page program command), the STARTENGINE setting is effective only after the actual NAND command completion. To prevent GPMC stall during this NAND command phase, set the STARTENGINE bit field before the NAND address completion and ensure that the associated DMA channel is enabled after the NAND address phase.

The posting engine issues a write request when valid data are available from the FIFO and until the programmed GPMC\_PREFETCH\_CONFIG2[13-0] TRANSFERCOUNT accesses have been completed.

The STARTENGINE bit clears automatically when posting completes. When all data have been written to the NAND memory device, the MPU NAND software driver must issue the second cycle program command and monitor the status for programming process completion. The closing program command phase must only be issued when the full NAND page has been written into the NAND flash write buffer, including the spare area data and the ECC parities, if used.

#### Write-Posting Mode Configuration

Bit Field	Register	Value	Comments
STARTENGINE	GPMC_PREFETCH_CONTROL	0	Write-posting engine can be configured only if STARTENGINE is cleared to 0.
ENGINECSSELECTOR	GPMC_PREFETCH_CONFIG1	0 to 3h	Selects the chip-select associated with a NAND device where the prefetch engine is active
ACCESSMODE	GPMC_PREFETCH_CONFIG1	1	Selects write-posting mode
FIFOTHRESHOLD	GPMC_PREFETCH_CONFIG1		Selects the maximum number of bytes read or written by the host on DMA or interrupt request
TRANSFERCOUNT	GPMC_PREFETCH_CONFIG2		Selects the number of bytes to be read or written by the engine from/to the selected chip-select
SYNCHROMODE	GPMC_PREFETCH_CONFIG1	0	Engine starts the access to chip-select as soon as STARTENGINE is set.
ENABLEOPTIMIZEDACCESS	GPMC_PREFETCH_CONFIG1	0/1	See <a href="#">Section 11.2.4.12.4.6</a>
CYCLEOPTIMIZATION	GPMC_PREFETCH_CONFIG		
ENABLEENGINE	GPMC_PREFETCH_CONFIG1	1	Engine enabled
STARTENGINE	GPMC_PREFETCH_CONTROL	1	Starts the prefetch engine

#### 11.2.4.12.4.5 FIFO Control in Write-Posting Mode

The FIFO can be filled directly by the MPU or by an sDMA channel.

In MPU filling mode, the FIFO status can be monitored through the FIFOPINTER or through the GPMC\_PREFETCH\_STATUS[16] FIFOTHRESHOLDSTATUS bit. FIFOPINTER indicates the current number of available free byte places in the FIFO, and the FIFOTHRESHOLDSTATUS bit, when set, indicates that at least FIFOTHRESHOLD free byte places are available in the FIFO.

An interrupt can be issued by the GPMC if the GPMC\_IRQENABLE[0] FIFOEVENTENABLE bit is set. When the interrupt is fired, the GPMC\_IRQSTATUS[0] FIFOEVENTSTATUS bit is set. To clear the interrupt, the MPU must write enough bytes to fill the FIFO, or enough bytes to get below the programmed threshold, and the FIFOEVENTSTATUS bit must be cleared to get further interrupt events. The FIFOEVENTSTATUS bit must always be cleared prior to asserting the FIFOEVENTENABLE bit to clear any out-of-date logged interrupt event. This interrupt must be enabled after enabling the STARTENGINE bit.

The posting completion can be monitored through the GPMC\_PREFETCH\_STATUS[13-0] COUNTVALUE field. COUNTVALUE indicates the current number of remaining data to be written based on the TRANSFERCOUNT value. An interrupt is issued by the GPMC when the write-posting process completes (that is, COUNTVALUE equal to 0) if the GPMC\_IRQENABLE[1] TERMINALCOUNTENABLE bit is set. When the interrupt is fired, the GPMC\_IRQSTATUS[1] TERMINALCOUNTSTATUS bit is set. To clear the interrupt, the MPU must clear the TERMINALCOUNTSTATUS bit. The TERMINALCOUNTSTATUS bit must always be cleared prior to asserting the TERMINALCOUNTENABLE bit to clear any out-of-date logged interrupt event.

---

**NOTE:** The COUNTVALUE value is only valid if the write-posting engine is active and started, and an interrupt is only issued when COUNTVALUE reaches 0, that is, when the posting engine automatically goes from active to inactive.

---

In DMA filling mode, the DMAMode bit field in the GPMC\_PREFETCH\_CONFIG1[2] DMAMODE bit must be set so that the GPMC issues a DMA hardware request when at least FIFOTHRESHOLD bytes-free places are available in the FIFO. The DMA channel owning this DMA request must be programmed so that a number of bytes equal to the value programmed in the FIFOTHRESHOLD bit field are written into the FIFO during the DMA access. The DMA request remains active until the associated number of bytes has effectively been written into the FIFO, and no other DMA request can be issued until the ongoing active request has been completed.

Any potentially active DMA request is cleared when the prefetch engine goes from inactive to active prefetch (STARTENGINE set to 1). The associated DMA channel must always be enabled by the MPU after setting the STARTENGINE bit so that an out-of-date active DMA request does not trigger spurious DMA transfers.

In write-posting mode, the DMA or the MPU fill the FIFO with no consideration to the associated byte enables. Any byte stored in the FIFO is written into the memory device.


### 11.2.4.12.4.6 Optimizing NAND Access Using the Prefetch and Write-Posting Engine

Access time to a NAND memory device can be optimized for back-to-back accesses if the associated  $\overline{CS}$  signal is not deasserted between accesses. The GPMC access engine can track prefetch engine accesses to optimize the access timing parameter programmed for the allocated chip-select, if no accesses to other chip-selects (that is, interleaved accesses) occur. Similarly, the access engine also eliminates the CYCLE2CYCLEDELAY even if CYCLE2CYCLESAMEECSEN is set. This capability is limited to the prefetch and write-posting engine accesses, and MPU accesses to a NAND memory device (through the defined chip-select memory region or through the GPMC\_NAND\_DATA\_i (where , i = 0 to 5) are never optimized.

The GPMC\_PREFETCH\_CONFIG1[27] ENABLEOPTIMIZEDACCESS bit must be set to enable optimized accesses. To optimize access time, the GPMC\_PREFETCH\_CONFIG1[30-28] CYCLEOPTIMIZATION field defines the number of GPMC\_FCLK cycles to be suppressed from the RDCYCLETIME, WRCYCLETIME, RDACCESSTIME, WRACCESSTIME, CSOFFTIME, ADVOFFTIME, OEOFFTIME, and WEOFFTIME timing parameters.

Figure 11-41, in the case of back-to-back accesses to the NAND flash through the prefetch engine, CYCLE2CYCLESAMEECSEN is forced to 0 when using optimized accesses. The first access uses the regular timing settings for this chip-select. All accesses after this one use settings reduced by x clock cycles, x being defined by the GPMC\_PREFETCH\_CONFIG1[30-28] CYCLEOPTIMIZATION field.

Figure 11-41. NAND Read Cycle Optimization Timing Description



#### 11.2.4.12.4.7 Interleaved Accesses Between Prefetch and Write-Posting Engine and Other Chip-Selects

Any on-going read or write access from the prefetch and write-posting engine is completed before an access to any other chip-select can be initiated. As a default, the arbiter uses a fixed-priority algorithm, and the prefetch and write-posting engine has the lowest priority. The maximum latency added to access starting time in this case equals the RDCYCLETIME or WRCYCLETIME (optimized or not) plus the requested BUSTURNAROUND delay for bus turnaround completion programmed for the chip-select to which the NAND device is connected to.

Alternatively, a round-robin arbitration can be used to prioritize accesses to the external bus. This arbitration scheme is enabled by setting the GPMC\_PREFETCH\_CONFIG1[23] PFPWENROUNDROBIN bit. When a request to another chip-select is received while the prefetch and write-posting engine is active, priority is given to the new request. The request processed thereafter is the prefetch and write-posting engine request, even if another interconnect request is passed in the mean time. The engine keeps control of the bus for an additional number of requests programmed in the GPMC\_PREFETCH\_CONFIG1[19-16] PFPWWEIGHTEDPRIO bit field. Control is then passed to the direct interconnect request.

As an example, the round-robin arbitration scheme is selected with PFPWWEIGHTEDPRIO set to 2h. Considering the prefetch and write-posting engine and the interconnect interface are always requesting access to the external interface, the GPMC grants priority to the direct interconnect access for one request. The GPMC then grants priority to the engine for three requests, and finally back to the direct interconnect access, until the arbiter is reset when one of the two initiators stops initiating requests.

### 11.3 Basic Programming Model

#### 11.3.1 GPMC High-Level Programming Model Overview

The high-level programming model introduces a top-down approach for users that need to configure the GPMC module. [Figure 11-42](#) shows a programming model top-level diagram for the GPMC. Each block of the diagram is described in one of the following subsections through a set of registers to configure. [Table 11-23](#) and [Table 11-24](#) list each step in the model.


**Table 11-23. GPMC Configuration in NOR Mode**

Step	Description
NOR Memory Type	See <a href="#">Table 11-26</a>
NOR Chip-Select Configuration	See <a href="#">Table 11-27</a>
NOR Timings Configuration	See <a href="#">Table 11-28</a>
Wait Pin Configuration	See <a href="#">Table 11-29</a>
Enable Chip-Select	See <a href="#">Table 11-30</a>

**Table 11-24. GPMC Configuration in NAND Mode**

Step	Description
NAND Memory Type	See <a href="#">Table 11-31</a>
NAND Chip-Select Configuration	See <a href="#">Table 11-32</a>
Write Operations (Asynchronous)	See <a href="#">Table 11-33</a>
Read Operations (Asynchronous)	See <a href="#">Table 11-33</a>
ECC Engine	See <a href="#">Table 11-34</a>
Prefetch and Write-Posting Engine	See <a href="#">Table 11-35</a>
Wait Pin Configuration	See <a href="#">Table 11-36</a>
Enable Chip-Select	See <a href="#">Table 11-37</a>

Figure 11-42. Programming Model Top-Level Diagram





### 11.3.2 GPMC Initialization

Table 11-25 describes the settings required to reset the GPMC.

**Table 11-25. Reset GPMC**

Sub-process Name	Register / Bitfield	Value
Start a software reset	GPMC_SYSCONFIG[1] SOFTRESET	1
Wait until	GPMC_SYSSTATUS[0] RESETDONE	1

### 11.3.3 GPMC Configuration in NOR Mode

This section gives a generic configuration for parameters related to the NOR memory connected to the GPMC. Table 11-26 through Table 11-30 list the steps to configure the GPMC in NOR mode.

---

**NOTE:** In the tables of this section, 'x' in Value column stands for 'depends on configuration'.

---

**Table 11-26. NOR Memory Type**

Sub-process Name	Register / Bitfield	Value
Set the NOR protocol	GPMC_CONFIG1_i[11-10] DEVICETYPE	0
Set a device size	GPMC_CONFIG1_i[13-12] DEVICESIZE	x
Select an address and data multiplexing protocol	GPMC_CONFIG1_i[9] MUXADDDATA	x
Set the attached device page length	GPMC_CONFIG1_i[24-23] ATTACHEDDEVICEPAGELENGTH	x
Set the wrapping burst capabilities	GPMC_CONFIG1_i[31] WRAPBURST	x
Select a timing signals latencies factor	GPMC_CONFIG1_i[4] TIMEPARAGRANULARITY	x
Select an output clock frequency	GPMC_CONFIG1_i[1-0] GPMCFCLKDIVIDER	x
Choose an output clock activation time	GPMC_CONFIG1_i[26-25] CLKACTIVATIONTIME	x
Set a single or multiple access for read operations	GPMC_CONFIG1_i[30] READMULTIPLE	x
Set a synchronous or asynchronous mode for read operations	GPMC_CONFIG1_i[29] READTYPE	x
Set a single or multiple access for write operations	GPMC_CONFIG1_i[28] WRITEMULTIPLE	x
Set a synchronous or asynchronous mode for write operations	GPMC_CONFIG1_i[27] WRITETYPE	x

**Table 11-27. NOR Chip-Select Configuration**

Sub-process Name	Register / Bitfield	Value
Select the chip-select base address	GPMC_CONFIG7_i[5-0] BASEADDRESS	x
Select the chip-select mask address	GPMC_CONFIG7_i[11-8] MASKADDRESS	x

**Table 11-28. NOR Timings Configuration**

Sub-process Name	Register / Bitfield	Value
Configure adequate timing parameters in various memory modes	See <a href="#">Section 11.3.6</a>	



**Table 11-29. WAIT Pin Configuration**

Sub-process Name	Register / Bitfield	Value
Enable or disable wait pin monitoring for read operations	GPMC_CONFIG1_i[22] WAITREADMONITORING	x
Enable or disable wait pin monitoring for write operations	GPMC_CONFIG1_i[21] WAITWRITEMONITORING	x
Select a wait pin monitoring time	GPMC_CONFIG1_i[19-18] WAITMONITORINGTIME	x
Choose the input wait pin for the chip-select	GPMC_CONFIG1_i[17-16] WAITPINSELECT	x

**Table 11-30. Enable Chip-Select**

Sub-process Name	Register / Bitfield	Value
When all parameters are configured, enable the chip-select	GPMC_CONFIG7_i[6] CSVALID	x

### 11.3.4 GPMC Configuration in NAND Mode

This section gives a generic configuration for parameters related to NAND memory connected to the GPMC.

**Table 11-31. NAND Memory Type**

Sub-process Name	Register / Bitfield	Value
Set the NAND protocol	GPMC_CONFIG1_i[11-10] DEVICETYPE	2h
Set a device size	GPMC_CONFIG1_i[13-12] DEVICESIZE	x
Set the address and data multiplexing protocol to non-multiplexed attached device	GPMC_CONFIG1_i[9] MUXADDDATA	0
Select a timing signals latencies factor	GPMC_CONFIG1_i[4] TIMEPARAGRANULARITY	x
Set a synchronous or asynchronous mode and a single or multiple access for read and write operations	See <a href="#">Section 11.3.5</a>	x

**Table 11-32. NAND Chip-Select Configuration**

Sub-process Name	Register / Bitfield	Value
Select the chip-select base address	GPMC_CONFIG7_i[5-0] BASEADDRESS	x
Select the chip-select minimum granularity (16M bytes)	GPMC_CONFIG7_i[11-8] MASKADDRESS	x

**Table 11-33. Asynchronous Read and Write Operations**

Sub-process Name	Register / Bitfield	Value
Configure adequate timing parameters in asynchronous modes	See <a href="#">Section 11.3.6</a>	

**Table 11-34. ECC Engine**

Sub-process Name	Register / Bitfield	Value
Select the ECC result register where the first ECC computation is stored (Only applies to Hamming)	GPMC_ECC_CONTROL[3-0] ECCPOINTER	x
Clear all ECC result registers	GPMC_ECC_CONTROL[8] ECCCLEAR	Write 1 to clear
Define ECCSIZE0 and ECCSIZE1	GPMC_ECC_SIZE_CONFIG[19-12] ECCSIZE0 and GPMC_ECC_SIZE_CONFIG[29-22] ECCSIZE1	x
Select the size of each of the 9 result registers (size specified by ECCSIZE0 or ECCSIZE1)	GPMC_ECC_SIZE_CONFIG[j-1] ECCjRESULTSIZ where j = 1 to 9	x
Select the chip-select where ECC is computed	GPMC_ECC_SIZE_CONFIG[3-1] ECCCS	x
Select the Hamming code or BCH code ECC algorithm in use	GPMC_ECC_SIZE_CONFIG[16] ECCALGORITHM	x
Select word size for ECC calculation	GPMC_ECC_SIZE_CONFIG[7] ECC16B	x
If the BCH code is used, Set an error correction capability and Select a number of sectors to process	GPMC_ECC_SIZE_CONFIG[13-12] ECCBCHTSEL and GPMC_ECC_SIZE_CONFIG[6-4] ECCTOPSECTOR	x
Enable the ECC computation	GPMC_ECC_SIZE_CONFIG[0] ECCENABLE	1

**Table 11-35. Prefetch and Write-Posting Engine**

Sub-process Name	Register / Bitfield	Value
Disable the engine before configuration	GPMC_PREFETCH_CONTROL[0] STARTENGINE	0
Select the chip-select associated with a NAND device where the prefetch engine is active	GPMC_PREFETCH_CONFIG1[26-24] ENGINECSSELECTOR	x
Select access direction through prefetch engine, read or write.	GPMC_PREFETCH_CONFIG1[0] ACCESSMODE	x
Select the threshold used to issue a DMA request	GPMC_PREFETCH_CONFIG1[14-8] FIFOTHRESHOLD	x
Select either DMA synchronized mode or SW manual mode.	GPMC_PREFETCH_CONFIG1[2] DMAMODE	x
Select if the engine immediately starts accessing the memory upon STARTENGINE assertion or if hardware synchronization based on a WAIT signal is used.	GPMC_PREFETCH_CONFIG1[3] SYNCHROMODE	x
Select which wait pin edge detector should start the engine in synchronized mode	GPMC_PREFETCH_CONFIG1[5-4] WAITPINSELECTOR	x
Enter a number of clock cycles removed to timing parameters (For all back-to-back accesses to the NAND flash but not the first one)	GPMC_PREFETCH_CONFIG1[30-28] CYCLOPTIMIZATION	x
Enable the prefetch postwrite engine	GPMC_PREFETCH_CONFIG1[7] ENABLEENGINE	1
Select the number of bytes to be read or written by the engine to the selected chip-select	GPMC_PREFETCH_CONFIG2[13-0] TRANSFERCOUNT	x
Start the prefetch engine	GPMC_PREFETCH_CONTROL[0] STARTENGINE	1

**Table 11-36. WAIT Pin Configuration**

Sub-process Name	Register / Bitfield	Value
Selects when the engine starts the access to CS	GPMC_PREFETCH_CONFIG1[3] SYNCHROMODE	x
Select which wait pin edge detector should start the engine in synchronized mode	GPMC_PREFETCH_CONFIG1[5-4] WAITPINSELECTOR	x

**Table 11-37. Enable Chip-Select**

Sub-process Name	Register / Bitfield	Value
When all parameters are configured, enable the chip-select	GPMC_CONFIG7_i[6] CSVALID	x

### 11.3.5 Set Memory Access

This section details the bit field to configure to set the GPMC in various memory modes.

**Table 11-38. Mode Parameters Check List Table**

Register	Bit	Bit Field Name	Asynchronous				Synchronous			
			Single Read Access	Single Write Access	Multiple Read (Page) Access	Multiple Write (Page) Access	Single Read Access	Single Write Access	Multiple Read (Burst) Access	Multiple Write (Burst) Access
GPMC_CONFIG1_i	30	READMULTIPLE	0	-	1	N/S	0	-	1	-
GPMC_CONFIG1_i	29	READTYPE	0	-	0	N/S	1	-	1	-
GPMC_CONFIG1_i	28	WRITEMULTIPLE	-	0		N/S	-	0	-	1
GPMC_CONFIG1_i	27	WRITETYPE	-	0		N/S	-	1	-	1

**Table 11-39. Access Type Parameters Check List Table**


Register	Bit	Bit Field Name	Access Type		
			Non-Mux	Address/Data Mux	AAD Mux
GPMC_CONFIG1_i	9-8	MUXADDDATA	0	2h	1

### 11.3.6 GPMC Timing Parameters

Figure 11-43 shows a programming model diagram for the NOR interfacing timing parameters.

Table 11-40 lists bit fields to configure adequate timing parameter in various memory modes.

**Figure 11-43. NOR Interfacing Timing Parameters Diagram**



**Table 11-40. Timing Parameters**

Register	Bit	Bit Field Name	Asynchronous			Synchronous				Access Type		
			Single Read Access	Single Write Access	Multiple Read (Page) access	Single Read Access	Single Write Access	Multiple Read (Burst) Access	Multiple Write (Burst) Access	Non-multiplexed	Address/Data-multiplexed	AAD-multiplexed
GPMC_CONFIG1_i	9-8	MUXADDDATA	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG1_i	29	READTYPE	y		y	y		y		y	y	y
GPMC_CONFIG1_i	30	READMULTIPLE	y		y	y		y		y	y	y
GPMC_CONFIG1_i	27	WRITETYPE		y			y		y	y	y	y
GPMC_CONFIG1_i	28	WRITEMULTIPLE		y			y		y	y	y	y
GPMC_CONFIG1_i	31	WRAPBURST						y	y	y	y	y
GPMC_CONFIG1_i	26-25	CLKACTIVATIONTIME				y	y	y	y	y	y	y
GPMC_CONFIG1_i	19-18	WAITMONITORINGTIME	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG1_i	4	TIMEPARAGRANULARITY	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG2_i	20-16	CSWROFFTIME		y			y		y	y	y	y
GPMC_CONFIG2_i	12-8	CSRDOFFTIME	y		y	y		y		y	y	y
GPMC_CONFIG2_i	7	CSEXTRADelay	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG2_i	3-0	CSONTIME	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG3_i	30-28	ADVAADMUXWROFFTIME		y			y		y			y
GPMC_CONFIG3_i	26-24	ADVAADMUXRDOFFTIME	y		y	y		y				y
GPMC_CONFIG3_i	6-4	ADVAADMUXONTIME	y	y	y	y	y	y	y			y
GPMC_CONFIG3_i	20-16	ADVWROFFTIME		y			y		y	y	y	y
GPMC_CONFIG3_i	12-8	ADVRDOFFTIME	y		y	y		y		y	y	y
GPMC_CONFIG3_i	7	ADVEXTRADelay	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG3_i	3-0	ADVONTIME	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG4_i	15-13	OEAADMUXOFFTIME	y	y	y	y	y	y	y			y
GPMC_CONFIG4_i	6-4	OEAADMUXONTIME	y	y	y	y	y	y	y			y
GPMC_CONFIG4_i	28-24	WEOFFTIME		y			y		y	y	y	y
GPMC_CONFIG4_i	23	WEEXTRADelay		y			y		y	y	y	y
GPMC_CONFIG4_i	19-16	WEONTIME		y			y		y	y	y	y
GPMC_CONFIG4_i	12-8	OEOFFTIME	y		y	y		y		y	y	y
GPMC_CONFIG4_i	7	OEEXTRADelay	y		y	y		y		y	y	y
GPMC_CONFIG4_i	3-0	OEONTIME	y		y	y		y		y	y	y
GPMC_CONFIG5_i	27-24	PAGEBURSTACCESSTIME			y			y	y	y	y	y
GPMC_CONFIG5_i	20-16	RDACCESSTIME	y		y	y		y		y	y	y
GPMC_CONFIG5_i	12-8	WRCYCLETIME		y			y		y	y	y	y
GPMC_CONFIG5_i	4-0	RDCYCLETIME	y		y	y		y		y	y	y
GPMC_CONFIG6_i	28-24	WRACCESSTIME		y			y		y	y	y	y
GPMC_CONFIG6_i	19-16	WRDATAONADMUXBUS		y			y		y		y	y

**Table 11-40. Timing Parameters (continued)**

Register	Bit	Bit Field Name	Asynchronous			Synchronous				Access Type		
			Single Read Access	Single Write Access	Multiple Read (Page) access	Single Read Access	Single Write Access	Multiple Read (Burst) Access	Multiple Write (Burst) Access	Non-multiplexed	Address/Data-multiplexed	AAD-multiplexed
GPMC_CONFIG6_i	11-8	CYCLE2CYCLEDELAY	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG6_i	7	CYCLE2CYCLESAMECSEN	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG6_i	6	CYCLE2CYCLEDIFFCSEN	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG6_i	3-0	BUSTURNAROUND	y	y	y	y	y	y	y	y	y	y
GPMC_CONFIG7_i	6	CSVALID	y	y	y	y	y	y	y	y	y	y

### 11.3.6.1 GPMC Timing Parameters Formulas

This section intends to help the user to calculate the GPMC timing bit fields values. Formulas are not listed exhaustively.

The section details:

- NAND Flash Interface Timing Parameters Formulas
- Synchronous NOR Flash Timing Parameters Formulas
- Asynchronous NOR Flash Timing Parameters Formulas

#### 11.3.6.1.1 NAND Flash Interface Timing Parameters Formulas

This section lists formulas to use in order to calculate NAND timing parameters. This is the case when GPMC\_CONFIG1\_[11-10] DEVICETYPE = 2h. [Table 11-41](#) details NAND timing parameters.

**Table 11-41. NAND Formulas Description Table**

Configuration Parameter	Unit	Description
A	ns	Pulse duration - $\overline{\text{GPMC\_WE}}$ valid time
B	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_WE}}$ valid
C	ns	Delay time - GPMC_BE0_CLE/GPMC_ADV_ALE high to $\overline{\text{GPMC\_WE}}$ valid
D	ns	Delay time - GPMC_AD[15:0] valid to $\overline{\text{GPMC\_WE}}$ valid
E	ns	Delay time - $\overline{\text{GPMC\_WE}}$ invalid to GPMC_AD[15:0] invalid
F	ns	Delay time - $\overline{\text{GPMC\_WE}}$ invalid to GPMC_BE0_CLE/GPMC_ADV_ALE invalid
G	ns	Delay time - $\overline{\text{GPMC\_WE}}$ invalid to $\overline{\text{GPMC\_CS}}$ invalid
H	ns	Cycle time - Write cycle time
I	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_OE}}$ valid
J	ns	Setup time - GPMC_AD[15:0] valid to $\overline{\text{GPMC\_OE}}$ invalid
K	ns	Pulse duration - $\overline{\text{GPMC\_OE}}$ valid time
L	ns	Cycle time - Read cycle time
M	ns	Delay time - $\overline{\text{GPMC\_OE}}$ invalid to $\overline{\text{GPMC\_CS}}$ invalid

The configuration parameters are calculated through the following formulas.

$$A = (\text{WEOffTime} - \text{WEOnTime}) \times (\text{TimeParaGranularity} + 1) \times \text{GPMC\_FCLK period}$$

$$B = ((\text{WEOnTime} - \text{CSOnTime}) \times (\text{TimeParaGranularity} + 1) + 0.5 \times (\text{WEEExtraDelay} - \text{CSEExtraDelay})) \times \text{GPMC\_FCLK period}$$

$$C = ((\text{WEOnTime} - \text{ADVOnTime}) \times (\text{TimeParaGranularity} + 1) + 0.5 \times (\text{WEEExtraDelay} - \text{ADVExtraDelay})) \times \text{GPMC\_FCLK period}$$

$$D = (\text{WEOnTime} \times (\text{TimeParaGranularity} + 1) + 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK period}$$

$$E = (\text{WrCycleTime} - \text{WEOffTime} \times (\text{TimeParaGranularity} + 1) - 0.5 \times \text{WEEExtraDelay}) \times \text{GPMC\_FCLK period}$$

$$F = (\text{ADVWrOffTime} - \text{WEOffTime} \times (\text{TimeParaGranularity} + 1) + 0.5 \times (\text{ADVExtraDelay} - \text{WEEExtraDelay})) \times \text{GPMC\_FCLK period}$$

$$G = (\text{CSWrOffTime} - \text{WEOffTime} \times (\text{TimeParaGranularity} + 1) + 0.5 \times (\text{CSEExtraDelay} - \text{WEEExtraDelay})) \times \text{GPMC\_FCLK period}$$

$$H = \text{WrCycleTime} \times (1 + \text{TimeParaGranularity}) \times \text{GPMC\_FCLK period}$$

$$I = ((\text{OEOnTime} - \text{CSOnTime}) \times (\text{TimeParaGranularity} + 1) + 0.5 \times (\text{OEEExtraDelay} - \text{CSEExtraDelay})) \times \text{GPMC\_FCLK period}$$

$$J = ((\text{RdAccessTime} - \text{OEOffTime}) \times (\text{TimeParaGranularity} + 1) - 0.5 \times \text{OEEExtraDelay}) \times \text{GPMC\_FCLK period}$$


$$K = (\text{OEOffTime} - \text{OEOnTime}) \times (1 + \text{TimeParaGranularity}) \times \text{GPMC\_FCLK period}$$

$$L = \text{RdCycleTime} \times (1 + \text{TimeParaGranularity}) \times \text{GPMC\_FCLK period}$$

$$M = (\text{CSRdOffTime} - \text{OEOffTime} \times (\text{TimeParaGranularity} + 1) + 0.5 \times (\text{CSExtraDelay} - \text{OEEExtraDelay})) \times \text{GPMC\_FCLK period}$$

Figure 11-44 shows a command latch cycle timing simplified example where formulas are associated with signal waves.

**Figure 11-44. NAND Command Latch Cycle Timing Simplified Example**



### 11.3.6.1.2 Synchronous NOR Flash Timing Parameters Formulas

This section lists all formulas to use in order to calculate synchronous NOR timing parameters. This is the case when GPMC\_CONFIG1\_[11-10] DEVICETYPE = 0 and when READTYPE or WRITETYPE are set to synchronous mode.

**Table 11-42. Synchronous NOR Formulas Description Table**

Configuration Parameter	Unit	Description
A	ns	Pulse duration - GPMC_CS low
B	ns	Delay time - address bus valid to GPMC_CLK first edge
C	ns	Pulse duration - GPMC_BE0_CLE/GPMC_BE1 low
D	ns	Delay time - GPMC_CLK rising edge to GPMC_BE0_CLE/GPMC_BE1 invalid
E	ns	Delay time - GPMC_CLK rising edge to GPMC_ADV_ALE invalid
F	ns	Delay time - GPMC_CLK rising edge to GPMC_CS transition
G	ns	Delay time - GPMC_CLK rising edge to GPMC_ADV_ALE transition
H	ns	Delay time - GPMC_CLK rising edge to GPMC_OE transition
I	ns	Delay time - GPMC_CLK rising edge to GPMC_WE transition
J	ns	Delay time - GPMC_CLK rising edge to GPMC_AD data bus transition
K	ns	Pulse duration - GPMC_ADV_ALE low
L	ns	Delay time - GPMC_WAIT invalid to first data latching GPMC_CLK edge



The configuration parameters are calculated through the following formulas.

For single read accesses:

$$A = (\text{CSRDOFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$$

$$C = \text{RDCYCLETIME} \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$$

$$D = (\text{RDCYCLETIME} - \text{RDACCESSTIME}) \times \text{GPMC\_FCLK period}$$

$$E = (\text{CSRDOFFTIME} - \text{RDACCESSTIME}) \times \text{GPMC\_FCLK period}$$

For burst read accesses (where n is the page burst access number):

$$A = (\text{CSRDOFFTIME} - \text{CSONTIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$$

$$C = (\text{RDCYCLETIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$$

$$D = (\text{RDCYCLETIME} - (\text{RDACCESSTIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME})) \times \text{GPMC\_FCLK period}$$

$$E = (\text{CSRDOFFTIME} - (\text{RDACCESSTIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME})) \times \text{GPMC\_FCLK period}$$

For burst write accesses (where n is the page burst access number):

$$A = (\text{CSWROFFTIME} - \text{CSONTIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$$

$$C = (\text{WRCYCLETIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$$

$$D = (\text{WRCYCLETIME} - (\text{WRACCESSTIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME})) \times \text{GPMC\_FCLK period}$$

$$E = (\text{CSWROFFTIME} - (\text{WRACCESSTIME} + (n - 1) \times \text{PAGEBURSTACCESSTIME})) \times \text{GPMC\_FCLK period}$$

For all accesses:

For  $\overline{\text{CS}}$  falling edge ( $\overline{\text{CS}}$  activated):

- Case where  $\text{GPMC\_CONFIG1\_i}[1-0] \text{GPMCFCLKDIVIDER} = 0$

$$F = 0.5 \times \text{CSEXTRADELAY} \times \text{GPMC\_FCLK period}$$

- Case where  $\text{GPMCFCLKDIVIDER} = 1$

$$F = 0.5 \times \text{CSEXTRADELAY} \times \text{GPMC\_FCLK period, when } (\text{CLKACTIVATIONTIME} \text{ and } \text{CSONTIME} \text{ are odd}) \text{ or } (\text{CLKACTIVATIONTIME} \text{ and } \text{CSONTIME} \text{ are even})$$

$$F = (1 + 0.5 \times \text{CSEXTRADELAY}) \times \text{GPMC\_FCLK period, otherwise}$$

- Case where  $\text{GPMCFCLKDIVIDER} = 2$

$$F = 0.5 \times \text{CSEXTRADELAY} \times \text{GPMC\_FCLK period, when } (\text{CSONTIME} - \text{CLKACTIVATIONTIME}) \text{ is a multiple of 3}$$

$$F = (1 + 0.5 \times \text{CSEXTRADELAY}) \times \text{GPMC\_FCLK period, when } (\text{CSONTIME} - \text{CLKACTIVATIONTIME} - 1) \text{ is a multiple of 3}$$

$$F = (2 + 0.5 \times \text{CSEXTRADELAY}) \times \text{GPMC\_FCLK period, when } (\text{CSONTIME} - \text{CLKACTIVATIONTIME} - 2) \text{ is a multiple of 3}$$

For  $\overline{\text{CS}}$  rising edge ( $\overline{\text{CS}}$  de-activated) in reading mode:

- Case where  $\text{GPMC\_CONFIG1\_i}[1-0] \text{GPMCFCLKDIVIDER} = 0$

$$F = 0.5 \times \text{CSEXTRADELAY} \times \text{GPMC\_FCLK period}$$

- Case where  $\text{GPMCFCLKDIVIDER} = 1$

$$F = 0.5 \times \text{CSEXTRADELAY} \times \text{GPMC\_FCLK period, when } (\text{CLKACTIVATIONTIME} \text{ and } \text{CSONTIME} \text{ are odd}) \text{ or } (\text{CLKACTIVATIONTIME} \text{ and } \text{CSONTIME} \text{ are even})$$

---

CSRDOFFTIME are odd) or (CLKACTIVATIONTIME and CSRDOFFTIME are even)

$F = (1 + 0.5 \times \text{CSEXTRADELAY}) \times \text{GPMC\_FCLK period, otherwise}$

- Case where GPMCFCLKDIVIDER = 2  
 $F = 0.5 \times \text{CSEXTRADelay} \times \text{GPMC\_FCLK period}$ , when  $(\text{CSRDOFFTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $F = (1 + 0.5 \times \text{CSEXTRADelay}) \times \text{GPMC\_FCLK period}$ , when  $(\text{CSRDOFFTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $F = (2 + 0.5 \times \text{CSEXTRADelay}) \times \text{GPMC\_FCLK period}$ , when  $(\text{CSRDOFFTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{CS}}$  rising edge ( $\overline{\text{CS}}$  de-activated) in writing mode:

- Case where GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER = 0  
 $F = 0.5 \times \text{CSEXTRADelay} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $F = 0.5 \times \text{CSEXTRADelay} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{CSWROFFTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{CSWROFFTIME}$  are even)  
 $F = (1 + 0.5 \times \text{CSEXTRADelay}) \times \text{GPMC\_FCLK period}$ , otherwise
- Case where GPMCFCLKDIVIDER = 2  
 $F = 0.5 \times \text{CSEXTRADelay} \times \text{GPMC\_FCLK period}$ , when  $(\text{CSWROFFTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $F = (1 + 0.5 \times \text{CSEXTRADelay}) \times \text{GPMC\_FCLK period}$ , when  $(\text{CSWROFFTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $F = (2 + 0.5 \times \text{CSEXTRADelay}) \times \text{GPMC\_FCLK period}$ , when  $(\text{CSWROFFTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{ADV}}$  falling edge ( $\overline{\text{ADV}}$  activated):

- Case where GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER = 0  
 $G = 0.5 \times \text{ADVEXTRADelay} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $G = 0.5 \times \text{ADVEXTRADelay} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{ADVONTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{ADVONTIME}$  are even)  
 $G = (1 + 0.5 \times \text{ADVEXTRADelay}) \times \text{GPMC\_FCLK period}$ , otherwise
- Case where GPMCFCLKDIVIDER = 2  
 $G = 0.5 \times \text{ADVEXTRADelay} \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVONTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $G = (1 + 0.5 \times \text{ADVEXTRADelay}) \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVONTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $G = (2 + 0.5 \times \text{ADVEXTRADelay}) \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVONTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{ADV}}$  rising edge ( $\overline{\text{ADV}}$  de-activated) in reading mode:

- Case where [1-0] GPMCFCLKDIVIDER = 0  
 $G = 0.5 \times \text{ADVEXTRADelay} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $G = 0.5 \times \text{ADVEXTRADelay} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{ADVRDOFFTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{ADVRDOFFTIME}$  are even)  
 $G = (1 + 0.5 \times \text{ADVEXTRADelay}) \times \text{GPMC\_FCLK period}$ , otherwise

- Case where GPMCFCLKDIVIDER = 2  
 $G = 0.5 \times \text{ADVEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVRDOFFTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $G = (1 + 0.5 \times \text{ADVEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVRDOFFTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $G = (2 + 0.5 \times \text{ADVEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVRDOFFTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{ADV}}$  rising edge ( $\overline{\text{ADV}}$  de-activated) in writing mode:

- Case where [1-0] GPMCFCLKDIVIDER = 0  
 $G = 0.5 \times \text{ADVEXTRADELAY} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $G = 0.5 \times \text{ADVEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{ADVWROFFTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{ADVWROFFTIME}$  are even)  
 $G = (1 + 0.5 \times \text{ADVEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , otherwise
- Case where GPMCFCLKDIVIDER = 2  
 $G = 0.5 \times \text{ADVEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVWROFFTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $G = (1 + 0.5 \times \text{ADVEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVWROFFTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $G = (2 + 0.5 \times \text{ADVEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{ADVWROFFTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{OE}}$  falling edge ( $\overline{\text{OE}}$  activated):

- Case where GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER = 0  
 $H = 0.5 \times \text{OEEXTRADELAY} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $H = 0.5 \times \text{OEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{OEONTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{OEONTIME}$  are even)  
 $H = (1 + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , otherwise
- Case where GPMCFCLKDIVIDER = 2  
 $H = 0.5 \times \text{OEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{OEONTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $H = (1 + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{OEONTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $H = (2 + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{OEONTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{OE}}$  rising edge ( $\overline{\text{OE}}$  de-activated):

- Case where [1-0] GPMCFCLKDIVIDER = 0  
 $H = 0.5 \times \text{OEEXTRADELAY} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $H = 0.5 \times \text{OEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{OEOFFTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{OEOFFTIME}$  are even)  
 $H = (1 + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , otherwise

- Case where GPMCFCLKDIVIDER = 2  
 $H = 0.5 \times \text{OEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{OEOFFTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $H = (1 + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{OEOFFTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $H = (2 + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{OEOFFTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{WE}}$  falling edge ( $\overline{\text{WE}}$  activated):

- Case where GPMC\_CONFIG1\_i[1-0] GPMCFCLKDIVIDER = 0  
 $I = 0.5 \times \text{WEEXTRADELAY} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $I = 0.5 \times \text{WEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{WEONTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{WEONTIME}$  are even)  
 $I = (1 + 0.5 \times \text{WEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , otherwise
- Case where GPMCFCLKDIVIDER = 2  
 $I = 0.5 \times \text{WEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{WEONTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $I = (1 + 0.5 \times \text{WEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{WEONTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $I = (2 + 0.5 \times \text{WEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{WEONTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For  $\overline{\text{WE}}$  rising edge ( $\overline{\text{WE}}$  de-activated):

- Case where [1-0] GPMCFCLKDIVIDER = 0  
 $I = 0.5 \times \text{WEEXTRADELAY} \times \text{GPMC\_FCLK period}$
- Case where GPMCFCLKDIVIDER = 1  
 $I = 0.5 \times \text{WEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{CLKACTIVATIONTIME}$  and  $\text{WEOFFTIME}$  are odd) or  $(\text{CLKACTIVATIONTIME}$  and  $\text{WEOFFTIME}$  are even)  
 $I = (1 + 0.5 \times \text{WEEXTRADELAY}) \times \text{GPMC\_FCLK period}$  otherwise
- Case where GPMCFCLKDIVIDER = 2  
 $I = 0.5 \times \text{WEEXTRADELAY} \times \text{GPMC\_FCLK period}$ , when  $(\text{WEOFFTIME} - \text{CLKACTIVATIONTIME})$  is a multiple of 3  
 $I = (1 + 0.5 \times \text{WEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{WEOFFTIME} - \text{CLKACTIVATIONTIME} - 1)$  is a multiple of 3  
 $I = (2 + 0.5 \times \text{WEEXTRADELAY}) \times \text{GPMC\_FCLK period}$ , when  $(\text{WEOFFTIME} - \text{CLKACTIVATIONTIME} - 2)$  is a multiple of 3

For GPMC\_ $\overline{\text{ADV}}$  low pulse duration:


- Read operation  
 $K = (\text{ADVRDOFFTIME} - \text{ADVONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$
- Write operation  
 $K = (\text{ADVWROFFTIME} - \text{ADVONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$

For GPMC\_WAIT invalid to first data latching GPMC\_CLK edge:

$$L = \text{WAITMONITORINGTIME} \times (\text{GPMCFCLKDIVIDER} + 1) \times \text{GPMC\_FCLK period} + \text{GPMC\_CLK period}$$

Figure 11-45 shows a synchronous NOR single read simplified example where formulas are associated with signal waves.

**Figure 11-45. Synchronous NOR Single Read Simplified Example**



### 11.3.6.1.3 Asynchronous NOR Flash Timing Parameters Formulas

This section lists all formulas to use in order to calculate asynchronous NOR timing parameters. This is the case when [11-10] DEVICETYPE = 0x0 and when READTYPE or WRITETYPE are set to asynchronous mode.

**Table 11-43. Asynchronous NOR Formulas Description Table**

Configuration Parameter	Unit	Description
A	ns	Pulse duration - $\overline{\text{GPMC\_CS}}$ low
B	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\text{GPMC\_ADV\_ALE}$ invalid
C	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_OE}}$ invalid (single read)
D	ns	Pulse duration - address bus valid - 2nd, 3rd and 4th accesses
E	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_WE}}$ valid
F	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_WE}}$ invalid
G	ns	Address invalid duration between 2 successive R/W accesses
H	ns	Setup time - read data valid before $\overline{\text{GPMC\_OE}}$ high
I	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_OE}}$ invalid (burst read)
J	ns	Delay time - address bus valid to $\overline{\text{GPMC\_CS}}$ valid
		Delay time - data bus valid to $\overline{\text{GPMC\_CS}}$ valid
		Delay time - $\text{GPMC\_BE0\_CLE}/\text{GPMC\_BE1}$ valid to $\overline{\text{GPMC\_CS}}$ valid
K	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\text{GPMC\_ADV\_ALE}$ valid
L	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\overline{\text{GPMC\_OE}}$ valid
M	ns	Delay time - $\text{GPMC\_CS}$ valid to first data latching edge
N	ns	Pulse duration - $\text{GPMC\_BE0\_CLE}/\text{GPMC\_BE1}$ valid time
O	ns	Delay time - $\overline{\text{GPMC\_CS}}$ valid to $\text{GPMC\_ADV\_ALE}$ valid

The configuration parameters are calculated through the following formulas. Note that these formulas are not exhaustive.

$\overline{\text{GPMC\_CS}}$  low pulse:

For single read:  $A = (\text{CSRDOFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$

For burst read:  $A = (\text{CSRDOFFTIME} - \text{CSONTIME} + (N - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$ , where N = page burst access number

For single write:  $A = (\text{CSWROFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$

For burst write:  $A = (\text{CSWROFFTIME} - \text{CSONTIME} + (N - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$ , where N = page burst access number

$\overline{\text{GPMC\_CS}}$  valid to  $\text{GPMC\_ADV\_ALE}$  invalid delay:

For reading:  $B = ((\text{ADVRDOFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{ADVEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$

For writing:  $B = ((\text{ADVWROFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{ADVEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$

$C = ((\text{OEOFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{OEEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$

$D = \text{PAGEBURSTACCESSTIME} \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$

$E = ((\text{WEONTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{WEEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$

$F = ((\text{WEOFFTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{WEEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$

$G = \text{CYCLE2CYCLEDELAY} \times \text{GPMC\_FCLK period}$

$$H = ((\text{OEOFFTIME} - \text{RDACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 11) + 0.5 \times \text{OEEXTRADELAY}) \times \text{GPMC\_FCLK period}$$

$$I = ((\text{OEOFFTIME} + (N - 1) \times \text{PAGEBURSTACCESSTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{OEEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period, where } N = \text{page burst access number}$$

$$J = (\text{CSONTIME} \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times \text{CSEXTRADELAY}) \times \text{GPMC\_FCLK period}$$

$$K = ((\text{ADVONTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{ADVEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$$

$$L = ((\text{OEONTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{OEEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$$

$$M = ((\text{RDACCESSTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) - 0.5 \times \text{CSEXTRADELAY}) \times \text{GPMC\_FCLK period}$$

GPMC\_BE0\_CLE/GPMC\_BE1 pulse:

For single read:  $N = \text{RDCYCLETIME} \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period}$


For burst read:  $N = (\text{RDCYCLETIME} + (N - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period, where } N = \text{page burst access number}$

For burst write:  $N = (\text{WRCYCLETIME} + (N - 1) \times \text{PAGEBURSTACCESSTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) \times \text{GPMC\_FCLK period, where } N = \text{page burst access number}$

$$O = ((\text{WRCYCLETIME} + (N - 1) \times \text{PAGEBURSTACCESSTIME} - \text{CSONTIME}) \times (\text{TIMEPARAGRANULARITY} + 1) + 0.5 \times (\text{ADVEXTRADELAY} - \text{CSEXTRADELAY})) \times \text{GPMC\_FCLK period}$$

Figure 11-46 shows an asynchronous NOR single write simplified example where formulas are associated with signal waves.

**Figure 11-46. Asynchronous NOR Single Write Simplified Example**



Write multiple access is not supported in asynchronous mode. If WRITEMULTIPLE is enabled with WRITETYPE as asynchronous, the GPMC processes single asynchronous accesses.



## 11.4 Use Cases And Tips

### 11.4.1 How to Set GPMC Timing Parameters for Typical Accesses

#### 11.4.1.1 External Memory Attached to the GPMC Module

As discussed in the introduction to this chapter, the GPMC module supports the following external memory types:

- Asynchronous or synchronous, 8-bit or 16-bit-width memory or device
- 16-bit address/data-multiplexed or not multiplexed NOR flash device
- 8- or 16-bit NAND flash device

The following examples show how to calculate GPMC timing parameters by showing a typical parameter setup for the access to be performed.

The example is based on a 512-Mb multiplexed NOR flash memory with the following characteristics:

- Type: NOR flash (address/data-multiplexed mode)
- Size: 512M bits
- Data Bus: 16 bits wide
- Speed: 100 MHz clock frequency
- Read access time: 80 ns

#### 11.4.1.2 Typical GPMC Setup


[Table 11-44](#) lists some of the I/Os of the GPMC module.

**Table 11-44. GPMC Signals**

Signal Name	I/O	Description
GPMC_FCLK	Internal	Functional and interface clock. Acts as the time reference.
GPMC_CLK	O	External clock provided to the external device for synchronous operations
GPMC_A[27:17]	O	Address
GPMC_D[15: 0]	I/O	Data-multiplexed with addresses A[16:1] on memory side
$\overline{\text{GPMC\_CS}}_x$	O	Chip-select (where x = 0, or 1)
$\overline{\text{GPMC\_ADV\_ALE}}$	O	Address valid enable
$\overline{\text{GPMC\_OE\_RE}}$	O	Output enable (read access only)
$\overline{\text{GPMC\_WE}}$	O	Write enable (write access only)
GPMC_WAIT	I	Ready signal from memory device. Indicates when valid burst data is ready to be read

Figure 11-47 shows the typical connection between the GPMC module and an attached NOR Flash memory.

**Figure 11-47. GPMC Connection to an External NOR Flash Memory**



The following sections demonstrate how to calculate GPMC parameters for three access types:

- Synchronous burst read
- Asynchronous read
- Asynchronous single write

### 11.4.1.3 GPMC Configuration for Synchronous Burst Read Access

The clock runs at 100 MHz ( $f = 100 \text{ MHz}$ ;  $T = 10 \text{ ns}$ ).

Table 11-45 shows the timing parameters (on the memory side) that determine the parameters on the GPMC side.

Table 11-46 shows how to calculate timings for the GPMC using the memory parameters.

Figure 11-48 shows the synchronous burst read access.

**Table 11-45. Useful Timing Parameters on the Memory Side**

AC Read Characteristics on the Memory Side	Description	Duration (ns)
tCES	$\overline{\text{CS}}$ setup time to clock	0
tACS	Address setup time to clock	3
tIACC	Synchronous access time	80
tBACC	Burst access time valid clock to output delay	5,2
tCEZ	Chip-select to High-Impedance	7
tOEZ	Output enable to High-Impedance	7
tAVC	$\overline{\text{ADV}}$ setup time	6
tAVD	$\overline{\text{ADV}}$ pulse	6
tACH	Address hold time from clock	3


The following terms, which describe the timing interface between the controller and its attached device, are used to calculate the timing parameters on the GPMC side:

- Read Access time (GPMC side): Time required to activate the clock + read access time requested on the memory side + data setup time required for optimal capture of a burst of data
- Data setup time (GPMC side): Ensures a good capture of a burst of data (as opposed to taking a burst of data out). One word of data is processed in one clock cycle ( $T = 10 \text{ ns}$ ). The read access time between 2 bursts of data is  $t\text{BACC} = 5,2 \text{ ns}$ . Therefore, data setup time is a clock period -  $t\text{BACC} = 4,8 \text{ ns}$  of data setup.
- Access completion (GPMC side): (Different from page burst access time) Time required between the last burst access and access completion:  $\overline{\text{CS}}/\overline{\text{OE}}$  hold time ( $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  must be released at the end of an access. These signals are held to allow the access to complete).
- Read cycle time (GPMC side): Read Access time + access completion
- Write cycle time for burst access: Not supported for NOR flash memory

**Table 11-46. Calculating GPMC Timing Parameters**

Parameter Name on GPMC Side	Formula	Duration (ns)	Number of Clock Cycles (F = 100 MHz)	GPMC Register Configurations
GPMC FCLK Divider	-	-	-	GPMCFCLKDIVIDER = 0
ClkActivationTime	min ( tCES, tACS)	3	1	CLKACTIVATIONTIME = 1
RdAccessTime	roundmax (ClkActivationTime + tIACC + DataSetupTime)	94,8: (10 + 80 + 4,8)	10 : roundmax (94,8 / 10)	RDACCESSTIME = Ah
PageBurstAccessTime	roundmax (tBACC)	roundmax (5,2)	1	PAGEBURSTACCESSTIME = 1
RdCycleTime	RdAccessTime + max ( tCEZ, tOEZ)	101,8: (94,8 + 7)	11	RDCYCLETIME = Bh
CsOnTime	tCES	0	0	CSONTIME = 0
CsReadOffTime	RdCycleTime	-	11	CSRDOFFTIME = Bh
AdvOnTime	tAVC	0	0	ADVONTIME = 0
AdvRdOffTime	tAVD + tAVC	12	2	ADVRDOFFTIME = 2h
OeOnTime	(ClkActivationTime + tACH) < OeOnTime < (ClkActivationTime + tIACC)	-	3, for instance	OEONTIME = 3h
OeOffTime	RdCycleTime	-	11	OEOFFTIME = Bh

**Figure 11-48. Synchronous Burst Read Access (Timing Parameters in Clock Cycles)**



#### 11.4.1.4 GPMC Configuration for Asynchronous Read Access

The clock runs at 100 MHz (  $f = 100 \text{ MHz}$ ;  $T = 10 \text{ ns}$ ).

Table 11-47 shows the timing parameters (on the memory side) that determine the parameters on the GPMC side.

Table 11-48 shows how to calculate timings for the GPMC using the memory parameters.

Figure 11-49 shows the asynchronous read access.

**Table 11-47. AC Characteristics for Asynchronous Read Access**

AC Read Characteristics on the Memory Side	Description	Duration (ns)
tCE	Read Access time from $\overline{\text{CS}}$ low	80
tAAVDS	Address setup time to rising edge of $\overline{\text{ADV}}$	3
tAVDP	$\overline{\text{ADV}}$ low time	6
tCAS	$\overline{\text{CS}}$ setup time to $\overline{\text{ADV}}$	0
tOE	Output enable to output valid	6
tOEZ	Output enable to High-Impedance	7

Use the following formula to calculate the RdCycleTime parameter for this typical access:

$$\text{RdCycleTime} = \text{RdAccessTime} + \text{AccessCompletion} = \text{RdAccessTime} + 1 \text{ clock cycle} + \text{tOEZ}$$

- First, on the memory side, the external memory makes the data available to the output bus. This is the memory-side read access time defined in Table 11-48: the number of clock cycles between the address capture ( $\overline{\text{ADV}}$  rising edge) and the data valid on the output bus.


The GPMC requires some hold time to allow the data to be captured correctly and the access to be finished.

- To read the data correctly, the GPMC must be configured to meet the data setup time requirement of the memory; the GPMC module captures the data on the next rising edge. This is access time on the GPMC side.
- There must also be a data hold time for correctly reading the data (checking that there is no  $\overline{\text{OE}}/\overline{\text{CS}}$  deassertion while reading the data). This data hold time is 1 clock cycle (that is, RdAccessTime + 1).
- To complete the access,  $\overline{\text{OE}}/\overline{\text{CS}}$  signals are driven to high-impedance. RdAccessTime + 1 cycle + tOEZ is the read cycle time.
- Addresses can now be relatched and a new read cycle begins.

**Table 11-48. GPMC Timing Parameters for Asynchronous Read Access**

Parameter Name on GPMC side	Formula	Duration (ns)	Number of Clock Cycles (F = 100 MHz)	GPMC Register Configurations
ClkActivationTime	n/a (asynchronous mode)			
RdAccessTime	round max (tCE)	80	8	RDACCESSTIME = 8h
PageBurstAccessTime	n/a (single access)			
RdCycleTime	RdAccessTime + 1cycle + tOEZ	97	10	RDCYCLETIME = Ah
CsOnTime	tCAS	0	0	CSONTIME = 0
CsReadOffTime	RdAccessTime + 1 cycle	90	9	CSRDOFFTIME = 9h
AdvOnTime	tAAVDS	3	1	ADVONTIME = 1
AdvRdOffTime	tAAVDS + tAVDP	9	1	ADVRDOFFTIME = 1
OeOnTime	OeOnTime ≥ AdvRdOffTime (multiplexed mode)	-	3, for instance	OEONTIME = 3h
OeOffTime	RdAccessTime + 1cycle	90	9	OEOFFTIME = 9h

**Figure 11-49. Asynchronous Single Read Access (Timing Parameters in Clock Cycles)**



### 11.4.1.5 GPMC Configuration for Asynchronous Single Write Access

The clock runs at 100 MHz: ( $f = 100 \text{ MHz}$ ;  $T = 10 \text{ ns}$ ).

Table 11-49 shows the timing parameters (on the memory side) that determine the parameters on the GPMC side.

Table 11-50 shows how to calculate timings for the GPMC using the memory parameters.

Figure 11-50 shows the synchronous burst write access.

**Table 11-49. AC Characteristics for Asynchronous Single Write (Memory Side)**


AC Characteristics on the Memory Side	Description	Duration (ns)
tWC	Write cycle time	60
tAVDP	$\overline{\text{ADV}}$ low time	6
tWPH	Write pulse width high	20
tCS	$\overline{\text{CS}}$ setup time to $\overline{\text{WE}}$	3
tCAS	$\overline{\text{CS}}$ setup time to $\overline{\text{ADV}}$	0
tAVSC	$\overline{\text{ADV}}$ setup time	3

For asynchronous single write access, write cycle time is  $\text{WrCycleTime} = \text{WeOffTime} + \text{AccessCompletion} = \text{WeOffTime} + 1$ . For the AccessCompletion, the GPMC requires 1 cycle of data hold time ( $\overline{\text{CS}}$  de-assertion).

**Table 11-50. GPMC Timing Parameters for Asynchronous Single Write**

Parameter Name on GPMC side	Formula	Duration (ns)	Number of Clock Cycles (F = 100 MHz)	GPMC Register Configurations
ClkActivationTime	n/a (asynchronous mode)			
WrAccessTime	Applicable only to WAITMONITORING (the value is the same as for read access)			
PageBurstAccessTime	n/a (single access)			
WrCycleTime	WeOffTime + AccessCompletion	58	6	WRCYCLETIME = 6h
CsOnTime	tCAS	0	0	CSONTIME = 0
CsWrOffTime	WeOffTime + 1 cycle	58	6	CSWROFFTIME = 6h
AdvOnTime	tAVSC	3	1	ADVONTIME = 1
AdvWrOffTime	tAVSC + tAVDP	9	1	ADVWROFFTIME = 1
WeOnTime	tCS	3	1	WEONTIME = 1
WeOffTime	tCS + tWP + tWPH	48	5	WEOFFTIME = 5h

**Figure 11-50. Asynchronous Single Write Access (Timing Parameters in Clock Cycles)**





## 11.4.2 How to Choose a Suitable Memory to Use With the GPMC

This section is intended to help the user select a suitable memory device to interface with the GPMC controller.

### 11.4.2.1 Supported Memories or Devices

NAND flash and NOR flash architectures are the two flash technologies. The GPMC supports various types of external memory or device, basically any one that supports NAND or NOR protocols:

- 8- and 16-bit width asynchronous or synchronous memory or device (8-bit: non burst device only)
- 16-bit address and data multiplexed NOR flash devices (pSRAM, , ...)
- 8- and 16-bit NAND flash device

### 11.4.2.2 Memory Pin Multiplexing

This section highlights the interfacing differences of the GPMC supported memories (see [Table 11-51](#)).

**Table 11-51. Supported Memory Interfaces**

Function	16-bit Address/Data Non-Muxed Flash	16-bit Address/Data Muxed pSRAM or NOR Flash	OneNAND	16-bit NAND	8-bit NAND
GPMC_A[27]	A26	A27			
GPMC_A[26]	A25	Not Used			
GPMC_A[25]	A24	Not Used			
GPMC_A[24]	A23	Not Used			
GPMC_A[23]	A22	Not Used			
GPMC_A[22]	A21	Not Used			
GPMC_A[21]	A20	Not Used			
GPMC_A[20]	A19	Not Used			
GPMC_A[19]	A18	Not Used			
GPMC_A[18]	A17	Not Used			
GPMC_A[17]	A16	Not Used			
GPMC_A[16]	A15	Not Used			
GPMC_A[15]	A14	Not Used			
GPMC_A[14]	A13	Not Used			
GPMC_A[13]	A12	Not Used			
GPMC_A[12]	A11	Not Used			
GPMC_A[11]	A10	Not Used			
GPMC_A[10]	A9	A26			
GPMC_A[9]	A8	A25			
GPMC_A[8]	A7	A24			
GPMC_A[7]	A6	A23			
GPMC_A[6]	A5	A22			
GPMC_A[5]	A4	A21			
GPMC_A[4]	A3	A20			
GPMC_A[3]	A2	A19			
GPMC_A[2]	A1	A18			
GPMC_A[1]	A0	A17			
GPMC_A[0]	Not Used	Not Used			
GPMC_D[15]	D15	D15 or A16	D15 or A16	IO15	
GPMC_D[14]	D14	D14 or A15	D14 or A15	IO14	
GPMC_D[13]	D13	D13 or A14	D13 or A14	IO13	

**Table 11-51. Supported Memory Interfaces (continued)**

Function	16-bit Address/Data Non-Muxed Flash	16-bit Address/Data Muxed pSRAM or NOR Flash	OneNAND	16-bit NAND	8-bit NAND
GPMC_D[12]	D12	D12 or A13	D12 or A13	IO12	
GPMC_D[11]	D11	D11 or A12	D11 or A12	IO11	
GPMC_D[10]	D10	D10 or A11	D10 or A11	IO10	
GPMC_D[9]	D9	D9 or A10	D9 or A10	IO9	
GPMC_D[8]	D8	D8 or A9	D8 or A9	IO8	
GPMC_D[7]	D7	D7 or A8	D7 or A8	IO7	IO7
GPMC_D[6]	D6	D6 or A7	D6 or A7	IO6	IO6
GPMC_D[5]	D5	D5 or A6	D5 or A6	IO5	IO5
GPMC_D[4]	D4	D4 or A5	D4 or A5	IO4	IO4
GPMC_D[3]	D3	D3 or A4	D3 or A4	IO3	IO3
GPMC_D[2]	D2	D2 or A3	D2 or A3	IO2	IO2
GPMC_D[1]	D1	D1 or A2	D1 or A2	IO1	IO1
GPMC_D[0]	D0	D0 or A1	D0 or A1	IO0	IO0
GPMC_CLK	CLK	CLK	CLK		
$\overline{\text{GPMC\_CS}}[0]$	$\overline{\text{CS}}0$ (Chip Select)	$\overline{\text{CS}}0$ (Chip Select)	$\overline{\text{CS}}0$ (Chip Select)	$\overline{\text{CE}}0$ (Chip Enable)	$\overline{\text{CE}}0$ (Chip Enable)
$\overline{\text{GPMC\_CS}}[1]$	$\overline{\text{CS}}1$	$\overline{\text{CS}}1$	$\overline{\text{CS}}1$	$\overline{\text{CE}}1$	$\overline{\text{CE}}1$
$\overline{\text{GPMC\_CS}}[2]$	$\overline{\text{CS}}2$	$\overline{\text{CS}}2$	$\overline{\text{CS}}2$	$\overline{\text{CE}}2$	$\overline{\text{CE}}2$
$\overline{\text{GPMC\_CS}}[3]$	$\overline{\text{CS}}3$	$\overline{\text{CS}}3$	$\overline{\text{CS}}3$	$\overline{\text{CE}}3$	$\overline{\text{CE}}3$
$\overline{\text{GPMC\_CS}}[4]$	$\overline{\text{CS}}4$	$\overline{\text{CS}}4$	$\overline{\text{CS}}4$	$\overline{\text{CE}}4$	$\overline{\text{CE}}4$
$\overline{\text{GPMC\_CS}}[5]$	$\overline{\text{CS}}5$	$\overline{\text{CS}}5$	$\overline{\text{CS}}5$	$\overline{\text{CE}}5$	$\overline{\text{CE}}5$
$\overline{\text{GPMC\_CS}}[6]$	$\overline{\text{CS}}6$	$\overline{\text{CS}}6$	$\overline{\text{CS}}6$	$\overline{\text{CE}}6$	$\overline{\text{CE}}6$
$\overline{\text{GPMC\_CS}}[7]$	$\overline{\text{CS}}7$	$\overline{\text{CS}}7$	$\overline{\text{CS}}7$	$\overline{\text{CE}}7$	$\overline{\text{CE}}7$
GPMC_ADV_ALE	$\overline{\text{ADV}}$ (Address Value)	$\overline{\text{ADV}}$ (Address Value)	$\overline{\text{ADV}}$ (Address Value)	ALE (address latch enable)	ALE (address latch enable)
$\overline{\text{GPMC\_OE\_RE}}$	$\overline{\text{OE}}$ (Output Enable)	$\overline{\text{OE}}$ (Output Enable)	$\overline{\text{OE}}$ (Output Enable)	RE (read enable)	RE (read enable)
$\overline{\text{GPMC\_WE}}$	$\overline{\text{WE}}$ (Write Enable)	$\overline{\text{WE}}$ (Write Enable)	$\overline{\text{WE}}$ (Write Enable)	$\overline{\text{WE}}$ (write enable)	$\overline{\text{WE}}$ (write enable)
GPMC_BE $\overline{0}$ _CLE	$\overline{\text{BE}}0$ (Byte Enable)	$\overline{\text{BE}}0$ (Byte Enable)	$\overline{\text{BE}}0$ (Byte Enable)	CLE (command latch enable)	CLE (command latch enable)
$\overline{\text{GPMC\_BE}}1$	$\overline{\text{BE}}1$	$\overline{\text{BE}}1$	$\overline{\text{BE}}1$		
GPMC_WAIT	WAIT0	WAIT0	WAIT0	R/ $\overline{\text{B}}0$ (ready/busy)	R/ $\overline{\text{B}}0$ (ready/busy)
GPMC_WAIT1	WAIT1	WAIT1	WAIT1	R/ $\overline{\text{B}}1$ (ready/busy)	R/ $\overline{\text{B}}1$ (ready/busy)

### 11.4.2.3 NAND Interface Protocol

NAND flash architecture, introduced in 1989, is a flash technology. NAND is a page-oriented memory device, that is, read and write accesses are done by pages. NAND achieves great density by sharing common areas of the storage transistor, which creates strings of serially connected transistors (in NOR devices, each transistor stands alone). Thanks to its high density NAND is best suited to devices requiring high capacity data storage, such as pictures, music, or data files. NAND non-volatility, makes of it a good storage solution for many applications where mobility, low power, and speed are key factors. Low pin count and simple interface are other advantages of NAND.

Table 11-52 summarizes the NAND interface signals level applied to external device or memories.

**Table 11-52. NAND Interface Bus Operations Summary**

Bus Operation	CLE	ALE	CE	WE	RE
Read (cmd input)	H	L	L	RE	H
Read (add input)	L	H	L	RE	H
Write (cmd input)	H	L	L	RE	H
Write (add input)	L	H	L	RE	H
Data input	L	L	L	RE	H
Data output	L	L	L	H	FE
Busy (during read)	x	x	H	H	H
Busy (during program)	x	x	x	x	x
Busy (during erase)	x	x	x	x	x
Write protect	x	x	x	x	x
Stand-by	x	x	H	x	x

### 11.4.2.4 NOR Interface Protocol

NOR flash architecture, introduced in 1988, is a flash technology. Unlike NAND, which is a sequential access device, NOR is directly addressable; i.e., it is designed to be a random access device. NOR is best suited to devices used to store and run code or firmware, usually in small capacities. While NOR has fast read capabilities it has slow write and erase functions compared to NAND architecture.

Table 11-53 summarizes the NOR interface signals level applied to external device or memories.

**Table 11-53. NOR Interface Bus Operations Summary**

Bus Operation	CLK	ADV	CS	OE	WE	WAIT	DQ[15:0]
Read (asynchronous)	x	L	L	L	H	Asserted	Output
Read (synchronous)	Running	L	L	L	H	Driven	Output
Read (burst suspend)	Halted	x	L	H	H	Active	Output
Write	x	L	L	H	L	Asserted	Input
Output disable	x	x	L	H	H	Asserted	High-Z
Standby	x	x	H	x	x	High-Z	High-Z

### 11.4.2.5 Other Technologies

Other supported device type interact with the GPMC through the NOR interface protocol.

OneNAND Flash is a high-density and low-power memory device. It is based on single- or multi-level-cell NAND core with SRAM and logic, and interfaces as a synchronous NOR Flash, plus has synchronous write capability. It reads faster than conventional NAND and writes faster than conventional NOR flash. Hence, it is appropriate for both mass storage and code storage.

pSRAM stands for pseudo-static random access memory. pSRAM is a low-power memory device for mobile applications. pSRAM is based on the DRAM cell with internal refresh and address control features, and interfaces as a synchronous NOR Flash, plus has synchronous write capability.

### 11.4.2.6 Supported Protocols

The GPMC supports the following interface protocols when communicating with external memory or external devices:

- Asynchronous read/write access
- Asynchronous read page access (4-8-16 Word16)
- Synchronous read/write access
- Synchronous read burst access without wrap capability (4-8-16 Word16)
- Synchronous read burst access with wrap capability (4-8-16 Word16)

### 11.4.2.7 GPMC Features and Settings

This section lists GPMC features and settings:

- Supported device type: up to four NAND or NOR protocol external memories or devices
- Operating Voltage: 3.3V
- Maximum GPMC addressing capability: 256 MBytes divided into six chip-selects
- Maximum supported memory size: 256 MBytes (must be a power-of-2)
- Minimum supported memory size: 16 MBytes (must be a power-of-2). Aliasing occurs when addressing smaller memories.
- Data path to external memory or device: 8- and 16-bit wide
- Burst and page access: burst of 4-8-16 Word16
- Supports bus keeping
- Supports bus turn around

## 11.5 Registers

Table 11-54 provides a summary of the GPMC registers. All GPMC registers are aligned to 32-bit address boundaries. All register file accesses, except the GPMC\_NAND\_DATA\_i register, are little-endian. If the GPMC\_NAND\_DATA\_i register is accessed, the endianness is access-dependent.

In this section, i corresponds to the chip-select number, i = 0 to 5.

**Table 11-54. GPMC Registers**

Address Offset	Register Name	Section
0h	GPMC_REVISION	Section 11.5.1
10h	GPMC_SYSCONFIG	Section 11.5.2
14h	GPMC_SYSSTATUS	Section 11.5.3
18h	GPMC_IRQSTATUS	Section 11.5.4
1Ch	GPMC_IRQENABLE	Section 11.5.5
40h	GPMC_TIMEOUT_CONTROL	Section 11.5.6
44h	GPMC_ERR_ADDRESS	Section 11.5.7
48h	GPMC_ERR_TYPE	Section 11.5.8
50h	GPMC_CONFIG	Section 11.5.9
54h	GPMC_STATUS	Section 11.5.10
60h + (30h × i)	GPMC_CONFIG1_i <sup>(1)</sup>	Section 11.5.11
64h + (30h × i)	GPMC_CONFIG2_i <sup>(1)</sup>	Section 11.5.12
68h + (30h × i)	GPMC_CONFIG3_i <sup>(1)</sup>	Section 11.5.13
6Ch + (30h × i)	GPMC_CONFIG4_i <sup>(1)</sup>	Section 11.5.14
70h + (30h × i)	GPMC_CONFIG5_i <sup>(1)</sup>	Section 11.5.15
74h + (30h × i)	GPMC_CONFIG6_i <sup>(1)</sup>	Section 11.5.16
78h + (30h × i)	GPMC_CONFIG7_i <sup>(1)</sup>	Section 11.5.17
7Ch + (30h × i)	GPMC_NAND_COMMAND_i <sup>(1)</sup>	Section 11.5.18
80h + (30h × i)	GPMC_NAND_ADDRESS_i <sup>(1)</sup>	Section 11.5.19
84h + (30h × i)	GPMC_NAND_DATA_i <sup>(1)</sup>	Section 11.5.20
1E0h	GPMC_PREFETCH_CONFIG1	Section 11.5.21
1E4h	GPMC_PREFETCH_CONFIG2	Section 11.5.22
1ECh	GPMC_PREFETCH_CONTROL	Section 11.5.23
1F0h	GPMC_PREFETCH_STATUS	Section 11.5.24
1F4h	GPMC_ECC_CONFIG	Section 11.5.25
1F8h	GPMC_ECC_CONTROL	Section 11.5.26
1FCh	GPMC_ECC_SIZE_CONFIG	Section 11.5.27
200h + (4h × j)	GPMC_ECCj_RESULT <sup>(2)</sup>	Section 11.5.28
240h + (10h × i)	GPMC_BCH_RESULT0_i <sup>(1)</sup>	Section 11.5.29
244h + (10h × i)	GPMC_BCH_RESULT1_i <sup>(1)</sup>	Section 11.5.30
248h + (10h × i)	GPMC_BCH_RESULT2_i <sup>(1)</sup>	Section 11.5.31
24Ch + (10h × i)	GPMC_BCH_RESULT3_i <sup>(1)</sup>	Section 11.5.32
2D0h	GPMC_BCH_SWDATA	Section 11.5.36
300h + (10h × i)	GPMC_BCH_RESULT4_i <sup>(1)</sup>	Section 11.5.33
304h + (10h × i)	GPMC_BCH_RESULT5_i <sup>(1)</sup>	Section 11.5.34
308h + (10h × i)	GPMC_BCH_RESULT6_i <sup>(1)</sup>	Section 11.5.35


<sup>(1)</sup> i = 0 to 5 for GPMC

<sup>(2)</sup> j = 0 to 8 for GPMC

### 11.5.1 GPMC\_REVISION

This register contains the IP revision code.

**Figure 11-51. GPMC\_REVISION**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-55. GPMC\_REVISION Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	REV	0-FFh	IP revision. Major revision is [7-4]. Minor revision is [3-0]. Examples: 10h for revision 1.0, 21h for revision 2.1.

### 11.5.2 GPMC\_SYSCONFIG

This register controls the various parameters of the OCP interface.

**Figure 11-52. GPMC\_SYSCONFIG**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-56. GPMC\_SYSCONFIG Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4-3	SIDLEMODE	0	Force-idle. An idle request is acknowledged unconditionally
		1h	No-idle. An idle request is never acknowledged
		2h	Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module
		3h	Reserved
2	Reserved	0	Reserved
1	SOFTRESET	0	Normal mode
		1	The module is reset
0	AUTOIDLE	0	Internal OCP clock gating strategy Interface clock is free-running
		1	Automatic Interface clock gating strategy is applied, based on the Interconnect activity

### 11.5.3 GPMC\_SYSSTATUS

This register provides status information about the module, excluding the interrupt status information.

**Figure 11-53. GPMC\_SYSSTATUS**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-57. GPMC\_SYSSTATUS Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	RESETDONE	R0	Internal reset monitoring
		R1	Internal module reset in on-going
		R1	Reset completed

### 11.5.4 GPMC\_IRQSTATUS

This interrupt status register regroups all the status of the module internal events that can generate an interrupt.

**Figure 11-54. GPMC\_IRQSTATUS**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-58. GPMC\_IRQSTATUS Field Descriptions**


Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9	WAIT1EDGEDETECTIONSTATUS	R0 W0 R1 W1	Status of the Wait1 Edge Detection interrupt A transition on WAIT1 input pin has not been detected WAIT1EDGEDETECTIONSTATUS bit unchanged A transition on WAIT1 input pin has been detected WAIT1EDGEDETECTIONSTATUS bit is reset
8	WAIT0EDGEDETECTIONSTATUS	R0 W0 R1 W1	Status of the Wait0 Edge Detection interrupt A transition on WAIT0 input pin has not been detected WAIT0EDGEDETECTIONSTATUS bit unchanged A transition on WAIT0 input pin has been detected WAIT0EDGEDETECTIONSTATUS bit is reset
7-2	Reserved	0	Reserved
1	TERMINALCOUNTSTATUS	R0 W0 R1 W1	Status of the TerminalCountEvent interrupt Indicates that CountValue is greater than 0 TERMINALCOUNTSTATUS bit unchanged Indicates that CountValue is equal to 0 TERMINALCOUNTSTATUS bit is reset
0	FIFOEVENTSTATUS	R0 W0 R1 W1	Status of the FIFOEvent interrupt Indicates than less than GPMC_PREFETCH_STATUS[16] FIFOTHRESHOLDSTATUS bytes are available in prefetch mode and less than FIFOTHRESHOLD bytes free places are available in write-posting mode. FIFOEVENTSTATUS bit unchanged Indicates than at least GPMC_PREFETCH_STATUS[16] FIFOTHRESHOLDSTATUS bytes are available in prefetch mode and at least FIFOTHRESHOLD bytes free places are available in write-posting mode. FIFOEVENTSTATUS bit is reset



### 11.5.5 GPMC\_IRQENABLE

The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on a event-by-event basis.

**Figure 11-55. GPMC\_IRQENABLE**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-59. GPMC\_IRQENABLE Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9	WAIT1EDGEDETECTIONENABLE	0 1	Enables the Wait1 Edge Detection interrupt 0 Wait1EdgeDetection interrupt is masked 1 Wait1EdgeDetection event generates an interrupt if occurs
8	WAIT0EDGEDETECTIONENABLE	0 1	Enables the Wait0 Edge Detection interrupt 0 Wait0EdgeDetection interrupt is masked 1 Wait0EdgeDetection event generates an interrupt if occurs
7-2	Reserved	0	Reserved
1	TERMINALCOUNTEVENTENABLE	0 1	Enables TerminalCountEvent interrupt issuing in pre-fetch or write posting mode 0 TerminalCountEvent interrupt is masked 1 TerminalCountEvent interrupt is not masked
0	FIFOEVENTENABLE	0 1	Enables the FIFOEvent interrupt 0 FIFOEvent interrupt is masked 1 FIFOEvent interrupt is not masked

### 11.5.6 GPMC\_TIMEOUT\_CONTROL

The GPMC\_TIMEOUT\_CONTROL register allows the user to set the start value of the timeout counter

**Figure 11-56. GPMC\_TIMEOUT\_CONTROL**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-60. GPMC\_TIMEOUT\_CONTROL Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reserved
12-4	TIMEOUTSTARTVALUE	0-1FFh	Start value of the time-out counter (000 corresponds to 0 GPMC.FCLK cycle, 1h corresponds to 1 GPMC.FCLK cycle, and 1FFh corresponds to 511 GPMC.FCLK cycles)
3-1	Reserved	0	Reserved
0	TIMEOUTENABLE	0 1	Enable bit of the TimeOut feature 0 TimeOut feature is disabled 1 TimeOut feature is enabled

### 11.5.7 GPMC\_ERR\_ADDRESS

The GPMC\_ERR\_ADDRESS register stores the address of the illegal access when an error occurs.

**Figure 11-57. GPMC\_ERR\_ADDRESS**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-61. GPMC\_ERR\_ADDRESS Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-0	ILLEGALADD	0-7FFF FFFFh	Address of illegal access: A30 (0 for memory region, 1 for GPMC register region) and A29-A0 (1GByte maximum)

### 11.5.8 GPMC\_ERR\_TYPE

The GPMC\_ERR\_TYPE register stores the type of error when an error occurs.

**Figure 11-58. GPMC\_ERR\_TYPE**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-62. GPMC\_ERR\_TYPE Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Reserved
10-8	ILLEGALMCMD	0-7h	System Command of the transaction that caused the error
7-5	Reserved	0	Reserved
4	ERRORNOTSUPPADD	0 1	Not supported Address error No error occurs The error is due to a non supported Address
3	ERRORNOTSUPPMCMD	0 1	Not supported Command error No error occurs The error is due to a non supported Command
2	ERRORTIMEOUT	0 1	Time-out error No error occurs The error is due to a time out
1	Reserved	0	Reserved
0	ERRORVALID	0 1	Error validity status - Must be explicitly cleared with a write 1 transaction All error fields no longer valid Error detected and logged in the other error fields

### 11.5.9 GPMC\_CONFIG

The configuration register allows global configuration of the GPMC.

**Figure 11-59. GPMC\_CONFIG**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-63. GPMC\_CONFIG Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved		Reserved
9	WAIT1PINPOLARITY	0 1	Selects the polarity of input pin WAIT1 WAIT1 active low WAIT1 active high
8	WAIT0PINPOLARITY	0 1	Selects the polarity of input pin WAIT0 WAIT0 active low WAIT0 active high
7-5	Reserved		Reserved
4	WRITEPROTECT	0 1	Controls the $\overline{WP}$ output pin level $\overline{WP}$ output pin is low $\overline{WP}$ output pin is high
1	LIMITEDADDRESS	0 1	Limited Address device support. Enabling this function forces A[27:11] high on the GPMC I/O. Thus only devices with 2 kbytes of addressing space can be used. No effect (normal addressing) GPMC_A[27:11] are driven high and not modified during memory accesses
0	NANDFORCEPOSTEDWRITE	0 1	Enables the Force Posted Write feature to NAND Cmd/Add/Data location Disables Force Posted Write Enables Force Posted Write

### 11.5.10 GPMC\_STATUS

The status register provides global status bits of the GPMC.

**Figure 11-60. GPMC\_STATUS**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-64. GPMC\_STATUS Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9	WAIT1STATUS	0 1	Is a copy of input pin WAIT1. (Reset value is WAIT1 input pin sampled at IC reset) 0 WAIT1 asserted (inactive state) 1 WAIT1 de-asserted
8	WAIT0STATUS	0 1	Is a copy of input pin WAIT0. (Reset value is WAIT0 input pin sampled at IC reset) 0 WAIT0 asserted (inactive state) 1 WAIT0 de-asserted
7-1	Reserved	0	Reserved
0	EMPTYWRITEBUFFERSTATUS	0 1	Stores the empty status of the write buffer 0 Write Buffer is not empty 1 Write Buffer is empty

### 11.5.11 GPMC\_CONFIG1\_i

The configuration 1 register sets signal control parameters per chip select.

**Figure 11-61. GPMC\_CONFIG1\_i**

31	30	29	28	27	26	25	24
WRAPBURST	READMULTIPLE	READTYPE	WRITEMULTIPLE	WRITETYPE	CLKACTIVATIONTIME		ATTACHEDDEVICE PAGELENGTH
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0
23	22	21	20	19	18	17	16
ATTACHEDDEVICE PAGELENGTH	WAITREADMONITOR ING	WAITWRITEMONITO RING	Reserved	WAITMONITORINGTIME		WAITPINSELECT	
R/W-0	R/W-0	R/W-0	R-0	R/W-0		R/W-0	
15	14	13	12	11	10	9	8
Reserved		DEVICESIZE		DEVICETYPE		MUXADDDATA	
R-0		R/W-0		R/W-0		R/W-0	
7	5		4	3	2	1	0
Reserved			TIMEPARA GRANULARITY	Reserved		GPMCFCLKDIVIDER	
R-0			R/W-0	R-0		R/W-0	

LEGEND: R = Read only; W1C = Write 1 to clear bit; -n = value after reset

**Table 11-65. GPMC\_CONFIG1\_i Field Descriptions**

Bit	Field	Value	Description
31	WRAPBURST	0 1	Enables the wrapping burst capability. Must be set if the attached device is configured in wrapping burst Synchronous wrapping burst not supported Synchronous wrapping burst supported
30	READMULTIPLE	0 1	Selects the read single or multiple access single access multiple access (burst if synchronous, page if asynchronous)
29	READTYPE	0 1	Selects the read mode operation Read Asynchronous Read Synchronous
28	WRITEMULTIPLE	0 1	Selects the write single or multiple access Single access Multiple access (burst if synchronous, considered as single if asynchronous)
27	WRITETYPE	0 1	Selects the write mode operation Write Asynchronous Write Synchronous
26-25	CLKACTIVATIONTIME	0 1h 2h 3h	Output GPMC.CLK activation time First rising edge of GPMC_CLK at start access time First rising edge of GPMC_CLK one GPMC_FCLK cycle after start access time First rising edge of GPMC_CLK two GPMC_FCLK cycles after start access time Reserved
24-23	ATTACHEDDEVICEPAGELENGTH	0 1h 2h 3h	Specifies the attached device page (burst) length (1 Word = Interface size) 4 Words 8 Words 16 Words Reserved

**Table 11-65. GPMC\_CONFIG1\_i Field Descriptions (continued)**

Bit	Field	Value	Description
22	WAITREADMONITORING	0 1	Selects the Wait monitoring configuration for Read accesses (Reset value is BOOTWAITEN input pin sampled at IC reset) WAIT pin is not monitored for read accesses WAIT pin is monitored for read accesses
21	WAITWRITEMONITORING	0 1	Selects the Wait monitoring configuration for Write accesses WAIT pin is not monitored for write accesses WAIT pin is monitored for write accesses
20	Reserved	0	Reserved
19-18	WAITMONITORINGTIME	0 1h 2h 3h	Selects input pin Wait monitoring time WAIT pin is monitored with valid data WAIT pin is monitored one GPMC_CLK cycle before valid data WAIT pin is monitored two GPMC_CLK cycle before valid data Reserved
17-16	WAITPINSELECT	0 1h 2h 3h	Selects the input WAIT pin for this chip select (Reset value is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 0 for CS1-5) WAIT input pin is WAIT0 WAIT input pin is WAIT1 Reserved Reserved
15-14	Reserved	0	Reserved
13-12	DEVICESTYPE	0 1h 2h 3h	Selects the device size attached (Reset value is BOOTDEVICESTYPE input pin sampled at IC reset for CS[0] and 01 for CS[1-5]) 8 bit 16 bit Reserved Reserved
11-10	DEVICETYPE	0 1h 2h 3h	Selects the attached device type NOR Flash like, asynchronous and synchronous devices Reserved NAND Flash like devices, stream mode Reserved
9-8	MUXADDDATA	0 1h 2h 3h	Enables the Address and data multiplexed protocol (Reset value is CS0MUXDEVICE input pin sampled at IC reset for CS[0] and 0 for CS[1-5]) Non-multiplexed attached device AAD-multiplexed protocol device Address and data multiplexed attached device Reserved
7-5	Reserved	0	Reserved
4	TIMEPARAGRANULARITY	0 1	Signals timing latencies scalar factor (Rd/WrCycleTime, RdAccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, WEOffTime, Cycle2CycleDelay, BusTurnAround, TimeOutStartValue) ×1 latencies ×2 latencies
3-2	Reserved	0	Reserved

**Table 11-65. GPMC\_CONFIG1\_i Field Descriptions (continued)**


Bit	Field	Value	Description
1-0	GPMCFCLKDIVIDER		Divides the GPMC.FCLK clock
		0	GPMC_CLK frequency = GPMC_FCLK frequency
		1h	GPMC_CLK frequency = GPMC_FCLK frequency/2
		2h	GPMC_CLK frequency = GPMC_FCLK frequency/4
		3h	GPMC_CLK frequency = GPMC_FCLK frequency/8



### 11.5.12 GPMC\_CONFIG2\_i

Chip-select signal timing parameter configuration.

**Figure 11-62. GPMC\_CONFIG2\_i**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-66. GPMC\_CONFIG2\_i Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20-16	CSWROFFTIME	0 1h ⋮ 1Fh	CS# de-assertion time from start cycle time for write accesses 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 31 GPMC_FCLK cycles
15-13	Reserved	0	Reserved
12-8	CSRDOFFTIME	0 1h ⋮ 1Fh	CS# de-assertion time from start cycle time for read accesses 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 31 GPMC_FCLK cycles
7	CSEXTRADelay	0 1	CS# Add Extra Half GPMC.FCLK cycle CS i Timing control signal is not delayed CS i Timing control signal is delayed of half GPMC_FCLK clock cycle
6-4	Reserved	0	Reserved
3-0	CSONTIME	0 1h ⋮ 1Fh	CS# assertion time from start cycle time 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 15 GPMC_FCLK cycles

### 11.5.13 GPMC\_CONFIG3\_i

ADV# signal timing parameter configuration.

**Figure 11-63. GPMC\_CONFIG3\_i**

31	30	28	27	26	24
Reserved	ADVAADMUXWROFFTIME		Reserved	ADVAADMUXRDOFFTIME	
R-0	R/W-0		R-0	R/W-0	
23	21	20			
Reserved			ADVWROFFTIME		
R/W-0			R/W-0		
15	13	12			
Reserved			ADVRDOFFTIME		
R-0			R/W-0		
7	6	4	3	0	
ADVEXTRA DELAY	ADVAADMUXONTIME		ADVONTIME		
R/W-0	R/W-0		R/W-0		

LEGEND: R = Read only; W1C = Write 1 to clear bit; -n = value after reset

**Table 11-67. GPMC\_CONFIG3\_i Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-28	ADVAADMUXWROFFTIME	0 1h : 7h	ADV# de-assertion for first address phase when using the AAD-Mux protocol 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 7 GPMC_FCLK cycles
27	Reserved	0	Reserved
26-24	ADVAADMUXRDOFFTIME	0 1h : 7h	ADV# assertion for first address phase when using the AAD-Mux protocol 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 7 GPMC_FCLK cycles
23-21	Reserved	0	Reserved
20-16	ADVWROFFTIME	0 1h : 1Fh	ADV# de-assertion time from start cycle time for write accesses 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 31 GPMC_FCLK cycles
15-13	Reserved	0	Reserved
12-8	ADVRDOFFTIME	0 1h : 1Fh	ADV# de-assertion time from start cycle time for read accesses 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 31 GPMC_FCLK cycles
7	ADVEXTRADELAY	0 1	ADV# Add Extra Half GPMC.FCLK cycle 0 $\overline{ADV}$ Timing control signal is not delayed 1 $\overline{ADV}$ Timing control signal is delayed of half GPMC_FCLK clock cycle


**Table 11-67. GPMC\_CONFIG3\_i Field Descriptions (continued)**

Bit	Field	Value	Description
6-4	ADVAADMUXONTIME		ADV# assertion for first address phase when using the AAD-Multiplexed protocol
		0	0 GPMC_FCLK cycle
		1h	1 GPMC_FCLK cycle
		⋮	⋮
		7h	7 GPMC_FCLK cycles
3-0	ADVONTIME		ADV# assertion time from start cycle time
		0	0 GPMC_FCLK cycle
		1h	1 GPMC_FCLK cycle
		⋮	⋮
		Fh	15 GPMC_FCLK cycles

### 11.5.14 GPMC\_CONFIG4\_i

WE# and OE# signals timing parameter configuration.

**Figure 11-64. GPMC\_CONFIG4\_i**



LEGEND: R = Read only; W1C = Write 1 to clear bit; -n = value after reset

**Table 11-68. GPMC\_CONFIG4\_i Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28-24	WEOFFTIME	0 1h : 1Fh	WE# de-assertion time from start cycle time 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 31 GPMC_FCLK cycles
23	WEEXTRADELAY	0 1	WE# Add Extra Half GPMC.FCLK cycle $\overline{WE}$ Timing control signal is not delayed $\overline{WE}$ Timing control signal is delayed of half GPMC_FCLK clock cycle
22-20	Reserved	0	Reserved
19-16	WEONTIME	0 1h : Fh	WE# assertion time from start cycle time 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 15 GPMC_FCLK cycles
15-13	OEAADMUXOFFTIME	0 1h : 7h	OE# de-assertion time for the first address phase in an AAD-Multiplexed access 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 7 GPMC_FCLK cycles
12-8	OEOFFTIME	0 1h : 1Fh	OE# de-assertion time from start cycle time 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 31 GPMC_FCLK cycles
7	OEEXTRADELAY	0 1	OE# Add Extra Half GPMC.FCLK cycle $\overline{OE}$ Timing control signal is not delayed $\overline{OE}$ Timing control signal is delayed of half GPMC_FCLK clock cycle


**Table 11-68. GPMC\_CONFIG4\_i Field Descriptions (continued)**

Bit	Field	Value	Description
6-4	OEADMUXONTIME		OE# assertion time for the first address phase in an AAD-Multiplexed access
		0	0 GPMC_FCLK cycle
		1h	1 GPMC_FCLK cycle
		⋮	⋮
		7h	7 GPMC_FCLK cycles
3-0	OEONTIME		OE# assertion time from start cycle time
		0	0 GPMC_FCLK cycle
		1h	1 GPMC_FCLK cycle
		⋮	⋮
		Fh	15 GPMC_FCLK cycles

### 11.5.15 GPMC\_CONFIG5\_i

RdAccessTime and CycleTime timing parameters configuration.

**Figure 11-65. GPMC\_CONFIG5\_i**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-69. GPMC\_CONFIG5\_i Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27-24	PAGEBURSTACCESSTIME	0 1h ⋮ Fh	Delay between successive words in a multiple access 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 15 GPMC_FCLK cycles
23-21	Reserved	0	Reserved
20-16	RDACCESSTIME	0 1h ⋮ 1Fh	Delay between start cycle time and first data valid 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 31 GPMC_FCLK cycles
15-13	Reserved	0	Reserved
12-8	WRCYCLETIME	0 1h ⋮ 1Fh	Total write cycle time 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 31 GPMC_FCLK cycles
7-5	Reserved	0	Reserved
4-0	RDCYCLETIME	0 1h ⋮ 1Fh	Total read cycle time 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 31 GPMC_FCLK cycles

### 11.5.16 GPMC\_CONFIG6\_i

WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle, and BusTurnAround parameters configuration

**Figure 11-66. GPMC\_CONFIG6\_i**

31	29	28	24	23	20	19	16
Reserved		WRACCESSTIME		Reserved		WRDATAONADMUXBUS	
R-0		R/W-0		R-0		R/W-0	
15				12	11		
Reserved				CYCLE2CYCLEDELAY			
R-0				R/W-0			
7	6	5	4	3	0		
CYCLE2CYCLE SAMECSEN		CYCLE2CYCLE DIFFCSEN		Reserved		BUSTURNAROUND	
R/W-0		R/W-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-70. GPMC\_CONFIG6\_i Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28-24	WRACCESSTIME	0 1h ⋮ 1Fh	Delay from StartAccessTime to the GPMC.FCLK rising edge corresponding the the GPMC.CLK rising edge used by the attached memory for the first data capture 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 31 GPMC_FCLK cycles
23-20	Reserved	0	Reserved
19-16	WRDATAONADMUXBUS	0-Fh	Specifies on which GPMC.FCLK rising edge the first data of the synchronous burst write is driven in the add/data multiplexed bus
15-12	Reserved	0	Reserved
11-8	CYCLE2CYCLEDELAY	0 1h ⋮ Fh	Chip select high pulse delay between two successive accesses 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 15 GPMC_FCLK cycles
7	CYCLE2CYCLESAMECSEN	0 1	Add Cycle2CycleDelay between two successive accesses to the same chip-select (any access type) 0 No delay between the two accesses 1 Add CYCLE2CYCLEDELAY
6	CYCLE2CYCLEDIFFCSEN	0 1	Add Cycle2CycleDelay between two successive accesses to a different chip-select (any access type) 0 No delay between the two accesses 1 Add CYCLE2CYCLEDELAY
5-4	Reserved	0	Reserved
3-0	BUSTURNAROUND	0 1h ⋮ Fh	Bus turn around latency between two successive accesses to the same chip-select (read to write) or to a different chip-select (read to read and read to write) 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle ⋮ 15 GPMC_FCLK cycles

### 11.5.17 GPMC\_CONFIG7\_i

Chip-select address mapping configuration.

**Figure 11-67. GPMC\_CONFIG7\_i**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-71. GPMC\_CONFIG7\_i Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved
11-8	MASKADDRESS	0 8h Ch Eh Fh	Chip-select mask address. Values not listed must be avoided as they create holes in the chip-select address space. Chip-select size of 256 Mbytes Chip-select size of 128 Mbytes Chip-select size of 64 Mbytes Chip-select size of 32 Mbytes Chip-select size of 16 Mbytes
7	Reserved	0	Reserved
6	CSVALID	0 1	Chip-select enable (reset value is 1 for $\overline{CS}[0]$ and 0 for $\overline{CS}[1-5]$ ). $\overline{CS}$ disabled $\overline{CS}$ enabled
5-0	BASEADDRESS	0-3Fh	Chip-select base address. CSi base address where i = 0 to 3 (16 Mbytes minimum granularity). Bits [5-0] corresponds to A29, A28, A27, A26, A25, and A24.



### 11.5.18 GPMC\_NAND\_COMMAND\_i

This register is not a true register, just an address location.

**Figure 11-68. GPMC\_NAND\_COMMAND\_i**



LEGEND: W = Write only; -n = value after reset


**Table 11-72. GPMC\_NAND\_COMMAND\_i Field Descriptions**

Bit	Field	Value	Description
31-0	GPMC_NAND_COMMAND_i	0-FFFF FFFFh	Writing data at the GPMC_NAND_COMMAND_i location places the data as the NAND command value on the bus, using a regular asynchronous write access.

### 11.5.19 GPMC\_NAND\_ADDRESS\_i

This register is not a true register, just an address location.

**Figure 11-69. GPMC\_NAND\_ADDRESS\_i**



LEGEND: W = Write only; -n = value after reset


**Table 11-73. GPMC\_NAND\_ADDRESS\_i Field Descriptions**

Bit	Field	Value	Description
31-0	GPMC_NAND_ADDRESS_i	0-FFFF FFFFh	Writing data at the GPMC_NAND_ADDRESS_i location places the data as the NAND partial address value on the bus, using a regular asynchronous write access.

### 11.5.20 GPMC\_NAND\_DATA\_i

This register is not a true register, just an address location.

**Figure 11-70. GPMC\_NAND\_DATA\_i**



LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 11-74. GPMC\_NAND\_DATA\_i Field Descriptions**

Bit	Field	Value	Description
31-0	GPMC_NAND_DATA_i	0-FFFF FFFFh	Reading data from the GPMC_NAND_DATA_i location or from any location in the associated chip-select memory region activates an asynchronous read access.

### 11.5.21 GPMC\_PREFETCH\_CONFIG1

**Figure 11-71. GPMC\_PREFETCH\_CONFIG1**

31	30	28	27	26	24		
Reserved	CYCLEOPTIMIZATION		ENABLEOPTIMIZED ACCESS	ENGINECSSELECTOR			
R-0	R/W-0		R/W-0	R/W-0			
23	22	20	19	16			
PFPWENROUNDROBIN		Reserved	PFPWWEIGHTEDPRIO				
R/W-0		R-0	R/W-0				
15	14	8					
Reserved	FIFOTHRESHOLD						
R-0	R/W-0						
7	6	5	4	3	2	1	0
ENABLEENGINE	Reserved	WAITPINSELECTOR		SYNCHROMODE	DMAMODE	Reserved	ACCESSMODE
R/W-0	R-0	R/W-0		R/W-0	R/W-0	R-0	R/W-0

LEGEND: R = Read only; -n = value after reset


**Table 11-75. GPMC\_PREFETCH\_CONFIG1 Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-28	CYCLEOPTIMIZATION	0 1h : 7h	Define the number of GPMC.FCLK cycles to be subtracted from RdCycleTime, WrCycleTime, RdAccessTime, CSRdOffTime, CSWrOffTime, ADVRdOffTime, ADVWrOffTime, OEOffTime, WEOffTime 0 GPMC_FCLK cycle 1 GPMC_FCLK cycle : 7 GPMC_FCLK cycles
27	ENABLEOPTIMIZEDACCESS	0 1	Enables access cycle optimization 0 Access cycle optimization is disabled 1 Access cycle optimization is enabled
26-24	ENGINECSSELECTOR	0 1h 2h 3h 4h 5h 6h 7h	Selects the $\overline{CS}$ where Prefetch Postwrite engine is active $\overline{CS0}$ $\overline{CS1}$ $\overline{CS2}$ $\overline{CS3}$ $\overline{CS4}$ $\overline{CS5}$ $\overline{CS6}$ $\overline{CS7}$
23	PFPWENROUNDROBIN	0 1	Enables the PFPW RoundRobin arbitration 0 Prefetch Postwrite engine round robin arbitration is disabled 1 Prefetch Postwrite engine round robin arbitration is enabled
22-20	Reserved	0	Reserved
19-16	PFPWWEIGHTEDPRIO	0 1h : Fh	When an arbitration occurs between a direct memory access and a PFPW engine access, the direct memory access is always serviced. If the PFPWEnRoundRobin is enabled, 0 The next access is granted to the PFPW engine 1h The two next accesses are granted to the PFPW engine : Fh The 16 next accesses are granted to the PFPW engine
15	Reserved	0	Reserved

**Table 11-75. GPMC\_PREFETCH\_CONFIG1 Field Descriptions (continued)**

Bit	Field	Value	Description
14-8	FIFOTHRESHOLD	0 1h ⋮ 40h	Selects the maximum number of bytes read from the FIFO or written to the FIFO by the host on a DMA or interrupt request 0 byte 1 byte ⋮ 64 bytes
7	ENABLEENGINE	0 1	Enables the Prefetch Postwrite engine Prefetch Postwrite engine is disabled Prefetch Postwrite engine is enabled
6	Reserved	0	Reserved
5-4	WAITPINSELECTOR	0 1h 2h 3h	Select which WAIT pin edge detector should start the engine in synchronized mode Selects Wait0EdgeDetection Selects Wait1EdgeDetection Reserved Reserved
3	SYNCHROMODE	0 1	Selects when the engine starts the access to CS Engine starts the access to CS as soon as STARTENGINE is set Engine starts the access to CS as soon as STARTENGINE is set AND wait to non wait edge detection on the selected wait pin
2	DMAMODE	0 1	Selects interrupt synchronization or DMA request synchronization Interrupt synchronization is enabled. Only interrupt line will be activated on FIFO threshold crossing. DMA request synchronization is enabled. A DMA request protocol is used.
1	Reserved	0	Reserved
0	ACCESSMODE	0 1	Selects pre-fetch read or write posting accesses Prefetch read mode Write-posting mode

### 11.5.22 GPMC\_PREFETCH\_CONFIG2


**Figure 11-72. GPMC\_PREFETCH\_CONFIG2**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-76. GPMC\_PREFETCH\_CONFIG2 Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved
13-0	TRANSFERCOUNT	0 1h ⋮ 2000h	Selects the number of bytes to be read or written by the engine to the selected CS 0 byte 1 byte ⋮ 8 Kbytes


### 11.5.23 GPMC\_PREFETCH\_CONTROL

**Figure 11-73. GPMC\_PREFETCH\_CONTROL**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-77. GPMC\_PREFETCH\_CONTROL Field Descriptions**


Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	STARTENGINE	R0 W0 R1 W1	Resets the FIFO pointer and starts the engine Engine is stopped Stops the engine Engine is running Resets the FIFO pointer to 0 in prefetch mode and 40h in postwrite mode and starts the engine

**11.5.24 GPMC\_PREFETCH\_STATUS**
**Figure 11-74. GPMC\_PREFETCH\_STATUS**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-78. GPMC\_PREFETCH\_STATUS Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30-24	FIFOPOINTER	0 ⋮ 40h	0 byte available to be read or 0 free empty place to be written ⋮ 64 bytes available to be read or 64 empty places to be written
23-17	Reserved	0	Reserved
16	FIFOTHRESHOLDSTATUS	0 1	Set when FIFOPointer exceeds FIFOThreshold value 0 FIFOPointer smaller or equal to FIFOThreshold. Writing to this bit has no effect 1 FIFOPointer greater than FIFOThreshold. Writing to this bit has no effect
15-14	Reserved	0	Reserved
13-0	COUNTVALUE	0 1h ⋮ 2000h	Number of remaining bytes to be read or to be written by the engine according to the TransferCount value 0 0 byte remaining to be read or to be written 1h 1 byte remaining to be read or to be writte ⋮ 8 Kbytes remaining to be read or to be written

**11.5.25 GPMC\_ECC\_CONFIG**
**Figure 11-75. GPMC\_ECC\_CONFIG**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-79. GPMC\_ECC\_CONFIG Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	ECCALGORITHM	0 1	ECC algorithm used Hamming code BCH code
15-14	Reserved	0	Reserved
13-12	ECCBCHTSEL	0 1h 2h 3h	Error correction capability used for BCH Up to 4 bits error correction (t = 4) Up to 8 bits error correction (t = 8) Up to 16 bits error correction (t = 16) Reserved
11-8	ECCWRAPMODE	0-Fh	Spare area organization definition for the BCH algorithm. See the BCH syndrome/parity calculator module functional specification for more details
7	ECC16B	0 1	Selects an ECC calculated on 16 columns ECC calculated on 8 columns ECC calculated on 16 columns
6-4	ECCTOPSECTOR	0 1h 3h : 7h	Number of sectors to process with the BCH algorithm 1 sector (512bytes page) 2 sectors 4 sectors (2kB page) : 8 sectors (4kB page)
3-1	ECCCS	0 1h 2h 3h 4h 5h 6h-7h	Selects the Chip-select where ECC is computed Chip-select 0 Chip-select 1 Chip-select 2 Chip-select 3 Chip-select 4 Chip-select 5 Reserved
0	ECCENABLE	0 1	Enables the ECC feature ECC disabled ECC enabled

## 11.5.26 GPMC\_ECC\_CONTROL


**Figure 11-76. GPMC\_ECC\_CONTROL**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-80. GPMC\_ECC\_CONTROL Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	ECCCLEAR	R0 W0 W1	Clear all ECC result registers All reads return 0 Ignored Clears all ECC result registers
7-4	Reserved	0	Reserved
3-0	ECCPOINTER	0-Fh  0 1h 2h 3h 4h 5h 6h 7h 8h 9h	Selects ECC result register (Reads to this field give the dynamic position of the ECC pointer - Writes to this field select the ECC result register where the first ECC computation will be stored). Writing values not listed disables the ECC engine (ECCEnable bit of GPMC_ECC_CONFIG cleared to 0).  Writing 0 disables the ECC engine (ECCENABLE bit of GPMC_ECC_CONFIG cleared to 0) ECC result register 1 selected ECC result register 2 selected ECC result register 3 selected ECC result register 4 selected ECC result register 5 selected ECC result register 6 selected ECC result register 7 selected ECC result register 8 selected ECC result register 9 selected

**11.5.27 GPMC\_ECC\_SIZE\_CONFIG**
**Figure 11-77. GPMC\_ECC\_SIZE\_CONFIG**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-81. GPMC\_ECC\_SIZE\_CONFIG Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved
29-22	ECCSIZE1	0 1h 2h 3h : FFh	Defines ECC size 1 2 Bytes 4 Bytes 6 Bytes 8 Bytes : 512 Bytes
21-20	Reserved	0	Reserved
19-12	ECCSIZE0	0 1h 2h 3h : FFh	Defines ECC size 0 2 Bytes 4 Bytes 6 Bytes 8 Bytes : 512 Bytes
11-9	Reserved	0	Reserved
8	ECC9RESULTSIZ	0 1	Selects ECC size for ECC 9 result register ECCSIZE0 selected ECCSIZE1 selected
7	ECC8RESULTSIZ	0 1	Selects ECC size for ECC 8 result register ECCSIZE0 selected ECCSIZE1 selected
6	ECC7RESULTSIZ	0 1	Selects ECC size for ECC 7 result register ECCSIZE0 selected ECCSIZE1 selected
5	ECC6RESULTSIZ	0 1	Selects ECC size for ECC 6 result register ECCSIZE0 selected ECCSIZE1 selected
4	ECC5RESULTSIZ	0 1	Selects ECC size for ECC 5 result register ECCSIZE0 selected ECCSIZE1 selected



**Table 11-81. GPMC\_ECC\_SIZE\_CONFIG Field Descriptions (continued)**

Bit	Field	Value	Description
3	ECC4RESULTSIZ	0	Selects ECC size for ECC 4 result register ECCSIZE0 selected
		1	ECCSIZE1 selected
2	ECC3RESULTSIZ	0	Selects ECC size for ECC 3 result register ECCSIZE0 selected
		1	ECCSIZE1 selected
1	ECC2RESULTSIZ	0	Selects ECC size for ECC 2 result register ECCSIZE0 selected
		1	ECCSIZE1 selected
0	ECC1RESULTSIZ	0	Selects ECC size for ECC 1 result register ECCSIZE0 selected
		1	ECCSIZE1 selected

**11.5.28 GPMC\_ECCj\_RESULT**
**Figure 11-78. GPMC\_ECCj\_RESULT**

31	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	P2048O	P1024O	P512O	P256O	P128O	P64O	P32O	P16O	P8O	P4O	P2O	P1O	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	P2048E	P1024E	P512E	P256E	P128E	P64E	P32E	P16E	P8E	P4E	P2E	P1E	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-82. GPMC\_ECCj\_RESULT Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27	P2048O	0-1	Odd Row Parity bit 2048, only used for ECC computed on 512 Bytes
26	P1024O	0-1	Odd Row Parity bit 1024
25	P512O	0-1	Odd Row Parity bit 512
24	P256O	0-1	Odd Row Parity bit 256
23	P128O	0-1	Odd Row Parity bit 128
22	P64O	0-1	Odd Row Parity bit 64
21	P32O	0-1	Odd Row Parity bit 32
20	P16O	0-1	Odd Row Parity bit 16
19	P8O	0-1	Odd Row Parity bit 8
18	P4O	0-1	Odd Column Parity bit 4
17	P2O	0-1	Odd Column Parity bit 2
16	P1O	0-1	Odd Column Parity bit 1
15-12	Reserved	0	Reserved
11	P2048E	0-1	Even Row Parity bit 2048, only used for ECC computed on 512 Bytes
10	P1024E	0-1	Even Row Parity bit 1024
9	P512E	0-1	Even Row Parity bit 512
8	P256E	0-1	Even Row Parity bit 256
7	P128E	0-1	Even Row Parity bit 128
6	P64E	0-1	Even Row Parity bit 64
5	P32E	0-1	Even Row Parity bit 32
4	P16E	0-1	Even Row Parity bit 16
3	P8E	0-1	Even Row Parity bit 8
2	P4E	0-1	Even Column Parity bit 4
1	P2E	0-1	Even Column Parity bit 2
0	P1E	0-1	Even Column Parity bit 1

### 11.5.29 GPMC\_BCH\_RESULT0\_i

**Figure 11-79. GPMC\_BCH\_RESULT0\_i**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-83. GPMC\_BCH\_RESULT0\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT0_i	0-FFFF FFFFh	BCH ECC result, bits 0 to 31

### 11.5.30 GPMC\_BCH\_RESULT1\_i

**Figure 11-80. GPMC\_BCH\_RESULT1\_i**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-84. GPMC\_BCH\_RESULT1\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT1_i	0-FFFF FFFFh	BCH ECC result, bits 32 to 63

### 11.5.31 GPMC\_BCH\_RESULT2\_i

**Figure 11-81. GPMC\_BCH\_RESULT2\_i**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-85. GPMC\_BCH\_RESULT2\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT2_i	0-FFFF FFFFh	BCH ECC result, bits 64 to 95

### 11.5.32 GPMC\_BCH\_RESULT3\_i


**Figure 11-82. GPMC\_BCH\_RESULT3\_i**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-86. GPMC\_BCH\_RESULT3\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT3_i	0-FFFF FFFFh	BCH ECC result, bits 96 to 127

### 11.5.33 GPMC\_BCH\_RESULT4\_i

**Figure 11-83. GPMC\_BCH\_RESULT4\_i**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-87. GPMC\_BCH\_RESULT4\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT4_i	0-FFFF FFFFh	BCH ECC result, bits 128 to 159

### 11.5.34 GPMC\_BCH\_RESULT5\_i

**Figure 11-84. GPMC\_BCH\_RESULT5\_i**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-88. GPMC\_BCH\_RESULT5\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT5_i	0-FFFF FFFFh	BCH ECC result, bits 160 to 191

### 11.5.35 GPMC\_BCH\_RESULT6\_i

**Figure 11-85. GPMC\_BCH\_RESULT6\_i**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 11-89. GPMC\_BCH\_RESULT6\_i Field Descriptions**

Bit	Field	Value	Description
31-0	BCH_RESULT6_i	0-FFFF FFFFh	BCH ECC result, bits 192 to 207

### 11.5.36 GPMC\_BCH\_SWDATA

This register is used to directly pass data to the BCH ECC calculator without accessing the actual NAND flash interface.

**Figure 11-86. GPMC\_BCH\_SWDATA**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 11-90. GPMC\_BCH\_SWDATA Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	BCH_DATA	0-FFFFh	Data to be included in the BCH calculation. Only bits 0 to 7 are taken into account, if the calculator is configured to use 8 bits data (GPMC_ECC_CONFIG[7] ECC16B = 0).

## **High Definition Video Processing Subsystem (Broad-market)**

---



---

This chapter discuss the high definition video processing subsystem.

Topic	Page
12.1 Introduction .....	1561
12.2 Chroma Up-Sampler (CHR_US) Module .....	1565
12.3 De-Interlacer Module (DEI) .....	1565
12.4 Compositor Module (COMP).....	1566
12.5 Graphics (GRPX) Module .....	1568
12.6 High-Definition Video Encoder (HD_VENC) Module.....	1569
12.7 Noise Filter (NF) Module .....	1571
12.8 Scalar (SC).....	1571
12.9 Standard-Definition Video Encoder (SD-VENC) Module .....	1573
12.10 Video Input Parser (VIP) Module .....	1573
12.11 Other Video Input Ports .....	1581
12.12 HD Video DAC Features .....	1582

## 12.1 Introduction

The high definition video processing subsystem (HDVPSS) includes video/graphics display and capture processing using the latest TI developed algorithms, flexible compositing and blending engine, and a full range of external video interfaces in order to deliver high quality video contents to the end devices.

### 12.1.1 Acronyms & Definitions

**Table 12-1. HDVPSS: Acronyms**

Acronym	Definition
HDVPSS	High Definition Video Processing Subsystem
DEI	De-Interlacer
DVO	Digital Video Output
GRPX	Graphics Pipeline
HDMI	High Definition Multimedia Interface
NF	Noise Filter
NTSC	National Television System Committee
PAL	Phase Alternating Line
SC	Scaler
SD	Standard Definition
SDK	Software Development Kit
COMP	Compositor
VENC	Video Encoder
VIP	Video Input Port
VPDMA	Video Port Direct Memory Access
DAC	Digital-to-Analog Converter
VGA	Video Graphics Array


**Table 12-2. HDVPSS Data Format**

Name	DataFormat	Arrangement	Tiler Support
422I	YUV422L_YUYV	Single Buffer: Y U Y V Y U Y V	No
420T	YUV420SP_UV	Y Buffer: Y Y Y Y buffer: U V U V	Y: 8-bit container UV: 16-bit container
422T	YUV422SP_UV	Y Buffer: Y Y Y Y UV Buffer: U V U V	Y: 8-bit container UV: 16-bit container
422T	YUV422L_YUYV	Single Buffer: Y U Y V Y U Y V	No

## 12.1.2 HD\_VPSS Block Diagram

The functional block diagram for the HD\_VPSS broad market is illustrated in Figure 12-1.

Figure 12-1. Functional Block Diagram



## 12.1.3 Features

### 12.1.3.1 Overall Features

- Two independent Video Capture input ports up to 165MHz, each VIP instance supports scaling, pixel format conversion, and up to 1 1080P60 or 8-channel multiplexed D1 data.
- One Video processing engine with de-interlacing, scaling, format conversion (aspect-ratio, and pixel format).
- The HDVPSS is able to accept three HDVICP2 Video Decoder output formats and adjust to several video formats. This includes (but not limited to) tiled and raster data formats, scan format conversion, aspect-ratio conversion, and frame-size conversion.
- Three independent graphics processing engines with scaling capability, alpha-blending, chroma keying.
- Four independent compositors (3HD + 1SD) supports composition of video and graphics overlays to provide various display combinations, each compositor support up to 5 display overlays(2 video + 3 graphics) , alpha-blending, chroma keying and display order reshuffling.
- Four VENCs (2 HD digital, one HD analog, and one SD analog) supports up to three HD (up to 1080P60) + 1 SD display simultaneously



- The HDVPSS handles both video and graphics efficiently to create high-quality user interfaces. This includes (but not limited to) de-interlacing, scaling, noise reduction, alpha blending, chroma keying, flicker filtering, and pixel format conversion.
- HDMI 1.3a compliant transmitter up to 162MHz.

### 12.1.3.2 Video Processing Features

- Two parallel video processing pipelines (primary and auxiliary) for concurrent video stream processing are supported.
- The Primary video pipeline is used for processing the video for the full size HD video output. The pipeline employs an algorithm that includes a motion-adaptive 3D de-interlacer and a non-edge adaptive scaler.
- The auxiliary video pipeline is used for processing the video for the full HD/SD video output. The pipeline employs an area-efficient algorithm that includes a non-edge adaptive scaler
- The noise filter (NF) performs a memory to memory spatial/temporal noise filter algorithm on a 422 raster input source and produces a 420 tiled output source.
- Supported video input formats are 4:2:0 (aligned-chroma, semi-planar, frame/field), and 4:2:2 (planar, semi-planar, frame/field). YUV420, the output formats of the HDVICP2 and video formats of captured external digital video data, is supported.
- Scan format conversion (i.e., interlaced to progressive and vice versa) is supported. Especially the interlaced to progressive conversion employs a high quality motion-adaptive 3D de-interlacer to properly render both static and dynamic objections in scenes.
- The output of the video processing is sent to either compositor or external memory. When the output is sent to external memory, context switching between multiple inputs is handled efficiently, i.e. multi-CH mode of operation.
- Both the main and auxiliary video pipelines include a write-back path to the external memory to support memory to memory scaling of video frames independently from the display output frame timing.
- Color keying (transparency) is supported.

### 12.1.3.3 Graphics Features

- Three independently generated graphics layers are supported.
- Each graphic layer supports full-screen resolution graphics.
- Each of the graphics pipelines includes an up/down scaler optimized for graphics application. The scaler supports scaling ratios from 0.25x to 4x with 0.01 scaling step size.
- Supported graphics formats are:
  - 32-bit: ARGB8888, RGBA8888,
  - 24-bit: RGB888, ARGB6666, RGBA6666
  - 16-bit: ARGB1555, RGB565, ARGB4444, RGBA5551, RGB4444
  - Bitmap: 1, 2, 4, 8-bit CLUT table
- Global and pixel-level alpha blending value is supported (256 levels). For pixel-level blending, the alpha value can come from either source or CLUT table.
- Color keying (transparency) is supported.
- Stenciling (pixel masking with a separate 1-bit mask plane) is supported independently for each graphics layer.

### 12.1.3.4 HD/SD Compositor Features

- Four independently controlled compositors (HDMI/DVO1, DVO2, HDCOMP, SD) are supported to drive the corresponding display encoder outputs.
- The HD compositor supports composition of video and graphics layers to provide full-size video display, graphics overlay, and video-in-graphics HD video outputs.
- The SD compositor supports video display, graphics overlay, and video-in-graphics for SD video outputs.

- Each input layer is given a display order priority that determines the display and blending orders.
- Each output supports independent layer visibility control.
- The compositor supports 256-level alpha blending of two overlapping layers.

#### 12.1.3.5 HD/SD Video Signal Encoding Features (Video Displays)

- A single HDMI 1.3a compliant interface.
- Two DVO (VOUT) interfaces that support up to 1080p@60 8/16/24 YCbCr/RGB formats are included.
- Each VOUT port supports both embedded and separated sync outputs.
- HD Component: meets all requirements defined in CEA 770.3-D.
- SD Composite/S-video(NTSC/PAL): meets all requirements defined in ITU-R BT 470.6 (TBD: SECAM support).
- Supported VESA resolutions up to 165MHz. Note that the maximum supported line width is 1920 pixels. Furthermore, width and height values must always be an even number.
- Support Simultaneous HD and SD output. Two video clocks support two independent HD displays, the clock of HDCOMP display must be tied to either HDMI/DVO1 or DVO2 clock.

#### 12.1.3.6 Video Capture Features

- The HDVPSS supports two independently configurable external video input capture ports with up to 165MHz.
- Each video input capture port can be operated as one 24-bit mode to support RGB capture or 16-bit input channel (with separate Y and Cb/Cr inputs) or two clock independent 8-bit input channels (with interleaved Y/C data input).
- Support both embedded sync and discrete sync
- The video capture port channel supports de-multiplexing of both pixel-to-pixel and line-to-line multiplexed streams.
- Up to 1920x1200@60 Hz (165 MHz) input data rate supports 16-bit mode input port.
- Each video capture port supports one scaler capable of both up and down scaling of one non-multiplexed input stream (one of two 8-bit channel inputs or 16-bit channel input data). Note that if the source is from external video decoder/camera, only down scaling is supported.
- Each video capture port supports one programmable color space conversion to convert between 24-bit RGB data and YCbCr data.
- The VIP supports data storage in RGB, 422, and 420 formats.
- Each video capture port channel supports chroma down-sampling (422 to 420) for any non-multiplexed input data. The chroma down-sampling for multiplexed streams is done as memory to memory operations outside of HDVPSS on an individual frame data.

#### 12.1.3.7 Other Features

- The HDVPSS supports 2 secondary video input sources in 420 or 422 tiled format used for memory-memory operations and SD output display.
- The HDVPSS supports 2 bypass video input sources in YUV422(YUYV interleaved format), non-tiled format for display.
- The HDVPSS supports video data display for following; there is no processing performed, i.e. no scaler, de-interlacing, format conversion.
  1. Secondary 1 video input source in the SD display only.
  2. 2 bypass video input sources in YUV422 YUYV interleaved format for display.
- The HDVPSS supports video data write back paths (memory to memory) for following:
  1. Scaled video from secondary 0 video input sources - saved as YUV422 YUYV interleaved format video.
  2. Scaled video from Aux video channel saved as YUV422 YUYV interleaved format video
  3. Independent scaled video from primary DEI output - saved as a 420 video using the scaler and

- chroma\_downsampler resources in VIN0 port
4. Scaled video from Primary DEI video channel saved as YUV422 YUYV interleaved format video
  5. Independent scaled video from Aux output saved as a 420 video using the scaler and chroma\_downsampler resources in the VIN1 port.

## 12.2 Chroma Up-Sampler (CHR\_US) Module

The chroma up-sampler (CHR\_US) module is used to convert from YCbCr 4:2:0 data format input to YCbCr 4:2:2 format output.

### 12.2.1 CHR\_US Functional Description

The up-sampling is performed by an interpolation filter which uses Catmull-Rom algorithm.

### 12.2.2 CUR\_US Features

The CHR\_US features include:

- **Input**
  - YUV420 Semi-planar Tiled Memory
  - YUV422 Semi-planar Tiled Memory
  - YUV420 Semi-planar Non-Tiled Memory
  - YUV422 Semi-planar Non-Tiled Memory
  - YUV422 YUYV Interleaved Non-Tiled Memory
- **Output**
  - YUV422 YUYV Interleave non-Tiled Memory
- Supports both interlaced and progressive inputs
- Support bypass mode for 4:2:2 input

## 12.3 De-Interlacer Module (DEI)

The DE-Interlacer (DEI) module is basically used to generate progressive data output from interlaced input format (de-interlacing).

The DEI is primarily used to convert interlaced video source material to progressive form, which is based on the motion-adaptive de-interlacing. It performs both temporal and spatial interpolation via edge directed interpolation. It also incorporates four fields of motion detection to produce high quality output. The DEI can perform de-interlacing on up to 1080i video input source, producing 1080p video output.

### 12.3.1 DEI Features

The DEI features include:

- **Input**
  - YUV420 semi-planar tiled memory
  - YUV422 semi-planar tiled memory
  - YUV420 semi-planar non-Tiled memory
  - YUV422 semi-planar non-Tiled memory
  - YUV422 YUYV interleaved Non-Tiled memory
- **Output**
  - Output is always tied to the scalar input
- Motion-adaptive de-interlacing
- Edge-directed Interpolation (EDI)
- Bad edit detection (BED)
- Interlace bypass

- For Interlaced Input, the module can pass the inputs data directly to the outputs in a bypass configuration. No internal processing is performed.

## 12.3.2 DEI Functional Description

### 12.3.2.1 Modes of Operation

The DEI can be operated in two modes: bypass mode, and de-interlacer mode.

- **Bypass Mode:** In the bypass mode, input luma and chroma are buffered and sent to the stage after DEI without processing.
- **De-Interlace Mode:** In the interlace mode, DEI takes in alternative field YUV data and sent out a sequential frame YUV data by interpolation techniques mentioned below. DEI supports four interpolation modes when converting interlaced pictures to progressive pictures.

### 12.3.2.2 Modes of Interpolation

The DEI offers four modes of interpolation and they are explain below.

- **Interpolation Mode 0.** In mode 0, the interpolated field is created by simple line averaging from the original YUV data. That is, the interpolated line is created by averaging its top and bottom line. Setting of MDT mode has no effect on output pictures.
- **Interpolation Mode 1.** In mode 1, the interpolated field is created by averaging pixels from fields before and after the current field. In other words, if the current field is a top field, the interpolated bottom field picture is created by averaging pixels from bottom field pictures before and after the current field. MDT setting has no effect on the result.
- **Interpolation Mode 2 (EDI).** Mode 2 is an edge assisted interlace mode with edges detected from the luma information of a 2x7 (HxW) frame window. It detects seven possible edges between 45 and 135 degrees. Edges with slopes greater than 135 degrees are treated as 135 degree lines, and edges with slopes less than 45 degrees are treated as 45 degree lines. Luma for missing lines were interpolated using original luma along the detected edge. Motion value (MV) from the MDT module is used to select coefficients from a look up table on how 2D interpolation from the current field and 3D interpolation from 2 fields adjacent to the current fields are blended. The way to perform blending for chroma is slightly different from for luma, because the MV is based on luma and thus extra care needs to be taken when blending is applied to chroma. At this mode, edge-directed interpolation is applied to Luma only. Vertical interpolation is performed for Chroma data.
- **Interpolation Mode 3 (EDI).** The edge detection method used in this mode is the same as the one at Interpolation mode 2. The only difference is that the edge-directed interpolation is performed on both Luma and Chroma. Chroma is interpolated similarly according to the edge vectors obtained based on luma information. The reason why chroma is interpolated slightly differently is because of the down-sampled chroma data.

### 12.3.2.3 Motion Detection (MDT)

Motion values from the MDT module are calculated only based on luma information. The motion value is used to determine how 2D and 3D interpolated results should be blended. The motion detection module in DEI supports 4-field mode.

## 12.4 Compositor Module (COMP)

The compositor (COMP) module is used to blend the input video and graphics sources into a single stream to drive video encoders.

### 12.4.1 COMP Features

The COMP features include:

- Three independently controlled compositors
- Support four displays: 3 HD and 1 SD
- Support up to 5 input layers for each display: two video layers and three graphics layers

- Support 256-level cascade alpha blending for up to 2 video input layers first and up to three graphic input layers later
- Support programmable display priority for input layers
- Support programmable background color

### 12.4.2 COMP Functional Description

The COMP module has four independently controlled blenders (compositors), each of which can take up to five input layers (two videos and three graphics) to generate one composite output layer. Each blender is associated with one of the three VENCs to drive the display data. The accessibility of each blender to the input layer is shown in [Table 12-3](#).

**Table 12-3. Input Layers and Associated Blenders**

Input Layers\Compositor	HDMI	DVO2	HD-COMP	SD
HD Primary Video	Y	N	Y	N
HD-Constrained Video	N	Y	N	N
SD Video	N	N	N	Y
HD Aux Video	Y	Y	Y	N
GRPX-0	Y	Y	Y	Y
GRPX-1	Y	Y	Y	Y
GRPX-2	Y	Y	Y	Y

Each of the above input layers can be associated to one or more VENCs in HD-VPSS. All the input layers associated with a VENC should have the same size and type (progressive or interlaced) of the display. This implies that if an input layer is shared with multiple VENCs, all those VENCs should have the same size, type and frame rate. For example, if the 1080p HDMI output is desired to have Primary video input and aux video input with 1 graphics overlay, then the primary and aux video input must be 1080p, and one of the graphics must be 1080p. If another blender is set up to 480i, it cannot use either the primary or aux video inputs, and must use a different graphics input.

Input layers associated to a VENC are grouped together, reordered according to the user programmable display priority order list, and blended using embedded alpha values between overlapped layers.

#### 12.4.2.1 Input Sources

Each blender in COMP module receives up to five input sources to blend and send the composited output to the corresponding VENC as described above. All the inputs that are connected to a single blender should:

- Have the same size of its corresponding VENC display size. This is done by forming a WINDOW (shown below) in the upstream modules. Please note that it does NOT imply any restriction on the actual input video sizes in external memory to be the same. For example, video-0 can be 1920x1080 and video-1 can be 720x480 in the memory.
- Carry their priority level to re-order themselves as layers on the final display stream (only for graphic inputs).
- Carry alpha values used to blend with each other using the above priority levels.

If the size of any input is not the same as the display size, background color is inserted in the remaining portion as shown below.

#### 12.4.2.2 Blender

Compositor blends two video input sources together to generate single video output first, and then re-shuffle video and graphics inputs to allow flexible display order based on programmable display priority, finally blends all of them together to generate single display output to VENC.

When two input sources, say input1 and input2, are blended, the resulting source is calculated as follows:

Blended Output =  $(a) \cdot \text{input1} + (1-a) \cdot \text{input2}$  if input1 is top layer and input2 is bottom layer =  $(1-b) \cdot \text{input1} + (b) \cdot \text{input2}$  if input2 is top layer and input1 is bottom layer

Where a and b are alpha values of input1 and input2 windows respectively. The layer order (top or bottom) is decided by priority levels of the two inputs.

### 12.4.2.3 Background Color

There is a programmable background color in COMP module. Background color is configured in RGB format with 10-bit in each R, G, and B. Any pixel with an alpha value of 0 will be replaced by this color. If the video bottom layer is disabled, the video top layer will be blended with background color. If both video layers are disabled, the background color is used as output of video alpha blending. For the SD channel, only one video stream comes in and it will be blended with the background color.

## 12.5 Graphics (GRPX) Module

The graphics module (GRPX) is graphics processor that composes RGB or bit map data to create a display plane input for the video compositor (COMP) module.

### 12.5.1 GRPX Features

The GRPX features include:

- Non-tiled memory only
- **Input**
  - RGB565
  - RGB888
  - ARGB1555
  - ARGB4444
  - ARGB6666
  - ARGB8888
  - RGBA5551
  - RGBA4444
  - RGBA6666
  - RGBA8888
  - Bitmap data (8/4/2/1bit) with configurable CLUT
  - Non-tiled memory
  - Supports optional stenciling (1-bit mask) table
- **Output**
  - Output data format is ARGB32
- Width, height, placement (X&Y) parameters
- Display priority
- Scalar enable/disable
- Scaling ratio attributes
- Support for global, color and pixel level blending
- Configurable chroma keying options
- Bounding box enable

### 12.5.2 GRPX Functional Description

The GRPX module takes in RGB or bitmap data, applies attributes, and sends out the data output to the COMP module.



### 12.5.2.1 Disp\_Priority

An inter-graphics-pipeline display priority level may be used to switch the order from two GRPX pipelines. The GRPX simply passes these values along with each pixel data to the COMP module and the COMP uses it to reorder between two GRPX data. This should be used only when both GRPX output is tied to the same display output format and rate.

### 12.5.2.2 Scaler

The scaler used in GRPX module consists of 5-tap/8-phase horizontal and 4-tap/8-phase vertical polyphase filters.

### 12.5.2.3 Anti-Flicker Filter Implementation

When data is scaled up or down, the poly-phase vertical filter will inherently provide anti-flicker filtering. Even when a data is not needed to be scaled, the scaler can still be enabled to perform low-pass filtering along the vertical direction with scaling ratio=1.

### 12.5.2.4 Boundary Box Blending

The GRPX supports overwriting alpha values of pixels that make up a 1-pixel wide boundary box with a semi-transparent (alpha) value (default 0x80) so that the flickering around the edges can be minimized. A programmed boundary box alpha value is assigned to each boundary pixel.

### 12.5.2.5 Blending

The GRPX supports four blending modes (no-blending, global, CLUT, pixel). When no-blending is selected, the GRPX forces each ALPHA to 0xFF. In global-blending, a programmed alpha value is assigned to each pixel. For color or pixel blending, the alpha value with CLUT mapping or embedded Alpha value (argb format source) is used respectively. The blending level supported is from 0 (transparent) to 255 (totally opaque).

### 12.5.2.6 Transparency Handling

The GRPX supports a transparency mode to determine how alpha value for each pixel is set. When transparency is enabled, each pixel color is compared against the programmed transparency color (RGB888) to determine whether the pixel is to be transparent or not. If the colors match, the alpha value is forced to 0x00. Otherwise, the alpha value remains as programmed. During the comparison, Application can assign LSB bit masking to tell the modul which LSB bits is masked. GRPX supports three different LSB bit mask: masking LSB bit0; masking LSB bit[1:0] and masking LSB[2:0]. For example, if Masking LSB[2:0] is selected, then top 5 bits of R/G/B component data are compared to the corresponding 5 bits of programmed transparency R/G/B color. Because the alpha value is also scaled in the same way the color components (RGB) are scaled, all enabled blending/transparency related tasks are performed in the following order:

- Application of no-blending (force alpha=0xFF) or Global-blending (force alpha=programmed global blend level)
- Transparency check to force alpha=0 for transparent pixels
- Stenciling application to force masked pixels (stencil data=1) with alpha=0
- Scaling of alpha (if scaling enabled)
- Box blending (force alpha=programmed box\_blend\_level)

## 12.6 High-Definition Video Encoder (HD\_VENC) Module

There are three HD\_VENCs in the HDVPSS. The HD VENC module encodes the active video data from COMP module and sends it to up to 30-bit wide digital video output (DVO) port by generating timing signals to control the data flow.

### 12.6.1 HD\_VENC Features Supported

- Two independent DVO ports (DVO1 and DVO2)

- The DVO ports will support the output data rate up to 165MHz
- The DVO1(VOUT1) port supports 30-bit wide output with embedded sync or discrete sync
- The DVO2(VOUT0) port supports up to 24-bit wide output with embedded sync or discrete sync
- Display timing generator: generates the display timing signals VS, HS, FID, HBI, VBI, and ACT\_VID for OSD
- Analog output supports both embedded sync and discreted sync. Color Space Conversion

### 12.6.2 HD\_VENC Functional Description

HD VENC primarily has two blocks: OSD and encoder. OSD module is used to get the data from COMP module using the sync signals generated by encoder module. In the device, HD VENC supports digital (HDMI/DVO1, DVO2) or analog (HDCOMP) output but not both. The following table shows the possible display ports and corresponding VENC names.

**Table 12-4. Display Port and VENC Name**

Display Port Name	Type	VENC Name	Port Num for Pin
HDMI/DVO1	Digital	HDMI	VOUT1
DVO2	Digital	DVO2	VOUT0
HDCOMP	Analog	HDCOMP	N/A
SD	Analog	SD	N/A

#### 12.6.2.1 OSD Interface

The interface between OSD and video display encoder are consisting of a 30-bit data bus, a pixel clock and five sync signals. By default 30-bit RGB video data will be passed from OSD to encoders on every rising edge of the pixel clock during active video period.

**Table 12-5. OSD Interface Signals**

Signal Names	Descriptions
FID	Field ID Signal. This signal will toggle between "1" and "0" on every field in interlace mode. It will toggle between "1" and "0" on every frame in progressive mode.
VS	Vertical sync signal. This signal is a one-line long pulse. This pulse indicates the first line of each in interlace mode. In progressive, it indicates the first line of each frame.
VBI	Vertical blank interval signal. This signal goes to "1" during non-active video period; it stays at "0" during active video period.
HS	Horizontal sync signal. This is the horizontal sync signal.
HBI	This is a four-pixels-wide and active-high signal. It appears once every video line.
ACT_VID	This is active-video qualification signal. When this signal is high, encoder is expecting active video data output from OSD after one clock delay.

#### 12.6.2.2 Digital Video Output

The following table lists all formats that the DVO supports.

**Table 12-6. DVO Formats**

Formats	Bits
single-stream 656	YCbCr-10bits
dual-stream 656	Y/CbCr-20bits
triple-stream 656	Y/Cb/Cr/R/G/B - 30bits
YUV422 20bit with discrete sync	Y/CbCr - 20bits
30bit with discrete sync	Y/Cb/Cr/R/G/B - 30bits



DVO can output both embedded sync and discrete sync. In embedded sync, DVO supports single/dual/triple stream. In the discrete sync mode, the followings are the sync signal that DVO outputs:

- HS
- VS
- ACT\_VID
- FID

### 12.6.2.3 Color Space Conversion (CSC)

The CSC module is used to convert the input data from one color space to another by 3\*3 matrix.

### 12.6.2.4 DAC Interface

There are three 10-bit video DACs inside the device. The output of the DAC is capable of driving component video signal to an external video buffer. This external video buffer drives a 75W matched load. The active video digital combining with the sync signals is directly synthesized in the digital domain and sent to the DACs. The device implements the sync insertion only in Y and G channels for component video format. Moreover the separated sync signals(HSYNC/VSYNC) are also implemented to support VGA output.

## 12.7 Noise Filter (NF) Module

The video noise filter (NF) module is used to reduce noise in a video sequence in order to improve video image quality and compression efficiency.

### 12.7.1 NF Features

The video noise filter features include:

- **Input**
  - YUV422 YUYV interleaved Non-Tiled memory
- **Output:**
  - YUV420 Semi-Planar Tiled Memory YUV420 Semi-Planar Non-Tiled Memory
- Spatial video noise filtering
- Spatial video noise filtering bypass
- Temporal video noise filtering
- Temporal video noise filtering bypass
- Chroma down-sampling

### 12.7.2 NF Functional Description

The video noise filter is a combination of spatial and temporal IIR filters and chroma down-sampling. The spatial filter is performed with neighboring pixels in the current frame while the temporal filter is performed with a past filtered frame to suppress both spatial and temporal noises. The NF performs a memory to memory spatial/temporal noise filter algorithm on a 422 raster input source and produces a 420 tiled output source. Its primary use mode is part of the video input port processing. In this mode, external video source is captured by the Vvideo input port and sent to memory as 422 raster format. It is then brought back into the NF from memory, filtered and sent back to memory as 420 tiled format.

NF can be easily configured to perform spatial-temporal filtering, spatial-only filtering, temporal-only filtering, or at by-pass mode. When the filtering function is enabled, previous NF filtered output is required to use as additional input to perform the noise reduction. Previous noise filter output is not required if NF is in bypass mode, and NF performs YUV422 to YUV420 chroma down-sampling only.

## 12.8 Scalar (SC)

SC is used to scaling the incoming video stream to other resolutions.

### 12.8.1 SC Features

SC features include:

- **Input**
  - DEI output, Chroma\_up output of VIP output
- **Output**
  - YUV422 YUYV Interleaved
- Horizontal/vertical cropping
- Polyphase filter for horizontal
- Polyphase filter/running average filter for vertical
- Scaling up to maximum 1920 pixels in horizontal direction and 1080 pixels in the vertical direction

### 12.8.2 SC Functional Description

The scaler takes the data from the upstream module. The input image is resized to the desired output size, and the module sends the output image to the downstream module. It can scale full HD (1080p) and output full HD (1080p). The scaling is performed in following three steps:

1. Trimming
2. Vertical Scaling
3. Horizontal scaling

#### 12.8.2.1 Trimmer

The trimmer can be programmed to re-define a new source image within the input video frame sent from an upstream module before it is sent to the scaling sub-modules. This feature enables small area zoom out, source pan/scan, or removal of unwanted area in the video.

#### 12.8.2.2 Vertical Scaling

The vertical scalar has a poly-phase and a running average filter. While the poly-phase filter can be used for any up-scaling and preferably downscaling to 3/16 scale factor, the running average filter is used only for downscaling to a 1/2 or less size. Selection between these two scalars is based on the user setting of the "use\_rav" parameter, according to the user preference of the tradeoff between sharpness preserving and introduced artifacts.

##### 12.8.2.2.1 Polyphase Scaler

The vertical polyphase scalar is mainly implemented using a 32-phase, 5-tap polyphase filter.

##### 12.8.2.2.2 Running Average Filter

When a poly-phase filter is used, it usually has to have many taps in order to achieve acceptable quality for very small downscaling ratio, which requires the use of many line buffers. In HDVPSS, there is a weighted running average filter for downscaling when the scaling factor is small (for example, when the scaling ratio is less than 0.5). This highly optimized design requires only one line buffer for luma and one for chroma, which still achieves acceptable quality. The output of the running average filter is based on weighted average of pixels in the current and previous rows in vertical direction.

#### 12.8.2.3 Horizontal Scaling

The horizontal scalar is implemented using a 32-phase x 7-tap polyphase filter preceded by two sets of 1/2x decimators. The general configuration of the horizontal scalar is performed as follows:

1. For upscaling, the input video is interpolated using the polyphase scalar.
2. For downscaling, input video is decimated by 2 until modified scale factor falls between 1/2 and 1. Then, a polyphase filter is configured with coefficients selected based on the scale factor.

## 12.9 Standard-Definition Video Encoder (SD-VENC) Module

The standard definition video encoder (SD\_VENC) converts digital component YCbCr/RGB video signals to conform to the various TV standard analog video.

### 12.9.1 SD-VENC Features

The SD-VENC features include:

- Master clock Input - 27 MHz
- Support PAL/NTSC standard
- Composite (CVBS)
- S-Video (Y/C)
- Color space Conversion

### 12.9.2 SD-VENC Functional Description

SD-VENC operates in synchronization with horizontal/vertical sync signals generated in a built-in sync signal generator. For the analog video output, one of the following TV formats (525i or 625i) must be specified. The format setting specifies the format-dependent timing parameters such as sync rise/fall build-up time, active video rise/fall time, vertical sync and equalizing pulse position and so on.

#### 12.9.2.1 Color Space Converter

The 2x interpolated data comes into a color space converter (CSC) to be converted into the desired color format.

#### 12.9.2.2 Macrovision

The VENC supports analog copy protection Macrovision Rev7.1 to the SDTV CVBS output. Due to strict security control by Macrovision, any information such as the Macrovision register map, usages and so on, are not directly distributed to the customers. This information is supposed to be given by Macrovision upon a certain certification.

#### 12.9.2.3 DAC Output

The VENC has one channel 10-bit digital output for DAC input. The output of the DAC is internally connected to TV-Out Buffer that is capable of driving composite video signal to 75W load directly.

## 12.10 Video Input Parser (VIP) Module

The video input parser (VIP\_ module) is used to capture the video data into HD-VPSS module.

### 12.10.1 VIP Features

Features of the VIP include:

- **Input**
  - YUV422 8-bit embedded sync mode (exclude BT. 1120)
  - YUV422 8-bit discrete sync mode
  - YUV422 16-bit embedded sync mode
  - YUV422 16-bit discrete sync mode
  - YUV422 8-bit 2x/4x pixel multiplexed mode
  - YUV422 8-bit 4x line multiplexed mode
  - RGB 24-bit embedded sync mode
  - RGB 24-bit discrete sync mode
  - YUV444 24-bit embedded sync
  - YUV444 24-bit discrete sync mode

- **Output**
  - YUV422 YUYV interleaved format
  - YUV420 Semi-planar format
  - RGB 24-bit interleaved format
  - YUV422 semi-planer format
- Two 165MHz video capture instances of the VIP Subsystem .
- Both VIP instance are 16/24 bit channel
- For each VIP instance, two pixel clock input domains are supported (Port A and Port B)
- Pixel Clock Input Domain Port A supports one input data bus up to 24-bit.
- Pixel Clock Input Domain Port B supports one 8-bit input data bus.
- Each VIP instance can be in dual 8-bit capture channels
- Embedded sync data interface mode supports single or multiplexed sources
- Discrete sync data interface mode supports only single source input
- The two pixel clock input domains can be individually configured in any combination of embedded or discrete sync
- Multiplexed data can only appear in embedded sync mode
- Where possible, blanking pixels that may contain embedded vertical ancillary data will be stored in a dedicated buffer per each video source
- Color space conversion (CSC)
- Chroma down-sampling
- Scaling
- Multiplexed data cannot use CSC, chroma down-sampling and scaling

### **12.10.2 VIP Functional Description**


The video data is captured from the external video source by the VIP Parser sub-block in the VIP block. The VIP Parser then sends the captured data for further processing in the VIP block which can include color space conversion, scaling, chroma down-sampling and finally writes the video data to external DDR memory. Color space conversion, scaling and chroma down-sampling are all optional for the incoming stream.

The scaler and chroma down-sample module inside of the VIP can also be used for the memory-to-memory operation if they are not used in the capture mode.

#### **12.10.2.1 Analog Video**

A digital interface stream is based on analog video. The waveform for a line of NTSC analog video is shown in [Figure 12-2](#).

Figure 12-2. NTSC Analog Video Waveform for one Horizontal Line




T is a time constant. For NTSC,  $T=1/13.5 \text{ Mhz} = 74\text{ns}$ .

### 12.10.2.2 Digitized Video

Digitized video is based on scan lines in found in analog video. BT.601 uses various sync signals to specify when a new field and a new line starts. BT.656 and BT.1120 uses sync words embedded in the data stream to specify start of field and start of line. An image can be digitized into regions shown in Figure 12-3.

Figure 12-3. Digitized Video



With the capability to encode sync words inside the data stream, there is more flexibility for adding non-video related data, called Ancillary Data. Also, code words embedded in the digital stream can be used as a type of identifier for multiplexing several sources of video into one data stream. Such a multi-camera multiplex is useful in the digital security markets.

Figure 12-4. Code Word Embedded Video Format




Figure 12-4 shows End-of-Active-Video (EAV) and Start-of-Active-Video (SAV) code words added to a video transmission. The period between the EAV and SAV is equivalent to Horizontal Blanking. The period between the SAV to the next EAV is active video or vertical blanking. In the BT.656 or BT.1120 embedded code word scheme, three bits of the EAV/SAV code word are important: F (field), H (horizontal blanking), and V (vertical blanking).

Figure 12-5. Digitized Video with F, V, and H Flags in EAV/SAV




Figure 12-5 shows the values of F, V, and H flags at different locations in the picture. The Field flag represents the state of the Field ID for the picture. For progressive frames, F is always "0". The V flag specifies vertical blanking areas. The H flag specifies horizontal blanking portions of the picture.


### 12.10.2.3 Input Data Interface

This section describes how the data (luma and chroma data for YUV422 format capture & R,G and B data for RGB888 format capture) is muxed for the interface modes described below.

#### 12.10.2.3.1 8b Interface Mode

In 8b data interface mode, the input pixels are multiplexed according to [Figure 12-6](#). The chroma format is 4:2:2. Sites with Cb/Cr pixels are known as chroma sites. Those sites with Y pixels are known as Luma sites.


Figure 12-6. 8b Interface Discrete Sync Pixel Multiplexing



#### 12.10.2.3.2 16b Interface Mode

In 16b interface mode, Luma is on 8 bits of the data bus and Cb/Cr chroma pixels alternate on the other 8 bits of the data bus as shown in [Figure 12-7](#).


Figure 12-7. 16b Interface Discrete Sync Pixel Multiplexing



#### 12.10.2.3.3 24b Interface Mode

RGB data is sent in 24-bit interface mode. The three components are packed into the data bus and sent to the VPDMA. The 24-bit Luma VPI client to the VPDMA carries all three components. This data is saved to the DDR in packed mode; i.e., the three components are not separated by hardware.

**Figure 12-8. 24b Interface RGB Discrete Sync**



### 12.10.2.4 Input Ports and Sharing of the 24-bit Data Bus

The VIP Parser supports two independent pixel clock input domains, called Port A and Port B. Port A supports a single up to 24 bit data bus at the instance level and Port B supports a single 8 bit data bus at the instance level. For the device, a single set of 24 device pins are used to drive both Ports A and B.

Two VIP instances are not identical from chip level. VIP instance 0 is a 24-bit interface and VIP instance 1 is a 16-bit interface. The configuration for each device input port is described in [Table 12-7](#).

**Table 12-7. Valid Input Port Configurations**

PortA	PortB
8 Bit	Off
16 Bit	Off
24 Bit	Off
8 Bit	8 Bit
Off	8 Bit

Each Port can individually be configured as Discrete Sync or Embedded Sync.

### 12.10.2.5 Frame Buffers

The VIP/VPDMA supports frame buffers in DDR for active video. 4:2:2 data is always saved in packed pixel buffers. The 4:2:0 data is saved in planar luma buffers and planar CbCr pair buffers. A luma frame buffer is a planar storage area. Each line is the width in pixels (1 Byte/pixel) of the output picture size format. The frame buffer contains the number of active video lines in the output picture size format. A chroma pair frame buffer is planar storage of CbCr pixel pairs, with each pixel being a byte. For 4:2:0 storage, N lines in the output picture active video results in N/2 lines of CbCr pairs being stored.

### 12.10.2.6 Source Multiplexing


Some applications require multiple camera sources to be used at the same time. For example, video surveillance systems can record and display multiple camera sources. Sixteen camera sources are limited to be saved to DDR per pixel clock input domain.

#### 12.10.2.6.1 2-Way Multiplexing

For 2-way multiplexing, two embedded sync streams are interleaved a pixel at a time as shown in [Figure 12-9](#) below. The sync codeword, FF-00-00-XY, is replicated in both source streams. In 2-way multiplexing, the sizes of both camera sources must be the same. Likewise, the vertical ancillary data size for both sources must be identical. However, the two streams are not necessarily sending the same pixel site in adjacent clock cycles.




**Figure 12-9. 2-Way Multiplexing**



**12.10.2.6.2 4-Way Multiplexing**

For 4-way multiplexing, four embedded sync streams are multiplexed into one as seen in [Figure 12-10](#) below. Again, the sync codeword is in all four sources. Like 2-way multiplexing, the sizes of the four camera sources are the same and the sizes of the vertical ancillary data regions are the same. The four streams are not necessarily sending the same pixel site in adjacent clock cycles.


**Figure 12-10. 4-Way Multiplexing**



**12.10.2.6.3 Line Multiplexing**

In line multiplexing, n-different sources are sent into the VIP a complete line at a time using a modified version of embedded sync. An example of line multiplexing for two sources is shown in [Figure 12-11](#).

Figure 12-11. Line Multiplexing



12.10.2.7 Embedded Sync Mux Modes and Data Bus Widths

Legal combinations of embedded sync mux modes and data bus widths are described in [Table 12-8](#).

Table 12-8. Valid Embedded Sync Mux Mode and Data Bus Width Combinations

	1x Mux	2x Mux	4x Mux	Line Mux
8 bit	Yes	Yes	Yes	Yes
16 bit	Yes	No	No	No
24 bit	Yes	No	No	No

## 12.11 Other Video Input Ports

### 12.11.1 Bypass Video Input Ports

#### 12.11.1.1 Features

- **Input**
  - YUV422 YUYV Interleaved non-tiled memory

#### 12.11.1.2 Functional Descriptions

HDVPSS has two independent bypass video input ports: bypass0 and bypass1. Both ports are used for display purposes without any processing.

### 12.11.2 Secondary Video Input Ports

#### 12.11.2.1 Features

- **Input**
  - YUV420 semi-planar tiled memory
  - YUV422 semi-planar tiled memory
  - YUV420 semi-planar non-tiled memory
  - YUV422 semi-planar non-tiled memory
  - YUV422 YUYV interleaved non-tiled memory
- **Output**
  - YUV422 YUYV interleaved non-tiled memory (memory to memory operations)

#### 12.11.2.2 Functional Description

HDVPSS has two secondary video input ports: secondary0 and secondary1. Secondary0 is used for the memory to memory operations through scaler5 and Secondary1 is used for SD display only through SD VENC.

## 12.12 HD Video DAC Features

The HD DAC module consists of three channels of 10-bit current-steering DACs, as shown in [Figure 12-12](#).


The output of the DAC, as shown in [Figure 12-13](#), assumes that there is an external buffer capable of driving a video signal using a 75-ohm series-terminated load. The output also contains an internal bandgap to provide a low-noise reference voltage to the video DAC.

The HD DAC module operates from a 1.8-V analog supply and two 1.1-V digital supplies. Its digital block is SmartReflex™-compatible.


Features of the HD Video DAC are:

- 10-bit resolution
- Sampling rate up to 150 MSPS
- Examples of supported HD resolutions include:
  - 1080p@60 Hz with a pixel clock rate of 148.5 MHz
  - SXGA without reduced blanking with a pixel clock rate of 109 MHz
  - 720p@60Hz
- Full-scale output current: 3 mA
- Full-scale output voltage: minimum 0.5 Vpp with a 167 Ohm load
- Power supplies:
  - 1.1-V Digital (AVS)
  - 1.8-V Analog (Fixed)
  - 1.1-V Analog (Fixed)
- Supports HD DAC power down—must turn off the clock going to the HD DACs (this control is part of DSS VENCA)

**Figure 12-12. HD DAC Module**



**Figure 12-13. HD DAC Output**



## ***High-Definition Multimedia Interface (HDMI)***

---

---

This chapter describes the high-definition multimedia interface (HDMI) module.

<b>Topic</b>	<b>Page</b>
<b>13.1 Introduction .....</b>	<b>1585</b>
<b>13.2 Architecture .....</b>	<b>1589</b>
<b>13.3 HDMI Registers.....</b>	<b>1605</b>


## 13.1 Introduction

### 13.1.1 Overview

The high-definition multimedia interface wrapper (HDMI\_WP) module is used to encapsulate the HDMI, providing compatibility and interface to the HDMI TXPHY module. The HDMI\_WP module contains the support logic for the HDMI IP, including the HDMI core (HDMI\_CORE) and CEC core. The major additional parts comprise a slave interface port for configuration and buffering for the audio data streams.

Figure 13-1 is an overview of the HDMI module.

Figure 13-1. HDMI Overview



### 13.1.2 Main Features

The HDMI module provides the following main features:


- HDMI 1.3, HDCP 1.2, and DVI 1.0 compliant
- EIA/CEA-861-D video format support
- VESA Display Monitor Timing (DMT) video format support
- Support for deep-color mode:
  - 10-bit/component color depth up to 1080p at 60 Hz
  - 12-bit/component color depth up to 720p/1080i at 60 Hz
- Supports up to 165-MHz pixel clock (1920 × 1080p at 60 Hz)
- Video formats: 24-bit RGB
- Uncompressed multichannel (up to eight channels) audio (L-PCM) support
- Master inter-integrated circuit (I2C) interface for display data channel (DDC) connection

- Consumer Electronic Control (CEC) interface
- Integrated High-bandwidth Digital Content Protection (HDCP) encryption engine for transmitting protected audio and video content (authentication performed by software)
- Integrated Transition Minimized Differential Signaling (TMDS) and TER4 encoders for data island support
- Integrated TMDS physical layer (PHY) (three TMDS differential data lanes + TMDS differential clock lane)
  - Up to 1.85625 Gbps per lane at (1080p at 60 Hz at 10 bits/component, lower resolutions at 12 bits/component)
  - 928.125 Mbps per lane at (720p/1080i at 60 Hz 10 bits/component, lower resolutions at 12 bits/component)
  - 337.5 Mbps at (576p at 50 Hz/480p at 60 Hz 10 bits/component)

### 13.1.3 Functional Block Diagram

Figure 13-2 is a functional block diagram of the HDMI module.

**Figure 13-2. HDMI Block Diagram**



### 13.1.4 Video Formats and Timings

Table 13-1 lists the video timings supported by the HDMI module, according to the CEA-861-D standard.

Table 13-2 lists the video timings supported by the HDMI module, according to the VESA DMT standard.



**Table 13-1. HDMI Video Timings (CEA-861-D)**

Refresh Rate	Resolution
24 Hz (low-field rate)	1920 x 1080p
	1920 x 1080p
	1920 x 1080i
50 Hz	1280 x 720p
	2880 x 576p
	1440 x 576p
	1440 x 576i
	720 x 576p
	1920 x 1080p
59.94 Hz	2880 x 480p
	1440 x 480p
	1440 x 480i
	720 x 480p
	640 x 480p
	1920 x 1080p
60 Hz	1920 x 1080i
	2880 x 480p
	1280 x 720p
	1440 x 480p
	1440 x 480i
	720 x 480p
	640 x 480p

**Table 13-2. HDMI Video Timings (VESA DMT)**


Refresh Rate	Resolution
60 Hz	640 x 480p
	800 x 600p
	848 x 480p
	1024 x 768p
	1280 x 768p
	1280 x 800p
	1280 x 960p
	1280 x 1024p
	1360 x 768p
	1366 x 768p
	1400 x 1050p
	1440 x 900p
	1680 x 1050p
	1920 x 1080p
	60 Hz (reduced blanking)
1280 x 800p	
1400 x 1050p	
1440 x 900p	
1680 x 1050p	

### 13.1.5 Environment

This section describes the HDMI application fields from an environment point of view (external connections). It describes HDMI connectivity options, lists all possible interfaces, and describes the protocol and data format used in each case.

Figure 13-3 shows the external connections and simplified data path for the HDMI module.

**Figure 13-3. HDMI Environment**



The following paths are used to transmit video and audio data through the HDMI link:

- Video data path:
  - Video Processing Sub System (VPSS)
  - HDMI module
  - HDMI complex input/output (I/O) (HDMI\_TXPHY)

The VPSS module provides synchronization signals to the HDMI and synchronously sends 30 bits of pixel data to the HDMI with these signals. The digital output of the VPSS is always a 30-bit RGB value. For more information about the connection between the VPSS and HDMI, see Section 1.4.7.1, HDMI Video Interface. For more information about the VPSS settings and features, see the Video Processing Sub System chapter in the device TRM. The video data received on the HDMI video slave port is always a 30-bit RGB value. The HDMI module performs pixel processing that allows manipulation of the pixels received on the video interface. The processed data is sent to the HDCP for encryption, or directly to the HDMI\_TXPHY module after TDMS encoding, if there is no HDCP encryption enabled.

- Audio data path:
  - Level 3 (L3) interconnect
  - HDMI module
  - HDMI complex I/O (HDMI\_TXPHY)

The audio data is received on the buffered HDMI audio port through the L3 Interconnect using a direct memory access (DMA) request to the device system DMA (EDMA) module, or interrupt request (IRQ) to the device microprocessor unit (MPU) interrupt controllers (INTCs). In the HDMI, the data is packed, formatted, and sent to the HDMI\_TXPHY module.

Additionally, the HDMI module provides universal remote control capability through the CEC protocol on the `hdmi_cec` pin, which allows common communication between different pieces of consumer electronics when the device is connected to them by HDMI cable.

The HDMI module can drive the display data channel (DDC) bus, which supports a variety of I2C commands, on the `hdmi_ddc_scl` and `hdmi_ddc_sda` pins. This allows the TV-set/monitor to provide information to the host device, such as supported resolutions.

Hot plug detection (HPD) capability is supported by the HDMI module on the `hdmi_hpd` pin. It allows detection of the presence of an attached TV display.

## 13.2 Architecture

This section describes the HDMI configuration.

### 13.2.1 Clock Configuration

#### 13.2.1.1 Clock Domains

There are three main clock domains within the HDMI module:

- L3 clock domain: Runs at the frequency of the `DSS_L3_ICLK` clock, generated by the device PRCM module, and is asynchronous with the other clocks
- TCLK clock domain: Runs at the frequency of the TMDS clock (`TMDS_CLK`) generated by the HDMI\_TXPHY module
- PCLK clock domain: VPSS to HDMI\_WP input runs at PCLK generated by VPSS Venc.

#### 13.2.1.2 CEC Interface Clock Configuration

The clock for the CEC interface module (`CEC_DDC_CLK`) is generated inside the HDMI module from the `DSS_HDMI` clock (48 MHz) by division. The divider value is set through the `HDMI_WP_CLK[5:0]` `CEC_DIV` bit field, as defined in [Table 13-3](#). The clock frequency required by the CEC protocol is 2 MHz, and is achieved by setting the `CEC_DIV` bit field to 18h.

**Table 13-3. CEC Clock Generation**

Reference Clock	HDMI_WP_CLK[5:0] CEC_DIV Value	CEC Clock
DSS_HDMI	0	Gated
-	1	Free running
-	...	...
-	18h	2-MHz clock
-	...	...

#### 13.2.1.3 Time-Out Capability

The HDMI module provides time-out capability to the `DSS_HDMI` clock. The `OCP_TIME_OUT_INTR` interrupt is generated, if the `HDMI_WP_CLK[16]` `OCP_TIME_OUT_DIS` bit is cleared to 0 and the `DSS_HDMI` clock is not provided to the HDMI module. For more information about the `OCP_TIME_OUT_INTR` interrupt, see [Section 13.2.6](#). The time-out capability can be disabled by writing 1 to the `HDMI_WP_CLK[16]` `OCP_TIME_OUT_DIS` bit. By default, this option is enabled.

### 13.2.2 Signals

Table 13-4 describes the HDMI module signals.

**Table 13-4. HDMI I/O Signal Description**

Signal	I/O <sup>(1)</sup>	Description	Function
hdmi_data0x hdmi_data0y	O	Transmit data lane 0	TMDS serial data output
hdmi_data1x hdmi_data1y	O	Transmit data lane 1	TMDS serial data output
hdmi_data2x hdmi_data2y	O	Transmit data lane 2	TMDS serial data output
hdmi_clockx hdmi_clocky	O	Transmit clock lane	TMDS clock output
hdmi_cec	I/O	CEC interface line	CEC interface input/output
hdmi_hpd	I	Monitor charge input	Used to connect to the HDMI hot plug pin to detect the presence of an attached monitor
hdmi_ddc_scl	I/O	DDC I2C clock line	DDC clock input/output
hdmi_ddc_sda	I/O	DDC I2C clock line	DDC clock input/output

<sup>(1)</sup> I = Input; O = Output

### 13.2.3 Integration


This section describes the module integration in the device (see [Figure 13-4](#)), including information about clocks, resets, and hardware requests.

[Table 13-5](#), [Table 13-6](#), and [Table 13-7](#) summarize the integration of the module in the device.

### 13.2.4 Software Reset

Global reset of the module is done at the PRCM module level. The HDMI module can be reset by software. This has the same effect as a hardware reset. The HDMI module can be reset by setting the HDMI\_WP\_SYSCONFIG[0] SOFTRESET bit to 1. Software can monitor this bit to wait for the reset to complete.

Figure 13-4. HDMI Integration



**NOTE:** For more information about the IDLE hardware handshake and the wake-up request, see Sleep (Idle) and Wake-Up Management, in Power, Reset, and Clock Management.

Table 13-5. Integration Attributes

Module Instance	Attributes
HDMI	Power Domain — Interconnect Active Domain —L3 for Data; L4 for Configuration

**Table 13-6. Clocks and Resets**

Module Instance	Destination Signal Name	Source Signal Name	Source	Destination
<b>Clocks</b>				
HDMI	DSS_HDMI	HDMI_PHY_48_S_FCLK	PRCM	The CEC/DDC clock is derived from this clock. Also reference clock for HDMI_TXPHY module.
	HDMI_ICLK	DSS_L3_ICLK	PRCM	Interface clock
	TCLK	TMDS_CLK	HDMI_TXPHY	The TMDS encoded data is sent to the HDMI_TXPHY module on this clock.
VPSS	VIDEO_S_PCLK	HDMI_CLK	VPSS	HDMI
<b>Resets</b>				
HDMI	HDMI_RST	HDMI_IN_RST	PRCM	Nonretention reset

**Table 13-7. Hardware Requests**

Module Instance	Destination Signal Name	Source Signal Name	Destination	Description
HDMI	DSS_HDMI_IRQ	intr0_intr_pend_n_38	CortexA8	HDMI Interrupt Request
HDMI	DSS_HDMI_DMA	EDMA_53	EDMA	HDMI audio DMA request

### 13.2.5 Power Management

Table 13-8 describes the power-management features available to the HDMI module.

**NOTE:** For information about source clock gating and a description of the sleep/wake-up transitions, see the Sleep (Idle) and Wake-Up Management section in the Power, Reset, and Clock Management..

For descriptions of the EnaWakeUp, IdleMode, ClockActivity, and StandbyMode features, see the AutoIDLE Clock Control section in the Power, Reset, and Clock Management.

**Table 13-8. Local Power-Management Features**

Feature	Registers	Description
Slave idle modes	HDMI_WP_SYSCONFIG[3:2] IDLEMODE bit field	Force-idle, no-idle, smart-idle, and smart-idle wakeup-capable modes are available.

### 13.2.6 Interrupt Requests

One external interrupt line is generated by the HDMI module: DSS\_HDMI\_IRQ (for more information, see [Table 13-7](#)). [Table 13-9](#) lists the event flags, and their masks, that can cause internal module interrupts that are mapped to DSS\_HDMI\_IRQ.

**Table 13-9. HDMI Interrupt Events**

Event Flag	Event Mask	Map To	Description
HDMI_WP_IRQSTATUS[10] AUDIO_FIFO_SAMPLE_REQ_INTR	HDMI_WP_IRQENABLE_SET[10] ENABLE_SET_AUDIO_FIFO_ SAMPLE_REQ_INTR	AUDIO_FIFO_SAMPLE_ REQ_INTR	Audio FIFO requests some data in IRQ mode
HDMI_WP_IRQSTATUS[9] AUDIO_FIFO_OVERFLOW_INTR	HDMI_WP_IRQENABLE_SET[9] ENABLE_SET_AUDIO_FIFO_ OVERFLOW_INTR	AUDIO_FIFO_ OVERFLOW_INTR	Audio FIFO overflow
HDMI_WP_IRQSTATUS[8] AUDIO_FIFO_UNDERFLOW_INTR	HDMI_WP_IRQENABLE_SET[8] ENABLE_SET_AUDIO_FIFO_ UNDERFLOW_INTR	AUDIO_FIFO_ UNDERFLOW_INTR	Audio FIFO underflow
HDMI_WP_IRQSTATUS[4] OCP_TIME_OUT_INTR	HDMI_WP_IRQENABLE_SET[4] OCP_TIME_OUT_INTR	OCP_TIME_OUT_INTR	Time-out interrupt in case the DSS_HDMI clock is not provided
HDMI_WP_IRQSTATUS[0] CORE_INTR	HDMI_WP_IRQENABLE_ SET[0] ENABLE_SET_CORE_INTR	CORE_INTR	HDMI core has generated internally an interrupt. Software must read the interrupt status register in the HDMI core to identify the interrupt event(s).

**NOTE:** The HDMI\_WP\_IRQENABLE\_SET register is used to enable the interrupt event(s), by writing 1 in the desired bit field(s). To disable the interrupt event(s), the HDMI\_WP\_IRQENABLE\_CLR register must be used, by writing 1 in the respective bit field(s).

### 13.2.7 DMA Requests

The HDMI module generates one DMA request for audio data: DSS\_HDMI\_DMA (for more information, see [Section 13.2.8.2.2.1](#)).

### 13.2.8 Wrapper Functions

#### 13.2.8.1 Wrapper Video Interface

##### 13.2.8.1.1 Video Interface Features

- Video slave port with 30 bit RGB data format (deep color mode)
- Slave operational mode:
  - Synchronization signals, pixel clock, data-enable and data pixels are provided to the HDMI module
- CEA 861-D video timings support at 50 Hz, 59.94 Hz, and 60 Hz (low field rate 24 Hz included)
- VESA DMT video timings support at 60 Hz (reduced blanking included)
  - 10 bits per color component for 1080p/60fps and 1080p/50fps – 12 bits per color component otherwise
- Support for TCLK up to 185.625 MHz (TCLK derived from PCLK)

### 13.2.8.1.2 Video Interface Description

**NOTE:** The signals described in this section are internal and not bounded outside the device.

The HDMI module receives synchronization signals, pixel clock, and 30 bits of pixel data on its video slave port from VPSS module (Table 13-10). The digital output of the VPSS is always a 30-bit RGB value. This is extended to 36 bits by adding LSB zeroes, as listed in Table 13-11.

**Table 13-10. Video Port Signals**

Signal Name	Width	Direction	Description
VIDEO_S_PCLK	---	IN	Input pixel clock (PCLK)
VIDEO_S_DATA	35:0	IN	Video data input bus
VIDEO_S_DE	---	IN	Data Enable
VIDEO_S_HS	---	IN	Horizontal sync
VIDEO_S_VS	---	IN	Vertical sync
VIDEO_S_FID	---	IN	Field identifier

**Table 13-11. HDMI Video Port Mapping**

Color Component	VPSS HD_VENC Output Bus	HDMI Video Data Input Bus	Color Component
R9	VPSS_DATA[29]	HDMI_VIDEO_DATA[35]	R11
R8	VPSS_DATA[28]	HDMI_VIDEO_DATA[34]	R10
R7	VPSS_DATA[27]	HDMI_VIDEO_DATA[33]	R9
R6	VPSS_DATA[26]	HDMI_VIDEO_DATA[32]	R8
R5	VPSS_DATA[25]	HDMI_VIDEO_DATA[31]	R7
R4	VPSS_DATA[24]	HDMI_VIDEO_DATA[30]	R6
R3	VPSS_DATA[23]	HDMI_VIDEO_DATA[29]	R5
R2	VPSS_DATA[22]	HDMI_VIDEO_DATA[28]	R4
R1	VPSS_DATA[21]	HDMI_VIDEO_DATA[27]	R3
R0	VPSS_DATA[20]	HDMI_VIDEO_DATA[26]	R2
GND	GND	HDMI_VIDEO_DATA[25]	R1
GND	GND	HDMI_VIDEO_DATA[24]	R0
G9	VPSS_DATA[19]	HDMI_VIDEO_DATA[23]	G11
G8	VPSS_DATA[18]	HDMI_VIDEO_DATA[22]	R10
G7	VPSS_DATA[17]	HDMI_VIDEO_DATA[21]	G9
G6	VPSS_DATA[16]	HDMI_VIDEO_DATA[20]	G8
G5	VPSS_DATA[15]	HDMI_VIDEO_DATA[19]	G7
G4	VPSS_DATA[14]	HDMI_VIDEO_DATA[18]	G6
G3	VPSS_DATA[13]	HDMI_VIDEO_DATA[17]	G5
G2	VPSS_DATA[12]	HDMI_VIDEO_DATA[16]	G4
G1	VPSS_DATA[11]	HDMI_VIDEO_DATA[15]	G3
G0	VPSS_DATA[10]	HDMI_VIDEO_DATA[14]	G2
GND	GND	HDMI_VIDEO_DATA[13]	G1
GND	GND	HDMI_VIDEO_DATA[12]	G0
B9	VPSS_DATA[9]	HDMI_VIDEO_DATA[11]	B11
B8	VPSS_DATA[8]	HDMI_VIDEO_DATA[10]	B10
B7	VPSS_DATA[7]	HDMI_VIDEO_DATA[9]	B9
B6	VPSS_DATA[6]	HDMI_VIDEO_DATA[8]	B8
B5	VPSS_DATA[5]	HDMI_VIDEO_DATA[7]	B7



**Table 13-11. HDMI Video Port Mapping (continued)**

Color Component	VPSS HD_VENC Output Bus	HDMI Video Data Input Bus	Color Component
B4	VPSS_DATA[4]	HDMI_VIDEO_DATA[6]	B6
B3	VPSS_DATA[3]	HDMI_VIDEO_DATA[5]	B5
B2	VPSS_DATA[2]	HDMI_VIDEO_DATA[4]	B4
B1	VPSS_DATA[1]	HDMI_VIDEO_DATA[3]	B3
B0	VPSS_DATA[0]	HDMI_VIDEO_DATA[2]	B2
GND	GND	HDMI_VIDEO_DATA[1]	B1
GND	GND	HDMI_VIDEO_DATA[0]	B0

### 13.2.8.1.3 Video Interface Configuration

The slave port is connected to the HDMI module. Always clear the HDMI\_WP\_VIDEO\_CFG[1:0] Mode bit field to 0.

According to the video data bus connection and pixel format, packing mode must be selected. The format supported by the HDMI module is 36-bit RGB. The packing can be selected through the HDMI\_WP\_VIDEO\_CFG[10:8] PACKING\_MODE bit field:

- HDMI\_WP\_VIDEO\_CFG[10:8] PACKING\_MODE = 0: If 10-bit deep-color mode is selected and RGB format is used on the video port data bus:
- HDMI\_WP\_VIDEO\_CFG[10:8] PACKING\_MODE = 1: If 8-bit deep-color mode is not selected and RGB format is used on the video port data bus:
- HDMI\_WP\_VIDEO\_CFG[10:8] PACKING\_MODE = 7h: If 12-bit deep-color mode is selected and

RGB format is used on the video port data bus. No change on input video data lines. The VIDEO\_S\_DATA[35:0] data is provided without any change in it.


Video Timing is controlled by VENC module inside VPSS which drives HDMI module. Please refer VPSS PRG for information about timing for different resolutions.

## 13.2.8.2 Wrapper Audio Interface

### 13.2.8.2.1 Audio Interface Description

The HDMI module supports parallel interface that is based on a filling of the audio FIFO through the L3 interconnect. The audio data and register configuration is received through the L3 interconnect on a request to the device EDMA module. Each 32-bit access is split into four consecutive accesses to the HDMI Core 8-bit registers of the 32-bit access, starting with the least-significant bit (LSB) to the MSB.

Figure 13-5 is an overview of the audio interface to the HDMI core.

**Figure 13-5. HDMI Audio Interface Overview**


### 13.2.8.2.2 Audio FIFO Overview

The audio FIFO provides buffering to ensure that audio samples can always be delivered to the HDMI core exactly when required, despite the L3 interconnect latency.

#### 13.2.8.2.2.1 Audio Data Request

By default, the audio FIFO is filled by the device EDMA using a standard DMA request signal mapped to DSS\_HDMI\_DMA on the display subsystem level. For additional mapping information, see [Table 13-7](#).

The FIFO can also use an IRQ signal (AUDIO\_FIFO\_SAMPLE\_REQ\_INTR) to request audio data, instead of a DMA request, using the same threshold. The IRQ status can be read in the HDMI\_WP\_IRQSTATUS[10] AUDIO\_FIFO\_SAMPLE\_REQ\_INTR bit. For more information about the audio IRQ, see [Table 13-9](#).

The selection between DMA or IRQ request can be done through the HDMI\_WP\_AUDIO\_CTRL[9] DMA\_OR\_IRQ bit.

The audio data is written in the HDMI\_WP\_AUDIO\_DATA[31:0] FIFO\_DAT bit field.

The request is made based on comparison of fullness with register programmable thresholds. The DMA/IRQ is generated when the number of samples (24- or 16-bit) in the FIFO is less than or equal to the threshold value.

- The size of samples is selected through the HDMI\_WP\_AUDIO\_CFG[0] SAMPLE\_SIZE bit.
- The valid number of samples can be read from the HDMI\_WP\_AUDIO\_CTRL[25:16].

NUMBER\_OF\_SAMPLE bit field:

- The threshold value can be set in the HDMI\_WP\_AUDIO\_CTRL[8:0] TRESHOLD\_VALUE bit field.

The DSS\_HDMI\_DMA signal is released (deactivated) when the last transfer of the DMA burst is performed in the FIFO. An internal counter is used to do this. The reset value of this counter is set to 16 and the maximum value is set to 64. In this case, the maximum length of the DMA transfer is 64 (32-bit interface access). The counter can be configured through the HDMI\_WP\_AUDIO\_CFG2[15:8] DMA\_TRANSFER bit field.

The threshold value and the DMA burst size must be set to ensure the filling of the FIFO to four samples. The minimum level (otherwise, underflow occurs) is four audio samples, which can be  $2 \times 32$ -bit data (in case of two samples per word) or  $4 \times 32$ -bit data (IEC or one sample per word). The interconnect latency must be considered. The number of samples is controlled through the HDMI\_WP\_AUDIO\_CFG[1] SAMPLE\_NBR bit.

### 13.2.8.2.2.2 Audio FIFO Error (Underflow and Overflow)

The underflow and overflow status are required and highlighted by sending interrupt requests IRQs).

The FIFO underflow condition occurs when the HDMI core is requesting data from the FIFO when the FIFO is empty. The status can be read through the HDMI\_WP\_IRQSTATUS[8] AUDIO\_FIFO\_UNDERFLOW\_INTR bit.

The underflow IRQ may happen during a sequence only if one of the following occurs:

- The audio data path is not set correctly. In this case, the device EDMA cannot fill the FIFO fast enough.
- It is the end of the sequence and the number of samples is not a multiple of two times the value in the HDMI\_WP\_AUDIO\_CFG2[7:0] BLOCK\_SIZE bit field (384 samples by default).

The FIFO filling must be ensured by the system before the HDMI core is enabled; this means that in steady state the filling of the FIFO is always four words of 32 bits (except at the end).

The FIFO overflow condition occurs when an audio data is written (by the device EDMA or MPU modules) while the FIFO is full. The status can be read through the HDMI\_WP\_IRQSTATUS[9] AUDIO\_FIFO\_OVERFLOW\_INTR bit.

The overflow IRQ may happen only if:

- The device EDMA module does not respect the DMA transfer length.
- The threshold is not set to the correct value in the HDMI\_WP\_AUDIO\_CTRL[8:0] THRESHOLD\_VALUE bit field.
- The device MPU module does not check the filling of the FIFO when the audio data is requested through an IRQ.

### 13.2.8.2.2.3 Audio FIFO Reset

The audio sample in the FIFO can be flushed by writing 0 in the HDMI\_WP\_AUDIO\_CTRL[31] WRAPPER\_ENABLE bit. As soon as the enable signal is deactivated (set to 0), the following occur: 1. The audio FIFO is reset. 2. The read and write pointers are reset. 3. The DSS\_HDMI\_DMA signal is deasserted. 4. Only the threshold value in the HDMI\_WP\_AUDIO\_CTRL[8:0] THRESHOLD\_VALUE bit field is kept.

### 13.2.8.2.3 Audio FIFO Data Formats

The format of the audio data in the audio FIFO can be configured through the HDMI\_WP\_AUDIO\_CFG[4] IEC bit field.

- IEC = 0: The audio format is L-PCM.
- IEC = 1: The audio format is IEC 60958/IEC 61937.

#### 13.2.8.2.3.1 L-PCM Format in Audio FIFO

Table 13-12 describes the 16-bit data format in the audio FIFO.

**Table 13-12. PCM, 16-Bit Format**

Order	Bits [31:16]	Bits [15:0]
---	16 bits, 2 channels (stereo)	---
1	Right - Channel 2	Left - Channel 1
---	16 bits, 4 channels	---
1	Right - Channel 2	Left - Channel 1
2	Right - Channel 4	Left - Channel 3
3	Right - Channel 2	Left - Channel 1
4	Right - Channel 4	Left - Channel 3
---	16 bits, 8 channels	---
1	Right - Channel 2	Left - Channel 1

**Table 13-12. PCM, 16-Bit Format (continued)**

Order	Bits [31:16]	Bits [15:0]
2	Right - Channel 4	Left - Channel 3
3	Right - Channel 6	Left - Channel 5
4	Right - Channel 8	Left - Channel 7

Table 13-13 describes the 24-bit data format in the audio FIFO. For the following formats, if less than 24 bits are valid, the data can be MSB- or LSB-justified. This is controlled through the HDMI\_WP\_AUDIO\_CFG[3] JUSTIFY bit field.

**Table 13-13. PCM, 24-Bit Format**

Order	Bits [31:24]	Bits [23:0]
---	24 bits, 2 channels (stereo right - justified)	---
1	Unused	Left - Channel 1
2	Unused	Right - Channel 2
---	24 bits, 2 channels stereo left - justified	---
1	Left - Channel 1	Unused
2	Right - Channel 2	Unused
---	24 bits, 3 channels stereo right - justified	---
1	Unused	Left - Channel 1
2	Unused	Right - Channel 2
3	Unused	Center - Channel 3
4	Unused	Left - Channel 1
5	Unused	Right - Channel 2
6	Unused	Center - Channel 3
---	24 bits, 8 channels (right-justified)	---
1	Unused	Left - Channel 1
2	Unused	Right - Channel 2
3	Unused	Left - Channel 3
4	Unused	Right - Channel 4
5	Unused	Left - Channel 5
6	Unused	Right - Channel 6
7	Unused	Left - Channel 7
8	Unused	Right - Channel 8

**NOTE:** Left justification for three- and eight-channel data formats is also possible.

### 13.2.8.2.3.2 Speaker Mapping and Channel Ordering in the Audio FIFO

The speaker mapping in the eight channels is defined by the CEA-861-D specification and is described in Table 13-14. The CEA code is used to program the Packet Byte 4 of the Audio Info FRAME register inside the HDMI core (for more information, see the HDMI standard v1.3).

**Table 13-14. Speaker Mapping Versus Channel**

CEA Code	8	7	6	5	4	3	2	1
0h	-	-	-	-	-	-	FR	FL
1h	-	-	-	-	-	LFE	FR	FL
2h	-	-	-	-	FC	-	FR	FL

**Table 13-14. Speaker Mapping Versus Channel (continued)**

CEA Code	8	7	6	5	4	3	2	1
3h	-	-	-	-	FC	LFE	FR	FL
4h	-	-	-	RC	-	-	FR	FL
5h	-	-	-	RC	-	LFE	FR	FL
6h	-	-	-	RC	FC	-	FR	FL
7h	-	-	-	RC	FC	LFE	FR	FL
8h	-	-	RR	RL	-	-	FR	FL
9h	-	-	RR	RL	-	LFE	FR	FL
Ah	-	-	RR	RL	FC	-	FR	FL
Bh	-	-	RR	RL	FC	LFE	FR	FL
Ch	-	RC	RR	RL	-	-	FR	FL
Dh	-	RC	RR	RL	-	LFE	FR	FL
Eh	-	RC	RR	RL	FC	-	FR	FL
Fh	-	RC	RR	RL	FC	LFE	FR	FL
10h	RRC	RLC	RR	RL	-	-	FR	FL
11h	RRC	RLC	RR	RL	-	LFE	FR	FL
12h	RRC	RLC	RR	RL	FC	-	FR	FL
13h	RRC	RLC	RR	RL	FC	LFE	FR	FL
14h	FRC	FLC	-	-	-	-	FR	FL
15h	FRC	FLC	-	-	-	LFE	FR	FL
16h	FRC	FLC	-	-	FC	-	FR	FL
17h	FRC	FLC	-	-	FC	LFE	FR	FL
18h	FRC	FLC	-	RC	-	-	FR	FL
19h	FRC	FLC	-	RC	-	LFE	FR	FL
1Ah	FRC	FLC	-	RC	FC	-	FR	FL
1Bh	FRC	FLC	-	RC	FC	LFE	FR	FL
1Ch	FRC	FLC	RR	RL	-	-	FR	FL
1Dh	FRC	FLC	RR	RL	-	LFE	FR	FL
1Eh	FRC	FLC	RR	RL	FC	-	FR	FL
1Fh	FRC	FLC	RR	RL	FC	LFE	FR	FL
20h	-	FCH	RR	RL	FC	-	FR	FL
21h	-	FCH	RR	RL	FC	LFE	FR	FL
22h	TC	-	RR	RL	FC	-	FR	FL
23h	TC	-	RR	RL	FC	LFE	FR	FL
24h	FRH	FLH	RR	RL	-	-	FR	FL
25h	FRH	FLH	RR	RL	-	LFE	FR	FL
26h	FRW	FLW	RR	RL	-	-	FR	FL
27h	FRW	FLW	RR	RL	-	LFE	FR	FL
28h	TC	RC	RR	RL	FC	-	FR	FL
29h	TC	RC	RR	RL	FC	LFE	FR	FL
2Ah	FCH	RC	RR	RL	FC	-	FR	FL
2Bh	FCH	RC	RR	RL	FC	LFE	FR	FL
2Ch	TC	FCH	RR	RL	FC	-	FR	FL
2Dh	TC	FCH	RR	RL	FC	LFE	FR	FL
2Eh	FRH	FLH	RR	RL	FC	-	FR	FL
2Fh	FRH	FLH	RR	RL	FC	LFE	FR	FL
30h	FRW	FLW	RR	RL	FC	-	FR	FL
31h	FRW	FLW	RR	RL	FC	LFE	FR	FL


In [Table 13-14](#), the following acronym definitions are used:

- FL: Front left
- FC: Front center
- FR: Front right
- FLC: Front left center
- FRC: Front right center
- RL: Rear left
- RC: Rear center
- RR: Rear right
- RLC: Rear left center
- RRC: Rear right center
- LFE: Low-frequency effect
- FLW: Front left wide
- FRW: Front right wide
- FLH: Front left high
- FCH: Front center high
- FRH: Front right high
- TC: Top center

The audio FIFO can be filled from two to eight channels, but the HDMI core supports only an even number of channels (the missing sample must be filled with 0, depending on the audio format).

The HDMI\_WP\_AUDIO\_CFG[23:16] AUDIO\_CHANNEL\_LOCATION bit field indicates the location and the active channels. The AUDIO\_CHANNEL\_LOCATION field contains 8-bit fields, each corresponding to one channel. The HDMI\_WP\_AUDIO\_CFG[26:24] STEREO\_CHANNEL\_ENABLE bit field indicates the number of stereo channels used. In [Figure 13-6](#), the registers are filled accordingly with the CEA channel/speaker allocation code 10h received from the HDMI core. Upon a data request from the HDMI core, the data coming from the audio FIFO or the stuffing (filling zeros) data are sent.


**Figure 13-6. Audio Data Stuffing Behavior**



If only three stereo channels are set in the HDMI wrapper, the loop can be optimized and set to 6. If three stereo channels are enabled in the HDMI core module, the function must be set to 3h in the HDMI\_WP\_AUDIO\_CFG[26:24] STEREO\_CHANNEL\_ENABLE bit field.

Figure 13-7 shows an example with the CEA channel/speaker allocation code 7h and only three stereo channels enabled in the HDMI core. This format is also supported with the four channels enabled, but channel 7/8 must be cleared to 0.

Figure 13-7. Audio Data Stuffing Behavior with Only Three Stereo Channels Active



### 13.2.8.2.3.3 IEC 61958 Format

In the IEC 61958 format (Table 13-15), the channel status and user data bits are supplied with the audio data.

The valid bits are supplied with the audio data but may be overridden based on the audio FIFO operation (forced to invalid, if FIFO data is invalid). They may also be forced to valid or invalid.

This format supports only two channels (stereo) or two monophonic channels.

The audio FIFO can be filled directly with data aligned with the 60958 format. In this case, the VUCP and the preamble data are available.

Table 13-15. IEC 60958 Sample Format

Order	Bits [31:28]	Bits [27:4]	Bits [3:0]
1	VUCP	Left - Channel 1	Preamble
2	VUCP	Right - Channel 2	Preamble

### 13.2.8.2.3.4 IEC 61937 Format

The IEC 61937 format (Table 13-16) is similar to the IEC 61958 format, with multichannel supported.

Table 13-16. IEC 60937 Format

Order	Bits [31:28]	Bits [27:4]	Bits [3:0]
1	VUCP	Left - Channel 1	Preamble
2	VUCP	Right - Channel 2	Preamble
3	VUCP	Left - Channel 3	Preamble
4	VUCP	Right - Channel 4	Preamble
5	VUCP	Left - Channel 5	Preamble
6	VUCP	Right - Channel 6	Preamble

**Table 13-16. IEC 60937 Format (continued)**

Order	Bits [31:28]	Bits [27:4]	Bits [3:0]
7	VUCP	Left - Channel 7	Preamble
8	VUCP	Right - Channel 8	Preamble

**NOTE:** The compressed formats are supported only if software can stuff the missing data with zeros to reach the bandwidth defined in the IEC 60958 format.

**13.2.8.2.4 AUDIO FIFO Data Adaptation**

The HDMI core supports only the IEC 60958 format, or similar formats. Between the audio FIFO and the HDMI core, a format adaptation is done to optimize the audio data transfer.

There are three different formats in the audio FIFO:

- Two L-PCM samples on 16 bits in a 32-bit container
- One L-PCM sample on 24 bits in a 32-bit container
- IEC 61937 or IEC 60958 sample format compliant

The audio formats supported include 16- and 24-bit modes for stereo (two channels) and 8-channel modes.


**13.2.8.2.4.1 IEC 61937 and IEC 60958 Format Adaptation**

The IEC 61937 and IEC 60958 formats are fully compatible with the HDMI core. In this case, data in the FIFO is sent to the HDMI core without adaptation. This is true for 16- and 24-bit modes and it is channel-number independent.

**13.2.8.2.4.2 L-PCM 16-Bit Format Adaptation**

When the audio FIFO is filled with 16-bit samples on the 32-bit container, the data is adapted to be similar to the IEC 61937/IEC 60958 format, as shown in [Figure 13-8](#).

**Figure 13-8. L-PCM 16-Bit Format Adaptation**





### 13.2.8.2.4.3 L-PCM 24-bit Format Adaptation

When the audio FIFO is filled with a 24-bit sample on the 32-bit container, it is already in a format similar to IEC 61937/IEC 60958, left- or right-justified, depending on the FIFO filling (the HDMI\_WP\_AUDIO\_CFG[3] JUSTIFY bit). In this case, the data in the audio FIFO is sent directly to the HDMI core without adaptation. However, the 8 dummy bits (MSB or LSB, depending on the justification) are filled with 0 data.

## 13.2.9 TXPHY Functions

### 13.2.9.1 TXPHY Overview

---

**NOTE:** The HDMI\_TXPHY module must be configured before any transfer on the HDMI link. The HDMI module is fully functional only when the TMDS clock is provided. It has an internal PLL which will take in PCLK as an input and provide the required TCLK based on register configuration.

---

The HDMI\_TXPHY receives 30 bits of TMDS parallel encoded data from the HDMI module and then prepares the data for transmission by serializing it. HDMI\_TXPHY is a complex I/O with four unidirectional lane modules. This includes three data lane modules and one clock lane module. Each lane module has two data pads (DX and DY), which form a differential pair. These correspond to the HDMI serial output transmit signals, as described in [Table 13-4](#). The data pads are connected with a complementary lane module on the external HDMI receiver device using a point-to-point interconnect.

The maximum data rate supported is 1.85625 Gbps per data lane. The lane module function and position are configurable. That is, any lane module can be chosen as a clock or a data lane module, and the DX/DY data pad for each lane module can be configured as a positive polarity (DP) or negative polarity (DN) pin.

### 13.2.9.2 TXPHY Clock Domains

The HDMI\_TXPHY module has the following clock domains:

- TMDS clock domain: This is the data interface clock to the HDMI module. The data received on the HDMI\_TXPHY inputs are sampled on this clock.
- HFBITCLK clock domain: This is the high frequency clock on which the transmit of the serialized data occurs.
- REFCLK clock domain: This is the 48-MHz free-running clock (DSS\_HDMI) that is used as a reference for the switched capacitor circuit.

### 13.2.9.3 TXPHY RX Connection Detect

The HDMI\_TXPHY can detect a pullup to 3.3 V on any clock and data lines. This situation occurs when an external HDMI receiver is connected to the device.

The information can be read by reading TMDS\_CNTL2[0], RSEN.

### 13.2.9.4 TXPHY Data Interface

#### 13.2.9.4.1 Input Interface

The HDMI\_TXPHY module receives the 30-bit parallel data on its D0 to D2 inputs. The data is sampled on the rising edge of the TMDS clock.

#### 13.2.9.4.2 Output Interface


The serialized data on differential output lines DX/DY has the order LSB first and MSB last. The TMDS clock on the clock lane has a falling edge at the start of the 10-bit serial data word on the line.

### 13.2.10 Programming Video Input Mode and Video Output Mode

Specific registers in the HDMI Transmitter must be programmed according to the selection of input video bus mode and output video format. See [Figure 13-9](#).

- The DE parameters need to be programmed only when the DE Generator is enabled. It is not recommended to enable the DE Generator.
- Set RANGE to 1 whenever converting YCbCr data and outputting full-range (0-255) RGB (PC mode) data across HDMI. When outputting limited-range (16-235) RGB (CE mode) data across the link, clear RANGE to 0.
- Set WIDE\_BUS to the number of bits per input video channel.
- Set DITHER\_MODE to the number of bits per output video channel supported by the Sink. By default, the HDMI Transmitter dithers the input (if DITHER is enabled) or truncates the input (if DITHER is disabled) to 8 bits.
- PB\_CTRL1 and PB\_CTRL2 should be programmed once the core is powered up only.
- Always clear (set to 0) the DE\_ADJ field in IADJUST register when DE is not enabled ( Recommended usage).
- DIV\_ENC\_BYB field in TEST\_TXCTRL register should always be programmed to zero.
- ten\_bit\_bypass in TMDS\_CNTL9 register and enc\_byb in BIST\_CNTL register should always be set to 1.
- Program the HDMI registers and then enable the VENC on VPSS side. All timings are provided by the VENC module in VPSS.

**Figure 13-9. Transmitter Video Data Processing Path**



### 13.3 HDMI Registers

Table 13-17 shows the base address offset for the HDMI registers. For the base address of the wrapper and core registers, see . For the base address of the PHY registers, see .

**Table 13-17. HDMI Registers**

Base Address Offset	Module	Section
0000h	HDMI Wrapper Registers	<a href="#">Section 13.3.1</a>
0400h	HDMI Core System Registers	<a href="#">Section 13.3.2</a>
0800h	HDMI IP Core Gamut Registers	<a href="#">Section 13.3.3</a>
0900h	HDMI IP Core Audio Video Registers	<a href="#">Section 13.3.4</a>
0D00h	HDMI IP Core CEC Registers	<a href="#">Section 13.3.5</a>
2000h	HDMI PHY Registers	<a href="#">Section 13.3.6</a>

#### 13.3.1 HDMI Wrapper Registers

Table 13-18 lists the HDMI wrapper registers.

**Table 13-18. HDMI Wrapper Registers**

Address Offset	Acronym	Register Name
00h	HDMI_WP_REVISION	IP Revision Identifier
10h	HDMI_WP_SYSCONFIG	Clock management configuration
24h	HDMI_WP_IRQSTATUS_RAW	Raw Interrupt Status
28h	HDMI_WP_IRQSTATUS	Interrupt Status
2Ch	HDMI_WP_IRQENABLE_SET	Interrupt Enable
30h	HDMI_WP_IRQENABLE_CLR	Interrupt Disable
44h	HDMI_WP_DEBOUNCE	Glitch filter
50h	HDMI_WP_VIDEO_CFG	Configuration of HDMI Wrapper video
70h	HDMI_WP_CLK	Configuration of clocks
80h	HDMI_WP_AUDIO_CFG	Audio Configuration in FIFO
84h	HDMI_WP_AUDIO_CFG2	Audio configuration of DMA
88h	HDMI_WP_AUDIO_CTRL	Audio FIFO control
8Ch	HDMI_WP_AUDIO_DATA	TX Data of FIFO

##### 13.3.1.1 IP Revision Identifier Register (HDMI\_WP\_REVISION)

The IP revision identifier register is shown in [Figure 13-10](#) and described in [Table 13-19](#).

**Figure 13-10. IP Revision Identifier Register (HDMI\_WP\_REVISION)**

31	0
Revision	
R-5003 0200h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-19. IP Revision Identifier Register (HDMI\_WP\_REVISION) Field Descriptions**

Bit	Field	Description
31-0	Revision	IP Revision

### 13.3.1.2 Clock Management Configuration Register (HDMI\_WP\_SYSCONFIG)

The Clock management configuration register is shown in [Figure 24-24](#) and described in [Table 13-20](#).

**Figure 13-11. Clock Management Configuration Register (HDMI\_WP\_SYSCONFIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-20. Clock Management Configuration Register (HDMI\_WP\_SYSCONFIG)  
Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3-2	IDLEMODE	0	Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. Default = 2h.
		0	Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is regardless of the IP module's internal requirements. Backup mode, for debug only.
		1h	No-idle mode: local target never enters idle state. Used in case Audio is transferred (to avoid DSS_L3_ICLK clock to be shut down)
		2h	Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module should not generate (IRQ- or DMA-request-related) wakeup events. To be used, if only Video is transmitted (since the DSS_L3_ICLK clock is not required)
		3h	Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state.
1	Reserved	0	Reserved
0	SOFTRESET	R0	Software reset. (Optional)
		W0	Software reset done, no pending action
		R1	No action
		W1	Software reset ongoing
		W1	Initiate software reset

### 13.3.1.3 Raw Interrupt Status Register (HDMI\_WP\_IRQSTATUS\_RAW)

The raw interrupt status register is shown in [Figure 13-12](#) and described in [Table 13-21](#).

**Figure 13-12. Raw Interrupt Status Register (HDMI\_WP\_IRQSTATUS\_RAW)**

31	Reserved				16	
R-0h						
15	Reserved			AUDIO_FIFO_ SAMPLE_ REQ_INTR	AUDIO_FIFO_ OVERFLOW_ INTR	AUDIO_FIFO_ UNDERFLOW_ INTR
R-0h			R/W1S-0h	R/W1S-0h	R/W1S-0h	
7	Reserved		OCP_TIME_ OUT_INTR	Reserved		CORE_INTR
R-0h		R/W1S-0h	R-0h	R/W1S-0h		

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set, write 0 has no effect; -n = value after reset


**Table 13-21. Raw Interrupt Status Register (HDMI\_WP\_IRQSTATUS\_RAW) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Reserved
10	AUDIO_FIFO_SAMPLE_REQ_INTR	R0 W0 R1 W1	Settable raw status for audio events No event pending No action IRQ event pending Set event
9	AUDIO_FIFO_OVERFLOW_INTR	R0 W0 R1 W1	Settable raw status for audio events No event pending No action IRQ event pending Set event
8	AUDIO_FIFO_UNDERFLOW_INTR	R0 W0 R1 W1	Settable raw status for audio events No event pending No action IRQ event pending Set event
7-5	Reserved	0	Reserved
4	OCP_TIME_OUT_INTR	R0 W0 R1 W1	Settable raw status for OCP timeout interrupt No event pending No action IRQ event pending Set event
3-1	Reserved	0	Reserved
0	CORE_INTR	R0 W0 R1 W1	Settable raw status for HDMI Core interrupt Software reset done, no pending action No action Software reset ongoing Set event

### 13.3.1.4 Interrupt Status Register (HDMI\_WP\_IRQSTATUS)

The interrupt status register is shown in [Figure 13-13](#) and described in [Table 13-22](#).

**Figure 13-13. Interrupt Status Register (HDMI\_WP\_IRQSTATUS)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear, write 0 has no effect; -n = value after reset

**Table 13-22. Interrupt Status Register (HDMI\_WP\_IRQSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Reserved
10	AUDIO_FIFO_SAMPLE_REQ_INTR	R0 W0 R1 W1	No event pending No action IRQ event pending Set event
9	AUDIO_FIFO_OVERFLOW_INTR	R0 W0 R1 W1	No event pending No action Clear pending event, if any Set event
8	AUDIO_FIFO_UNDERFLOW_INTR	R0 W0 R1 W1	No event pending No action Clear pending event, if any Set event
7-5	Reserved	0	Reserved
4	OCP_TIME_OUT_INTR	R0 W0 R1 W1	No event pending No action Clear pending event, if any Set event
3-1	Reserved	0	Reserved
0	CORE_INTR	R0 W0 R1 W1	Software reset done, no pending action No action Clear pending event, if any Set event

### 13.3.1.5 Interrupt Enable Register (HDMI\_WP\_IRQENABLE\_SET)

The interrupt enable register is shown in [Figure 13-14](#) and described in [Table 13-23](#).

**Figure 13-14. Interrupt Enable Register (HDMI\_WP\_IRQENABLE\_SET)**

31	Reserved										16
R-0h											
15	Reserved					11	10	9	8		
R-0h						R/W1S-0h	R/W1S-0h	R/W1S-0h			
7						5	4	3	1		0
Reserved					ENABLE_SET_OCP_TIME_OUT_INTR		Reserved			ENABLE_SET_CORE_INTR	
R-0h					R/W1S-0h		R-0h			R/W1S-0h	

LEGEND: R/W = Read/Write; R = Read only; W1S = Write 1 to set, write 0 has no effect; -n = value after reset

**Table 13-23. Interrupt Enable Register (HDMI\_WP\_IRQENABLE\_SET) Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	0	Reserved
10	ENABLE_SET_AUDIO_FIFO_SAMPLE_REQ_INTR	R0 W0 R1 W1	Enable for audio interrupt events for sample request. Generated only in IRQ mode (instead of DMA mode default value) Interrupt disabled No action Interrupt enabled Enable interrupt
9	ENABLE_SET_AUDIO_FIFO_OVERFLOW_INTR	R0 W0 R1 W1	Enable for audio interrupt events for FIFO overflow Interrupt disabled No action Interrupt enabled Enable interrupt
8	ENABLE_SET_AUDIO_FIFO_UNDERFLOW_INTR	R0 W0 R1 W1	Enable for audio interrupt events for FIFO underflow Interrupt disabled No action Interrupt enabled Enable interrupt
7-5	Reserved	0	Reserved
4	ENABLE_SET_OCP_TIME_OUT_INTR	R0 W0 R1 W1	Enable for interrupt events for OCP timeout interrupt Interrupt disabled No action Interrupt enabled Enable interrupt
3-1	Reserved	0	Reserved
0	ENABLE_SET_CORE_INTR	R0 W0 R1 W1	Enable for audio interrupt events for core interrupt Interrupt disabled No action Interrupt enabled Enable interrupt

**13.3.1.6 Interrupt Disable Register (HDMI\_WP\_IRQENABLE\_CLEAR)**

The interrupt disable register is shown in [Figure 13-15](#) and described in [Table 13-24](#).

**Figure 13-15. Interrupt Disable Register (HDMI\_WP\_IRQENABLE\_CLEAR)**

31	Reserved				16
R-0h					
15	11	10	9	8	
Reserved		ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR	ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR	ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR	
R-0h		R/W1C-0h	R/W1C-0h	R/W1C-0h	
7	5	4	3	1	0
Reserved		ENABLE_CLEAR_OCP_TIME_OUT_INTR	Reserved		ENABLE_CLEAR_CORE_INTR
R-0h		R/W1C-0h	R-0h		R/W1C-0h

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear, write 0 has no effect; -n = value after reset

**Table 13-24. Interrupt Disable Register (HDMI\_WP\_IRQENABLE\_CLEAR) Field Descriptions**


Bit	Field	Value	Description
31-11	Reserved	0	Reserved
10	ENABLE_CLEAR_AUDIO_FIFO_SAMPLE_REQ_INTR	R0 W0 R1 W1	Interrupt disabled No action Interrupt enabled Enable interrupt
9	ENABLE_CLEAR_AUDIO_FIFO_OVERFLOW_INTR	R0 W0 R1 W1	Interrupt disabled No action Interrupt enabled Enable interrupt
8	ENABLE_CLEAR_AUDIO_FIFO_UNDERFLOW_INTR	R0 W0 R1 W1	Interrupt disabled No action Interrupt enabled Enable interrupt
7-5	Reserved	0	Reserved
4	ENABLE_CLEAR_OCP_TIME_OUT_INTR	R0 W0 R1 W1	Interrupt disabled No action Interrupt enabled Enable interrupt
3-1	Reserved	0	Reserved
0	ENABLE_CLEAR_CORE_INTR	R0 W0 R1 W1	Interrupt disabled No action Interrupt enabled Enable interrupt



### 13.3.1.7 Glitch Filter Register (HDMI\_WP\_DEBOUNCE)

The glitch filter register is shown in [Figure 13-16](#) and described in [Table 13-25](#).

**Figure 13-16. Glitch Filter Register (HDMI\_WP\_DEBOUNCE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-25. Glitch Filter Register (HDMI\_WP\_DEBOUNCE) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved
13-8	RXDET	0	Glitch Filter for RXDET Input. Disabled
		1-3Fh	From 1–63, size of the glitch filtered based on OCP clock frequency
7-6	Reserved	0	Reserved
5-0	LINE5VSHORT	0	Glitch filter for line 5v short input. Disabled
		1-3Fh	From 1–63, size of the glitch filtered based on OCP clock frequency

### 13.3.1.8 Configuration of HDMI Wrapper Video Register (HDMI\_WP\_VIDEO\_CFG)

The configuration of HDMI wrapper video register is shown in [Figure 13-17](#) and described in [Table 13-26](#).

**Figure 13-17. Configuration of HDMI Wrapper Video Register (HDMI\_WP\_VIDEO\_CFG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-26. Configuration of HDMI Wrapper Video Register (HDMI\_WP\_VIDEO\_CFG)  
Field Descriptions**

Bit	Field	Value	Description
31-11	Reserved	20h	Reserved
10-8	PACKING_MODE	0	Used to pack 10-bits RGB or YUV444 input data in case the video input is not already packed. Will pack video_data[35:26] - video_data[23:14] - video_data[11:2]
		1h	Used to pack 24-bits RGB, 24-bit YUV444, 16-bit YUV422 or 24-bit YUV422 input data in case the video input is not already packed. Will pack video_data[35:28] - video_data[23:16] - video_data[11:4]
		2h	Used to pack 20-bits YUV422 input data in case the video input is not already packed. Will pack video_data[35:28] - video_data[23:16] - video_data[11:10] - video_data[7:6]
		3h-6h	Reserved
		7h	No change on input video_data lines. The video_data[35:0] is provided to the core without any change on it.
7-6	Reserved	0	Reserved
5	CORE_VSYNC_INV	0	Enables to invert or not the VSYNC signal provided to the HDMI core
		1	VSYNC is inverted
4	CORE_HSYNC_INV	0	Enables to invert or not the HSYNC signal provided to the HDMI core
		1	HSYNC is inverted
3-2	Reserved	0	Reserved
1-0	MODE	0	Always program to 0

### 13.3.1.9 Configuration of Clocks Register (HDMI\_WP\_CLK)

The configuration of clocks register is shown in [Figure 13-18](#) and described in [Table 13-27](#).

**Figure 13-18. Configuration of Clocks Register (HDMI\_WP\_CLK)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-27. Configuration of Clocks Register (HDMI\_WP\_CLK) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	OCP_TIME_OUT_DIS	0	Timeout in case CEC_DDC_CLK not provided. Timeout after 4095 OCP clock cycles after inactivity. HDMI Core register interface (due to CEC_DDC_CLK not provided to HDMI). An interrupt is generated. No error response is provided on the OCP interface.
		1	No timeout capability
15-6	Reserved	0	Reserved
5-0	CEC_DIV		Defines the divisor value to be used for the generation of the CEC clock (1 MHz) from the input CEC_DDC clock (48 MHz). If 48 MHz is provided, the division by 24 is required (18h) to get the expected CEC clock speed (2 MHz) The valid values are from 0 to 63.
		0	Gated
		1	Free-running

### 13.3.1.10 Audio Configuration in FIFO Register (HDMI\_WP\_AUDIO\_CFG)

The audio configuration in FIFO register is shown in [Figure 13-19](#) and described in [Table 13-28](#).

**Figure 13-19. Audio Configuration in FIFO Register (HDMI\_WP\_AUDIO\_CFG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-28. Audio Configuration in FIFO Register (HDMI\_WP\_AUDIO\_CFG) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Reserved
26-24	STEREO_CHANNEL_ENABLE	0 1h 2h 3h 4h 5h-7h	This field contains the number of stereo channels enabled in the HDMI_CORE module. Must be set by the software and aligned with the register set in the HDMI_core. No stereo channel enabled in the HDMI_core module 1 stereo channel enabled in the HDMI_core module 2 stereo channels enabled in the HDMI_core module 3 stereo channels enabled in the HDMI_core module 4 stereo channels enabled in the HDMI_core module Reserved
23-16	AUDIO_CHANNEL_LOCATION	3h	This field contains which channels are active. It is used also to define which registers are stuffed with zero.
15-6	Reserved	0	Reserved
5	BLOCK_START_END_DISABLE	0 1	This field disables or not the block end start generation. This field does not affect the pcm format. Block signals are generated. Block signals are not generated; Block start is set to high and block end to low
4	IEC	0 1	Indicate if the format of the FIFO is compliant with the IEC format. Audio format is L-PCM; Format not aligned with IEC Audio format is IEC 60 958/61937; Format is aligned with IEC format
3	JUSTIFY	0 1	This field shows the justification (not applicable if IEC format) Justify left Justify right
2	LEFT_BEFORE	0 1	DO NOT USE—Software always uses LEFT_BEFORE = 1 The first sample is the right The first sample is the left
1	SAMPLE_NBR	0 1	This field indicates the number of sample per word (32 bits) (not applicable if IEC format) 1 sample per word, 32 bit 2 samples per word, 32 bits (only compatible with sample on 16 bits)


**Table 13-28. Audio Configuration in FIFO Register (HDMI\_WP\_AUDIO\_CFG) Field Descriptions (continued)**

Bit	Field	Value	Description
0	SAMPLE_SIZE		Audio sample size, 16 bits or 24 bits (not applicable if IEC format)
		0	Sample is on 16 bits
		1	Sample is on 24 bits

### 13.3.1.11 Audio Configuration of DMA Register (HDMI\_WP\_AUDIO\_CFG2)

The audio configuration of DMA register is shown in [Figure 13-20](#) and described in [Table 13-29](#).

**Figure 13-20. Audio Configuration of DMA Register (HDMI\_WP\_AUDIO\_CFG2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-29. Audio Configuration of DMA Register (HDMI\_WP\_AUDIO\_CFG2) Field Descriptions**

Bit	Field	Description
31-16	Reserved	Reserved
15-8	DMA_TRANSFER	Use to control the dma request. When the number of OCP dma access is performed, the DMA request signal is de-asserted (set to low) All dma access are performed on 32 bit in HDMI_WP_AUDIO_DATA register Encoded value (from 0 to 255). The value 0 is invalid.
7-0	BLOCK_SIZE	Define the block size if audio sample are compressed default value is 192 to match the IEC 60958 standard.

### 13.3.1.12 Audio FIFO Control Register (HDMI\_WP\_AUDIO\_CTRL)

The audio FIFO control register is shown in [Figure 13-21](#) and described in [Table 13-30](#).

**Figure 13-21. Audio FIFO Control Register (HDMI\_WP\_AUDIO\_CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-30. Audio FIFO Control Register (HDMI\_WP\_AUDIO\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31	WRAPPER_ENABLE	0 1	This field enable the audio wrapper. When disable the audio path is under reset Register setting are not affected by the enable. Wrapper is disabled Wrapper is enabled
30	CORE_REQ_ENABLE	0	Enables the Audio data request generated by the core. This is used to start the audio data transmission from the wrapper to the core. This must be enabled only after the 5th VSYNC is generated to ensure that the Audio and Video are in Sync.
29-26	Reserved	0	Reserved
25-16	NUMBER_OF_SAMPLE	0	Shows the number of valid sample (16 or 24 bits) in the FIFO (depends of the FIFO format setting)
15-10	Reserved	0	Reserved
9	DMA_OR_IRQ	0 1	Indicated if the threshold generates a DMA or an IRQ When the threshold is reached a DMA req will be generated When the threshold is reached an IRQ will be generated
8-0	THRESHOLD_VALUE	10h	The DMA/IRQ is generated if the number of sample (24 or 16 bit) in the FIFO is less or equal to the threshold value. The maximum threshold is 511 and the minimum is 0.

### 13.3.1.13 TX Data of FIFO Register (HDMI\_WP\_AUDIO\_DATA)

The TX data of FIFO register is shown in [Figure 13-22](#) and described in [Table 13-31](#).

**Figure 13-22. TX Data of FIFO Register (HDMI\_WP\_AUDIO\_DATA)**



LEGEND: W = Write only; -n = value after reset

**Table 13-31. TX Data of FIFO Register (HDMI\_WP\_AUDIO\_DATA) Field Descriptions**

Bit	Field	Description
31-0	FIFO_DATA	Audio TX DATA. Can be accessed in 32-bit mode only. Read returns 0.

### 13.3.2 HDMI Core System Registers

Table 13-32 lists the HDMI core system registers.

**Table 13-32. HDMI Core System Registers**

Address Offset	Acronym	Register Name
00h	VND_IDL	Vendor ID Register
04h	VND_IDH	Vendor ID Register
08h	DEV_IDL	Device ID Register
0Ch	DEV_IDH	Device ID Register
10h	DEV_REV	Device Revision Register
14h	SRST	Software Reset Register
20h	SYS_CTRL1	System Control Register 1
24h	SYS_STAT	System Status Register
28h	SYS_CTRL3	Legacy Registers
34h	DCTL	Data Control Register
3Ch	HDCP_CTRL	HDCP Control Register
40h-50h	BKSV__0 - BKSV__4	HDCP BKSV Register
54h-70h	AN__0 - AN__7	HDCP AN Register
74h-84h	AKSV__0 - AKSV__4	HDCP AKSV Register
88h	RI1	HDCP Ri Register
8Ch	RI2	HDCP Ri Register
90h	RI_128_COMP	HDCP Ri 128 Compare Register
94h	I_CNT	HDCP I Counter Register
98h	RI_STAT	Ri Status Register
9Ch	RI_CMD	Ri Command Register
A0h	RI_START	Ri Line Start Register
A4h	RI_RX_L	Ri From RX Registers
A8h	RI_RX_H	Ri From RX Registers
ACh	RI_DEBUG	Ri Debug Registers
C8h	DE_DLY	VIDEO DE Delay Register
C8h	DE_DLY	VIDEO DE Delay Register
CCh	DE_CTRL	VIDEO DE Control Register
D0h	DE_TOP	VIDEO DE Top Register
D8h	DE_CNTRL	VIDEO DE Count Register
DCh	DE_CNTH	VIDEO DE Count Register
E0h	DE_LINL	VIDEO DE Line Register
E4h	DE_LINH_1	VIDEO DE Line Register
E8h	HRES_L	Video H Resolution Register
ECh	HRES_H	Video H Resolution Register
F0h	VRES_L	Video V Resolution Register
F4h	VRES_H	Video V Resolution Register
F8h	IADJUST	Video Interlace Adjustment Register
FCh	POL_DETECT	Video SYNC Polarity Detection Register
100h	HBIT_2HSYNC1	Video Hbit to HSYNC Register
104h	HBIT_2HSYNC2	Video Hbit to HSYNC Register
108h	FLD2_HS_OFSTL	Video Field2 HSYNC Offset Register
10Ch	FLD2_HS_OFSTH	Video Field2 HSYNC Offset Register
110h	HWIDTH1	Video HSYNC Length Register
114h	HWIDTH2	Video HSYNC Length Register
118h	VBIT_TO_VSYNC	Video Vbit to VSYNC Register



**Table 13-32. HDMI Core System Registers (continued)**


Address Offset	Acronym	Register Name
11Ch	VWIDTH	Video VSYNC Length Register
120h	VID_CTRL	Video Control Register
124h	VID_ACEN	Video Action Enable Register
128h	VID_MODE	Video Mode1 Register
12Ch	VID_BLANK1	Video Blanking Registers
130h	VID_BLANK2	Video Blanking Registers
134h	VID_BLANK3	Video Blanking Registers
138h	DC_HEADER	Deep Color Header Register
13Ch	VID_DITHER	Video Mode2 Register
140h	RGB2XVYCC_CTL	RGB_2_xvYCC control Register
144h	R2Y_COEFF_LOW	RGB_2_xvYCC Conversion R_2_Y Register
148h	R2Y_COEFF_UP	RGB_2_xvYCC Conversion R_2_Y Register
14Ch	G2Y_COEFF_LOW	RGB_2_xvYCC Conversion G_2_Y Register
150h	G2Y_COEFF_UP	RGB_2_xvYCC Conversion G_2_Y Register
154h	B2Y_COEFF_LOW	RGB_2_xvYCC Conversion B_2_Y Register
158h	B2Y_COEFF_UP	RGB_2_xvYCC Conversion B_2_Y Register
15Ch	R2CB_COEFF_LOW	RGB_2_xvYCC Conversion R_2_Cb Register
160h	R2CB_COEFF_UP	RGB_2_xvYCC Conversion R_2_Cb Register
164h	G2CB_COEFF_LOW	RGB_2_xvYCC Conversion G_2_Cb Register
168h	G2CB_COEFF_UP	RGB_2_xvYCC Conversion G_2_Cb Register
16Ch	B2CB_COEFF_LOW	RGB_2_xvYCC Conversion B_2_Cb Register
170h	B2CB_COEFF_UP	RGB_2_xvYCC Conversion B_2_Cb Register
174h	R2CR_COEFF_LOW	RGB_2_xvYCC Conversion R_2_Cr Register
178h	R2CR_COEFF_UP	RGB_2_xvYCC Conversion R_2_Cr Register
17Ch	G2CR_COEFF_LOW	RGB_2_xvYCC Conversion G_2_Cr Register
180h	G2CR_COEFF_UP	RGB_2_xvYCC Conversion G_2_Cr Register
184h	B2CR_COEFF_LOW	RGB_2_xvYCC Conversion B_2_Cr Register
188h	B2CR_COEFF_UP	RGB_2_xvYCC Conversion B_2_Cr Register
18Ch	RGB_OFFSET_LOW	RGB_2_xvYCC RGB Input Offset Register
190h	RGB_OFFSET_UP	RGB_2_xvYCC RGB Input Offset Register
194h	Y_OFFSET_LOW	RGB_2_xvYCC Conversion Y Output Offset Register
198h	Y_OFFSET_UP	RGB_2_xvYCC Conversion Y Output Offset Register
19Ch	CBCR_OFFSET_LOW	RGB_2_xvYCC Conversion CbCr Output Offset Register
1A0h	CBCR_OFFSET_UP	RGB_2_xvYCC Conversion CbCr Output Offset Register
1C0h	INTR_STATE	Interrupt State Register
1C4h	INTR1	Interrupt Source Register
1C8h	INTR2	Interrupt Source Register
1CCh	INTR3	Interrupt Source Register
1D0h	INTR4	Interrupt Source Register
1D4h	INT_UNMASK1	Interrupt Unmask Register
1D8h	INT_UNMASK2	Interrupt Unmask Register
1DCh	INT_UNMASK3	Interrupt Unmask Register
1E0h	INT_UNMASK4	Interrupt Unmask Register
1E4h	INT_CTRL	Interrupt Control Register
240h	XVYCC2RGB_CTL	xvYCC_2_RGB Control Register
244h	Y2R_COEFF_LOW	xvYCC_2_RGB Conversion Y_2_R Register
248h	Y2R_COEFF_UP	xvYCC_2_RGB Conversion Y_2_R Register

**Table 13-32. HDMI Core System Registers (continued)**

Address Offset	Acronym	Register Name
24Ch	CR2R_COEFF_LOW	xvYCC_2_RGB Conversion Cr_2_R Register
250h	CR2R_COEFF_UP	xvYCC_2_RGB Conversion Cr_2_R Register
254h	CB2B_COEFF_LOW	xvYCC_2_RGB Conversion Cb_2_B Register
258h	CB2B_COEFF_UP	xvYCC_2_RGB Conversion Cb_2_B Register
25Ch	CR2G_COEFF_LOW	xvYCC_2_RGB Conversion Cr_2_G Register
260h	CR2G_COEFF_UP	xvYCC_2_RGB Conversion Cr_2_G Register
264h	CB2G_COEFF_LOW	xvYCC_2_RGB Conversion Cb_2_G Register
268h	CB2G_COEFF_UP	xvYCC_2_RGB Conversion Cb_2_G Register
26Ch	YOFFSET1_LOW	xvYCC_2_RGB Conversion Y Offset Register
270h	YOFFSET1_UP	xvYCC_2_RGB Conversion Y Offset Register
274h	OFFSET1_LOW	xvYCC_2_RGB Conversion Offset1 Register
278h	OFFSET1_MID	xvYCC_2_RGB Conversion Offset1 Register
27Ch	OFFSET1_UP	xvYCC_2_RGB Conversion Offset1 Register
280h	OFFSET2_LOW	xvYCC_2_RGB Conversion Offset2 Register
284h	OFFSET2_UP	xvYCC_2_RGB Conversion Offset2 Register
288h	DCLEVEL_LOW	xvYCC_2_RGB Conversion DC Level Register
28Ch	DCLEVEL_UP	xvYCC_2_RGB Conversion DC Level Register
3B0h	DDC_MAN	DDC I2C Manual Register
3B4h	DDC_ADDR	DDC I2C Target Slave Address Register
3B8h	DDC_SEGM	DDC I2C Target Segment Address Register
3BCh	DDC_OFFSET	DDC I2C Target Offset Address Register
3C0h	DDC_COUNT1	DDC I2C Data Count Register
3C4h	DDC_COUNT2	DDC I2C Data Count Register
3C8h	DDC_STATUS	DDC I2C Status Register
3CCh	DDC_CMD	DDC I2C Command Register
3D0h	DDC_DATA	DDC I2C Data Register
3D4h	DDC_FIFOCNT	DDC I2C FIFO Count Register
3E4h	EPST	ROM Status Register
3E8h	EPCM	ROM Command Register

### 13.3.2.1 Vendor IDL Register (VND\_IDL)

The vendor IDL register is shown in [Figure 13-23](#) and described in [Table 13-33](#).

**Figure 13-23. Vendor ID Register (VND\_IDL)**


LEGEND: R = Read only; -n = value after reset


**Table 13-33. Vendor ID Register (VND\_IDL) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	VND_IDL	Vendor ID low byte. Provides unique vendor identification through I2C.

### 13.3.2.2 Vendor IDH Register (VND\_IDH)

The vendor IDH register is shown in [Figure 13-24](#) and described in [Table 13-34](#).

**Figure 13-24. Vendor ID Register (VND\_IDH)**



LEGEND: R = Read only; -n = value after reset

**Table 13-34. Vendor ID Register (VND\_IDH) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	VND_IDH	Vendor ID high byte. Provides unique vendor identification through I2C.

### 13.3.2.3 Device IDL Register (DEV\_IDL)

The device IDL register is shown in [Figure 13-25](#) and described in [Table 13-35](#).

**Figure 13-25. Device IDL Register (DEV\_IDL)**



LEGEND: R = Read only; -n = value after reset


**Table 13-35. Device IDL Register (DEV\_IDL) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DEV_ID	Device ID low byte. Provides unique vendor identification through I2C.

### 13.3.2.4 Device IDH Register (DEV\_IDH)

The device IDH register is shown in [Figure 13-26](#) and described in [Table 13-36](#).

**Figure 13-26. Device IDH Register (DEV\_IDH)**



LEGEND: R = Read only; -n = value after reset


**Table 13-36. Device IDH Register (DEV\_IDH) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DEV_ID	Device ID high byte. Provides unique vendor identification through I2C.

### 13.3.2.5 Device Revision Register (DEV\_REV)

The device revision register is shown in [Figure 13-27](#) and described in [Table 13-37](#).

**Figure 13-27. Device Revision Register (DEV\_REV)**



LEGEND: R = Read only; -n = value after reset


**Table 13-37. Device Revision Register (DEV\_REV) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DEV_REV	Allows distinction between revisions of same device.

### 13.3.2.6 Software Reset Register (SRST)

The software reset register (SRST) is shown in [Figure 13-28](#) and described in [Table 13-38](#).

**Figure 13-28. Software Reset Register (SRST)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-38. Software Reset Register (SRST) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	FIFORST		Audio FIFO reset
		0	Normal operation
		1	Reset (flush) audio FIFO
0	SWRST		Software reset
		0	Normal operation
		1	Reset all sections, including audio FIFO but not writable registers or HDCP

### 13.3.2.7 System Control Register 1 (SYS\_CTRL1)

The system control register 1 is shown in [Figure 13-29](#) and described in [Table 13-39](#).

**Figure 13-29. System Control Register 1 (SYS\_CTRL1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; x = value is indeterminate


**Table 13-39. System Control Register 1 (SYS\_CTRL1) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	VSYNC	x	The current status of the VSYNC input pin. Refer to the INTR2 register for an interrupt tied to VSYNC active edge.
5	VEN		VSYNC enable
		0	Fixed LOW
		1	Follow VSYNC input
4	HEN		HSYNC enable
		0	Fixed LOW
		1	Follow HSYNC input
3	Reserved	0	Reserved
2	BSEL		Input bus select
		0	12-bit Data Bus
		1	24-bit Data Bus
1	EDGE		Edge select
		0	Latch Input on Falling Edge
		1	Latch Input on Rising Edge
0	PD		Power down mode. Most other register values are not affected by assertion of the PD bit.
		0	Interrupts are in power-down mode
		1	Normal operation

### 13.3.2.8 System Status Register (SYS\_STAT)

The system status register is shown in [Figure 13-30](#) and described in [Table 13-40](#).

**Figure 13-30. System Status Register (SYS\_STAT)**



LEGEND: R = Read only; -n = value after reset; x = value is indeterminate


**Table 13-40. System Status Register (SYS\_STAT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	VLOW	1	VREF mode. Always HIGH.
6-4	Reserved	0	Reserved
2	RSEN	0 1	Receiver sense (works in DC-coupled systems only) RSEN is active when the TMDS link is terminated, usually into a powered-on TMDS receiver chip. An active RSEN implies an active Hot Plug Detect; as the link must also be physically connected. 0 No receiver is connected 1 Receiver is connected and powered on
1	HPD	x	Hot plug detect. The state of the hot plug detect pin can be read here.
0	P_STABLE	x	IDCK (io_pclkpin) to TMDS clock (v_ck2x) is stable and the Transmitter can send reliable data on the TMDS link. A change to the IDCK sets this bit LOW. After a subsequent LOW to HIGH transition, indicating a stable input clock, a software reset is recommended.

### 13.3.2.9 System Control Register 3 (SYS\_CTRL3)

The system control register 3 is shown in [Figure 13-31](#) and shown in [Table 13-41](#).

**Figure 13-31. System Control Register 3 (SYS\_CTRL3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-41. System Control Register 3 (SYS\_CTRL3) Field Descriptions**

Bit	Field	Description
31-3	Reserved	Reserved
2-1	CTL	The states of these control bits are transmitted across the TMDS link during blanking times for DVI 1.0 mode only.
0	Reserved	Reserved

### 13.3.2.10 Data Control Register (DCTL)

The data control register is shown in [Figure 13-32](#) and described in [Table 13-42](#).

**Figure 13-32. Data Control Register (DCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-42. Data Control Register (DCTL) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	VID_BLANK	0	Normal operation (video output is not blanked)
		1	Video output is blanked and the colors sent are those specified in registers VID_BLANK1, VID_BLANK2, and VID_BLANK3.
1	AUD_MUTE	0	Do not send zeroes in audio pocket
		1	Send zeroes in audio pocket
0	HDCP_SEL	0	This register gets the value of the pin io_hdcp_sel. When connected to 1 b0; enables firmware to take the decision whether to send unencrypted data or not. By connecting to 1 b1; HDMI Tx will be able to send ONLY encrypted data.

### 13.3.2.11 HDCP Control Register (HDCP\_CTRL)

The HDCP control register is shown in [Figure 13-33](#) and described in [Table 13-43](#).

**Figure 13-33. HDCP Control Register (HDCP\_CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-43. HDCP Control Register (HDCP\_CTRL) Field Descriptions**


Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	ENC_ON	0	Encryption disabled or not in progress
		1	Encryption enabled and in progress
5	BKSV_ERR	0	BKSV error. To clear BKSV_ERR; the firmware must first set the TX_ANSTOP bit; then perform an authentication twice with a valid BKSV value.
		1	No error in BKSV format
		1	Error in BKSV format
4	RX_RPTR	0	Repeater. If the HDMI Receiver is in a Repeater, write bit 4 (RX_RPTR) to 1 before beginning the authentication process. Note: This bit is written when the Source device detects an attached HDCP Repeater device. This is a necessary step in the computation of shared values in the HDCP protocol. For more information, see section 2.2 in the HDCP 1.0 Specification.
		1	Single HDMI Receiver
		1	HDMI Receiver is a Repeater
3	TX_ANSTOP	0	AN control. When cleared; the cipher engine is allowed to free run and the AN registers cycle through pseudo-random values. When set; the cipher engines stops and the AN register may be read and initialized in the HDCP-capable Receiver. To clear this bit; toggle the RX_RPTR bit. This bit is also cleared when the hardware is reset or BKSV_ERR is set.
2	CP_RESTN	0	Content protection reset
		1	Reset
		1	Normal operation
1	RI_RDY	0	Ri Ready
		1	Ri first value is not ready
		1	Ri first value is ready in the HDMI Transmitter. Cleared by a hardware reset. This bit is also cleared when the first byte of BKSV is written into the HDMI Transmitter (performed at the beginning of the next authentication process).
0	ENC_EN	0	Encryption enable
		1	Encryption is disabled
		1	Encryption is enabled. See description of HDCP_SEL bit in register DCTL (see <a href="#">Section 13.3.2.10</a> ).



### 13.3.2.12 HDCP BKS<sub>V</sub> Register (BKS<sub>V</sub>\_\_0-BKS<sub>V</sub>\_\_4)

The HDCP BKS<sub>V</sub> register is shown in [Figure 13-34](#) and described in [Table 13-44](#).

**Figure 13-34. HDCP BKS<sub>V</sub> Register (BKS<sub>V</sub>\_\_0-BKS<sub>V</sub>\_\_4)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-44. HDCP BKS<sub>V</sub> Register (BKS<sub>V</sub>\_\_0-BKS<sub>V</sub>\_\_4) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	BKS <sub>V</sub>	Write : Written with the HDCP receiver key selection vector register value. Writing 5th BKS <sub>V</sub> byte triggers the authentication logic in the HDMI Transmitter. Write this byte last.

### 13.3.2.13 HDCP AN Register (AN\_\_0-AN\_\_7)

The HDCP AN register is shown in [Figure 13-35](#) and described in [Table 13-45](#).

**Figure 13-35. HDCP AN Register (AN\_\_0-AN\_\_7)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-45. HDCP AN Register (AN\_\_0-AN\_\_7) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AN	AN value is an HDCP 64-Bit pseudo-random value.

### 13.3.2.14 HDCP AKS<sub>V</sub> Register (AKS<sub>V</sub>\_\_0-AKS<sub>V</sub>\_\_4)

The HDCP AKS<sub>V</sub> register is shown in [Figure 13-36](#) and described in [Table 13-46](#).

**Figure 13-36. HDCP AKS<sub>V</sub> Register (AKS<sub>V</sub>\_\_0-AKS<sub>V</sub>\_\_4)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; x = value is indeterminate

**Table 13-46. HDCP AKS<sub>V</sub> Register (AKS<sub>V</sub>\_\_0-AKS<sub>V</sub>\_\_4) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AKS <sub>V</sub>	HDCP-capable transmitter s key selection vector. Fifth AKS <sub>V</sub> byte triggers the authentication logic in the receiver. Write this byte last.

### 13.3.2.15 HDCP Ri1 Register (Ri1)

The HDCP Ri1 register is shown in [Figure 13-37](#) and described in [Table 13-47](#).

**Figure 13-37. HDCP Ri1 Register (RI1)**

31	Reserved	8 7	0
	R-0h		RI R-0h

LEGEND: R = Read only; -n = value after reset

**Table 13-47. HDCP Ri Register (RI1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RI1	RI1 register. The value of this register should be read and compared with the HDMI Receiver's Ri value.

### 13.3.2.16 HDCP Ri2 Register (RI2)

The HDCP Ri2 register is shown in [Figure 13-38](#) and described in [Table 13-48](#).

**Figure 13-38. HDCP Ri2 Register (RI2)**

31	Reserved	8 7	0
	R-0h		RI2 R-0h

LEGEND: R = Read only; -n = value after reset

**Table 13-48. HDCP Ri2 Register (RI2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RI2	RI2 register. The value of this register should be read and compared with the HDMI Receiver's Ri value.

### 13.3.2.17 HDCP Ri 128 Compare Register (RI\_128\_COMP)

The HDCP Ri 128 compare register is shown in [Figure 13-39](#) and described in [Table 13-49](#).

**Figure 13-39. HDCP Ri 128 Compare Register (RI\_128\_COMP)**

31	Reserved	7 6	0
	R-0h		RI_128_COMP R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-49. HDCP Ri 128 Compare Register (RI\_128\_COMP) Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6-0	RI_128_COMP	Limit counter for Ri comparison. When the frame counter (I_CNT) reaches the index set in this register an RI_128 interrupt is generated.

### 13.3.2.18 HDCP I Counter Register (I\_CNT)

The HDCP I counter register is shown in [Figure 13-40](#) and described in [Table 13-50](#).

**Figure 13-40. HDCP I Counter Register (I\_CNT)**



LEGEND: R = Read only; -n = value after reset


**Table 13-50. HDCP I Counter Register (I\_CNT) Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6-0	I_CNT	Current value of I counter. This register counts frames from 0 to 127, then rolls over to zero.

### 13.3.2.19 Ri Status Register (RI\_STAT)

The Ri status register is shown in [Figure 13-41](#) and described in [Table 13-51](#).

**Figure 13-41. Ri Status Register (RI\_STAT)**



LEGEND: R = Read only; -n = value after reset


**Table 13-51. Ri Status Register (RI\_STAT) Field Descriptions**

Bit	Field	Description
31-1	Reserved	Reserved
0	RI_STARTED	Ri check started status. This signal is used for handshaking between the firmware and the hardware. After the Ri check is enabled, the hardware waits for the DDC master to finish the current transaction before taking control. After this bit is set, the firmware loses the ability to use the DDC Master, unless it disables Ri Check and resets to 0.

### 13.3.2.20 Ri Command Register (RI\_CMD)

The Ri command register is shown in [Figure 13-42](#) and described in [Table 13-52](#).

**Figure 13-42. Ri Command Register (RI\_CMD)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-52. Ri Command Register (RI\_CMD) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	BCAP_EN	0 1	Enable polling of the BCAP_DONE bit (in the register INTR2). Note: To poll the BCAP_DONE bit; the ENC_EN (in HDPC_CTRL register) bit and the Ri_EN (in RI_CMD register) bit must be enabled on the HDMI Transmitter. Disable Enable
0	RI_EN	0 1	Enable Ri check. Check bit RI_STARTED of the Ri_STAT register for firmware and hardware DDC control handshaking. Disable Enable

### 13.3.2.21 Ri Line Start Register (RI\_START)

The Ri line start register is shown in [Figure 13-43](#) and described in [Table 13-53](#).

**Figure 13-43. Ri Line Start Register (RI\_START)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-53. Ri Line Start Register (RI\_START) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RI_LINE_START	Indicates at what line within frame 127 or 0 to start the Ri Check. Note that the value for this register bit represents the power of 2; the 2 LSBs are 0.

### 13.3.2.22 Ri From RX Registers (Low) (RI\_RX\_L)

The Ri from RX registers (low) are shown in [Figure 13-44](#) and described in [Table 13-54](#).

**Figure 13-44. Ri From RX Registers (Low) (RI\_RX\_L)**



LEGEND: R = Read only; -n = value after reset

**Table 13-54. Ri From RX Register (Low) (RI\_RX\_L) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RI_RX	Ri_RX[15:8] and Ri_RX[7:0]. This value represents the HDMI Receiver s Ri value if any of the Ri Check errors occurred.

### 13.3.2.23 Ri From RX Registers (High) (RI\_RX\_H)

The Ri from RX registers (high) are shown in [Figure 13-45](#) and described in [Table 13-55](#).

**Figure 13-45. Ri From RX Registers (High) (RI\_RX\_H)**



LEGEND: R = Read only; -n = value after reset


**Table 13-55. Ri From RX Registers (High) (RI\_RX\_H) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RI_RX	Ri_RX[15:8] and Ri_RX[7:0]. This value represents the HDMI Receiver s Ri value if any of the Ri Check errors occurred.

### 13.3.2.24 Ri Debug Registers (RI\_DEBUG)

The Ri debug registers are shown in [Figure 13-46](#) and described in [Table 13-56](#).

**Figure 13-46. Ri Debug Registers (RI\_DEBUG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-56. Ri Debug Registers (RI\_DEBUG) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RI_DBG_TRASH	0	Ri value trash
		1	Force a corruption of the Ri values
6	RI_DBG_HOLD	0	Ri value hold
		1	Hold the Ri value steady; stop updating
5-0	Reserved	0	Reserved

### 13.3.2.25 VIDEO DE Delay Register (DE\_DLY)

The VIDEO DE delay register is shown in [Figure 13-47](#) and described in [Table 13-57](#).

**Figure 13-47. VIDEO DE Delay Register (DE\_DLY)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-57. VIDEO DE Delay Register (DE\_DLY) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DE_DLY	Width of the area to the left of the active display. The unit of measure is pixels. This register should be set to the sum of (HSYNC width) + (horizontal back porch) + (horizontal left border), and is used only for DE generation.  Note that this 12-bit value includes four bits from register DE_CTRL (see <a href="#">Section 13.3.2.26</a> ). The valid range is 1-4095. 0 is invalid.

### 13.3.2.26 VIDEO DE Control Register (DE\_CTRL)

The VIDEO DE control register is shown in [Figure 13-48](#) and described in [Table 13-58](#).

**Figure 13-48. VIDEO DE Control Register (DE\_CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-58. VIDEO DE Control Register (DE\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	DE_GEN	0 1	Generate DE signal Disabled Enabled
5	VS_POL	0 1	VSYNC polarity 0 Positive polarity (leading edge rises) 1 Negative polarity (leading edge falls) Set this bit to the input VSYNC polarity for the source that provides VSYNC. For embedded syncs, set this bit to the desired VSYNC polarity that is generated from the embedded sync codes.
4	HS_POL	0 1	HSYNC polarity 0 Positive polarity (leading edge rises) 1 Negative polarity (leading edge falls) Set this bit to the input HSYNC polarity for the source that provides HSYNC. For embedded syncs, set this bit to the desired HSYNC polarity that is generated from the embedded sync codes.
3-0	DE_DLY	0	Width of the area to the left of the active display. The unit of measure is pixels. This register should be set to the sum of (HSYNC width) + (horizontal back porch) + (horizontal left border), and is used only for DE generation.  Note that this 12-bit value includes eight bits from register DE_DLY (see <a href="#">Section 13.3.2.25</a> ).

### 13.3.2.27 VIDEO DE Top Register (DE\_TOP)

The VIDEO DE top register is shown in [Figure 13-49](#) and described in [Table 13-59](#).

**Figure 13-49. VIDEO DE Top Register (DE\_TOP)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-59. VIDEO DE Top Register (DE\_TOP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DE_TOP	Defines the height of the area above the active display. The unit of measure is lines (HSYNC pulses). This register should be set to the sum of (VSYNC width) + (vertical back porch) + (vertical top border). The valid range is 1-127. 0 is invalid.

### 13.3.2.28 VIDEO DE Count Register (DE\_CNTL)

**Figure 13-50. VIDEO DE Count Register (DE\_CNTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The VIDEO DE count register is shown in [Figure 13-50](#) and described in [Table 13-60](#).


**Table 13-60. VIDEO DE Count Register (DE\_CNTL) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DE_CNT	Defines the width of the active display. The unit of measure is pixels. This register should be set to the desired horizontal resolution.  Note that this 12-bit value includes four bits from register DE_CNTH (see <a href="#">Section 13.3.2.29</a> ). The valid range is 1-4095. 0 is invalid.

### 13.3.2.29 VIDEO DE Count Register (DE\_CNTH)

The VIDEO DE count register is shown in [Figure 13-51](#) and described in [Table 13-61](#).

**Figure 13-51. VIDEO DE Count Register (DE\_CNTH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-61. VIDEO DE Count Register (DE\_CNTH) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	DE_CNT	Defines the width of the active display. The unit of measure is pixels. This register should be set to the desired horizontal resolution.  Note that this 12-bit value includes eight bits from register DE_CNTL (see <a href="#">Section 13.3.2.28</a> ). The valid range is 1-4095. 0 is invalid.



### 13.3.2.30 VIDEO DE Line Register (DE\_LINL)

The VIDEO DE line register is shown in [Figure 13-52](#) and described in [Table 13-62](#).

**Figure 13-52. VIDEO DE Line Register (DE\_LINL)**

31	Reserved	8 7	0
R-0h		DE_LIN[7:0] R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-62. VIDEO DE Line Register (DE\_LINL) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DE_LIN	Defines the height of the active display. The unit of measure is lines (HSYNC pulses). Set this register to the desired vertical resolution. For interlaced modes; set this register to the number of lines per field; which is half the overall vertical resolution.  Note that this 11-bit value includes three bits from register DE_LINH_1 (see <a href="#">Section 13.3.2.31</a> ). The valid range is 1-2047. 0 is invalid.

### 13.3.2.31 VIDEO DE Line Register (DE\_LINH\_1)

The VIDEO DE line register is shown in [Figure 13-53](#) and described in [Table 13-63](#).

**Figure 13-53. VIDEO DE Line Register (DE\_LINH\_1)**

31	Reserved	3 2	0
R-0h		DE_LIN[10:8] R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-63. VIDEO DE Line Register (DE\_LINH\_1) Field Descriptions**

Bit	Field	Description
31-3	Reserved	Reserved
2-0	DE_LIN	Defines the height of the active display. The unit of measure is lines (HSYNC pulses). Set this register to the desired vertical resolution. For interlaced modes; set this register to the number of lines per field; which is half the overall vertical resolution.  Note that this 11-bit value includes eight bits from register DE_LINL (see <a href="#">Section 13.3.2.30</a> ). The valid range is 1-2047. 0 is invalid.

### 13.3.2.32 Video H Resolution Register (HRES\_L)

The video H resolution register is shown in [Figure 13-54](#) and described in [Table 13-64](#).

**Figure 13-54. Video H Resolution Register (HRES\_L)**



LEGEND: R = Read only; -n = value after reset


**Table 13-64. Video H Resolution Register (HRES\_L) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	H_RES	Measures the time between two HSYNC active edges. The unit of measure is pixels. Note that this 13-bit value includes five bits from register HRES_H (see <a href="#">Section 13.3.2.33</a> ).

### 13.3.2.33 Video H Resolution Register (HRES\_H)

The video H resolution register is shown in [Figure 13-55](#) and described in [Table 13-65](#).

**Figure 13-55. Video H Resolution Register (HRES\_H)**



LEGEND: R = Read only; -n = value after reset

**Table 13-65. Video H Resolution Register (HRES\_H) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	H_RES	Measures the time between two HSYNC active edges. The unit of measure is pixels. Note that this 13-bit value includes eight bits from register HRES_L (see <a href="#">Section 13.3.2.32</a> ).

### 13.3.2.34 Video V Resolution Register (VRES\_L)

The video V resolution register is shown in [Figure 13-56](#) and described in [Table 13-66](#).

**Figure 13-56. Video V Resolution Register (VRES\_L)**



LEGEND: R = Read only; -n = value after reset


**Table 13-66. Video V Resolution Low Register (VRES\_L) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	V_RES	Measures the time between two VSYNC active edges. The unit of measure is lines. Note that this 11-bit value includes three bits from register VRES_H (see <a href="#">Section 13.3.2.35</a> ).

### 13.3.2.35 Video V Resolution Register (VRES\_H)

The video V resolution register is shown in [Figure 13-57](#) and described in [Table 13-67](#).

**Figure 13-57. Video V Resolution Register (VRES\_H)**



LEGEND: R = Read only; -n = value after reset


**Table 13-67. Video V Resolution Register (VRES\_H) Field Descriptions**

Bit	Field	Description
31-3	Reserved	Reserved
2-0	V_RES	Measures the time between two VSYNC active edges. The unit of measure is lines. Note that this 11-bit value includes eight bits from register VRES_L (see <a href="#">Section 13.3.2.34</a> ).

### 13.3.2.36 Video Interlace Adjustment Register (IADJUST)

The video interlace adjustment register is shown in [Figure 13-58](#) and described in [Table 13-68](#).

**Figure 13-58. Video Interlace Adjustment Register (IADJUST)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-68. Video Interlace Adjustment Register (IADJUST) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	DE_ADJ	0 1	Setting this bit HIGH disables VSYNC adjustments and sets the DE generator to be more compatible with the existing transmitters. Clearing this bit enables detection circuits to locate the position of VSYNC relative to HSYNC and only include HSYNC edges that are greater than 3/4 lines from VSYNC in the line count for DE_TOP. Enable VSYNC detection when not using DE generator. 0 Enable VSYNC 1 Disable VSYNC.
1	F2VADJ	0 1	VBIT_TO_VSYNC value (in register VBIT_TO_VSYNC) adjust enable 0 The VBIT_TO_VSYNC value is not adjusted. 1 The VBIT_TO_VSYNC value is adjusted during field 2 of an interlace frame according to the setting of the F2VOFST bit.
0	F2VOFST	0 1	VBIT_TO_VSYNC value (in register VBIT_TO_VSYNC) offset 0 If F2VADJ is set, VBIT_TO_VSYNC is decremented by one during field 2 of an interlace frame. 1 If F2VADJ is set, VBIT_TO_VSYNC is incremented by one during field 2 of an interlace frame.

### 13.3.2.37 Video SYNC Polarity Detection Register (POL\_DETECT)

The video SYNCH polarity detection register is shown in [Figure 13-59](#) and described in [Table 13-69](#).

**Figure 13-59. Video SYNC Polarity Detection Register (POL\_DETECT)**



LEGEND: R = Read only; -n = value after reset


**Table 13-69. Video SYNC Polarity Detection Register (POL\_DETECT) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	I_DET	0	Interface detect Non-interlaced video
		1	Interlaced video. This bit is set by checking for a varying VSYNC timing characteristic of interlaced modes.
1	VPOL_DET	0	Detected input VSYNC polarity using internal circuit Active high (leading edge rises)
		1	Active low (leading edge falls)
0	HPOL_DET	0	Detected input HSYNC polarity using internal circuit Active high (leading edge rises)
		1	Active low (leading edge falls)

### 13.3.2.38 Video Hbit to HSYNC Register (HBIT\_2HSYNC1)

The video Hbit to HSYNC register is shown in [Figure 13-60](#) and described in [Table 13-70](#).

**Figure 13-60. Video Hbit to HSYNC Register (HBIT\_2HSYNC1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-70. Video Hbit to HSYNC Register (HBIT\_2HSYNC1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	HBIT_TO_HSYNC	Creates HSYNC pulses. Set this register to the delay from the detection of an EAV sequence (H bit change from 1 to 0) to the active edge of HSYNC. The unit of measure is pixels. Note that this 10-bit value includes two bits from register HBIT_2HSYNC2 (see <a href="#">Section 13.3.2.39</a> ). The valid range is 1-1023. 0 is invalid.

### 13.3.2.39 Video Hbit to HSYNC Register (HBIT\_2HSYNC2)

The video Hbit to HSYNC register is shown in [Figure 13-61](#) and described in [Table 13-71](#).

**Figure 13-61. Video Hbit to HSYNC Register (HBIT\_2HSYNC2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-71. Video Hbit to HSYNC Register (HBIT\_2HSYNC2) Field Descriptions**

Bit	Field	Description
31-2	Reserved	Reserved
1-0	HBIT_TO_HSYNC	Creates HSYNC pulses. Set this register to the delay from the detection of an EAV sequence (H bit change from 1 to 0) to the active edge of HSYNC. The unit of measure is pixels. Note that this 10-bit value includes eight bits from register HBIT_2HSYNC1 (see <a href="#">Section 13.3.2.38</a> ). The valid range is 1-1023. 0 is invalid.

### 13.3.2.40 Video Field2 HSYNC Offset Register (FLD2\_HS\_OFSTL)

The video field2 HSYNC offset register is shown in [Figure 13-62](#) and described in [Table 13-72](#).

**Figure 13-62. Video Field2 HSYNC Offset Register (FLD2\_HS\_OFSTL)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-72. Video Field2 HSYNC Offset Register (FLD2\_HS\_OFSTL) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	FIELD2_OFST	Determines VSYNC pixel offset for the odd field of an interlaced source. Set this to half the number of pixels/line. Note that this 12-bit value includes four bits from register FLD2_HS_OFSTH (see <a href="#">Section 13.3.2.41</a> ). The valid range is 1-4095. 0 is invalid.

### 13.3.2.41 Video Field2 HSYNC Offset Register (FLD2\_HS\_OFSTH)

**Figure 13-63. Video Field2 HSYNC Offset Register (FLD2\_HS\_OFSTH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The video field2 HSYNC offset register is shown in [Figure 13-63](#) and described in [Table 13-73](#).


**Table 13-73. Video Field2 HSYNC Offset Register (FLD2\_HS\_OFSTH) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	FIELD2_OFST	Determines VSYNC pixel offset for the odd field of an interlaced source. Set this to half the number of pixels/line. Note that this 12-bit value includes eight bits from register FLD2_HS_OFSTL (see <a href="#">Section 13.3.2.40</a> ). The valid range is 1-4095. 0 is invalid.

### 13.3.2.42 Video HSYNC Length Register (HWIDTH1)

The video HSYNC length register is shown in [Figure 13-64](#) and described in [Table 13-74](#).

**Figure 13-64. Video HSYNC Length Register (HWIDTH1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-74. Video HSYNC Length Register (HWIDTH1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	HWIDTH	Sets the width of the HSYNC pulses. Set this register to the desired HSYNC pulse width. The unit of measure is pixels. Note that this 10-bit value includes two bits from register HWIDTH2 (see <a href="#">Section 13.3.2.43</a> ). The valid range is 1-1023. 0 is invalid.

### 13.3.2.43 Video HSYNC Length Register (HWIDTH2)

The video HSYNC length register is shown in [Figure 13-65](#) and described in [Table 13-75](#).

**Figure 13-65. Video HSYNC Length Register (HWIDTH2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-75. Video HSYNC Length Register (HWIDTH2) Field Descriptions**

Bit	Field	Description
31-2	Reserved	Reserved
1-0	HWIDTH	Sets the width of the HSYNC pulses. Set this register to the desired HSYNC pulse width. The unit of measure is pixels. Note that this 10-bit value includes eight bits from register HWIDTH1 (see <a href="#">Section 13.3.2.42</a> ). The valid range is 1-1023. 0 is invalid.



### 13.3.2.44 Video Vbit to VSYNC Register (VBIT\_TO\_VSYNC)

The video Vbit to VSYNC register is shown in [Figure 13-66](#) and described in [Table 13-76](#).

**Figure 13-66. Video Vbit to VSYNC Register (VBIT\_TO\_VSYNC)**

31	Reserved	6	5	0
R-0h			VBIT_TO_VSYNC R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-76. Video Vbit to VSYNC Register (VBIT\_TO\_VSYNC) Field Descriptions**

Bit	Field	Description
31-6	Reserved	Reserved
5-0	VBIT_TO_VSYNC	Sets the delay from the detection of V bit changing from 1 to 0 in an EAV sequence; to the asserting edge of VSYNC. The unit of measure is lines. The valid range is 1-63. 0 is invalid.

### 13.3.2.45 Video VSYNC Length Register (VWIDTH)

The video VSYNC length register is shown in [Figure 13-67](#) and described in [Table 13-77](#).

**Figure 13-67. Video VSYNC Length Register (VWIDTH)**

31	Reserved	6	5	0
R-0h			VWIDTH R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-77. Video VSYNC Length Register (VWIDTH) Field Descriptions**

Bit	Field	Description
31-6	Reserved	Reserved
5-0	VWIDTH	Sets the width of VSYNC pulse. The unit of measure is lines. The valid range is 1-63. 0 is invalid.

### 13.3.2.46 Video Control Register (VID\_CTRL)

The video control register is shown in [Figure 13-68](#) and described in [Table 13-78](#).

**Figure 13-68. Video Control Register (VID\_CTRL)**

	Reserved	
	R-0h	
31		16
15	Reserved	8
	IFPOL	7
	Reserved	6
	EXTN	5
	CSCSEL	4
	Reserved	3
	Reserved	2
	Reserved	1
	ICLK	0
	R-0h	R/W-0h
	R-0h	R/W-0h
	R/W-0h	R/W-0h
	R-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-78. Video Control Register (VID\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	IFPOL	0	Invert field polarity. This bit is used when the 656 Flag bit is opposite the standard polarity for Field1 and Field2. Inverting the field polarity causes the sync extraction to format HSYNC and VSYNC properly based on the F bit. In embedded sync mode, the HDMI Transmitter does not detect even from odd field, except based on the setting of the F bit. With explicit syncs, the HDMI transmitter encodes HSYNC and VSYNC across the HDMI/TMDS link regardless of field sequence.
		1	Invert field bit
6	Reserved	0	Reserved
5	EXTN	0	Extended bit mode
		1	All 8-bit input modes
		1	All 12-bit 4:2:2 input modes. For 4:2:2 inputs wider than 8 bits but less than 12 bits; the unused bits should be cleared to 0.
4	CSCSEL	0	Color space conversion standard select
		1	BT.601 conversion
		1	BT.709 conversion
3-2	Reserved	0	Reserved
1-0	ICLK	0	Clock mode
		1h	If the DEMUX bit in the VID_MODE register is cleared to 0, set the ICLK bit and the pixel replication field of the AVI v2 data byte 5 to the same value.
		2h	If the DEMUX bit in the VID_MODE register is set to 1, set the pixel replication field of the AVI v2 data byte 5 to the next higher pixel replication rate. For example, if DEMUX = 1 and ICLK = 1, set the pixel replication field of AVI v2 data byte 5 to 3h.
		3h	Pixel data is not replicated
		3h	Pixels are replicated once (each sent twice)
		3h	Reserved
		3h	Pixels are replicated 4 times (each sent four times)

### 13.3.2.47 Video Action Enable Register (VID\_ACEN)

The video action enable register is shown in [Figure 13-69](#) and described in [Table 13-79](#).

**Figure 13-69. Video Action Enable Register (VID\_ACEN)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-79. Video Action Enable Register (VID\_ACEN) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-6	WIDE_BUS	0	8 bits per channel or 24-bit bus mode
		1h	10 bits per channel or 30-bit bus mode
		2h	12 bits per channel or 36-bit bus mode
		3h	Reserved
5	Reserved	0	Reserved
4	CLIP_CS_ID	0	Output color space is RGB 1
		1	Output color space is YCbCr
3	RANGE_CLIP	0	Disable
		1	Enable
2	RGB_2_YCBCR	0	Disable
		1	Enable
1	RANGE_CMPS	0	Disable
		1	Enable
0	DOWN_SMPL	0	Disable
		1	Enable

### 13.3.2.48 Video Mode1 Register (VID\_MODE)

The video mode1 register is shown in [Figure 13-70](#) and described in [Table 13-80](#).

**Figure 13-70. Video Mode1 Register (VID\_MODE)**

31	Reserved						16
R-0h							
15	Reserved						8
R-0h							
7	6	5	4	3	2	1	0
DITHER_MODE	DITHER	RANGE	CSC	UPSMP	DEMUX	SYNCEX	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-80. Video Mode1 Register (VID\_MODE) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-6	DITHER_MODE	0	Identifies the number of bits per output video channel
		1h	Dither to 8 bits
		2h	Dither to 10 bits
		3h	Dither to 12 bits
		3h	Reserved
5	DITHER	0	Dither enable
		1	Dither disabled; the video output is truncated to the output width specified in the DITHER_MODE bit.
		1	Dither enabled; the video output is dithered to the output width specified in the DITHER_MODE bit.
4	RANGE	0	Data range 16–235 to 0–255 expansion
		1	When this bit is set, the HDMI transmitter expands the range of pixel data values from 16-235 into the full 8-bit range of 0-255. This is suitable for translating input YCbCr data into output RGB data in PC modes that use the complete range. The HDMI Specification allows one non-CEA-861D mode in the first and only 18-byte descriptor of the Sink's EDID 1.3. This is the native resolution of the Sink, which may be RGB. It may be a standard PC resolution (XGA, SXGA, WXGA, and so on), or a specific native resolution. In these cases (or for a Sink with the Type B HDMI connector, which allows multiple PC modes), when the HDMI transmitter receives YCbCr data, the data must be expanded to full range for outputting RGB full-range modes.
		0	Disable
		1	Enable
3	CSC	0	YcbCr to RGB color space conversion
		1	Disable
		1	Enable
2	UPSMP	0	Upsampling 4:2:2 to 4:4:4
		1	Disable
		1	Enable
1	DEMUX	0	One- to two-data-channel demux
		1	Disable
		1	Enable
0	SYNCEX	0	Embedded sync extraction
		1	Disable
		1	Enable

### 13.3.2.49 Video Blanking Register (VID\_BLANK1)

The video blanking register is shown in [Figure 13-71](#) and described in [Table 13-81](#).

**Figure 13-71. Video Blanking Register (VID\_BLANK1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-81. Video Blanking Registers (VID\_BLANK1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	VID_BLANK1	Defines the video blanking value for Channel 1 (Blue).

### 13.3.2.50 Video Blanking Register (VID\_BLANK2)

The video blanking register is shown in [Figure 13-72](#) and described in [Table 13-82](#).

**Figure 13-72. Video Blanking Register (VID\_BLANK2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-82. Video Blanking Register (VID\_BLANK2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	VID_BLANK2	Defines the video blanking value for Channel 2 (Green).

### 13.3.2.51 Video Blanking Register (VID\_BLANK3)

The video blanking register is shown in [Figure 13-73](#) and described in [Table 13-83](#).

**Figure 13-73. Video Blanking Register (VID\_BLANK3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-83. Video Blanking Register (VID\_BLANK3) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	VID_BLANK3	Defines the video blanking value for Channel 3 (Red).

### 13.3.2.52 Deep Color Header Register (DC\_HEADER)

The deep color header register is shown in [Figure 13-74](#) and described in [Table 13-84](#).

**Figure 13-74. Deep Color Header Register (DC\_HEADER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-84. Deep Color Header Register (DC\_HEADER) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DC_HEADER	The least-significant byte of the deep color header that sends the TMDS dynamic phase once per frame.

### 13.3.2.53 Video Mode2 Register (VID\_DITHER)

The video mode2 register is shown in [Figure 13-75](#) and described in [Table 13-85](#).

**Figure 13-75. Video Mode2 Register (VID\_DITHER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-85. Video Mode2 Register (VID\_DITHER) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	M_D2	0	Dither + round option Disable the function
		1	Enable the function
5	UP2	0	Dither + 2'b10 option Disable the function
		1	Enable the function
4	422_EN	0	Enable Mode 4:2:2 for dithering and clipping Disable the function
		1	Enable the function
3	D_BC_EN	0	Enable adding random number on Blue channel data. Disable the function
		1	Enable the function
2	D_GC_EN	0	Enable adding random number on Green channel data. Disable the function
		1	Enable the function
1	D_RC_EN	0	Enable adding random number on Red channel data. Disable the function
		1	Enable the function
0	DRD	0	Dither round: Add random number + 2b10 then truncate the LSB 2-bit. Disable the function
		1	Enable the function

### 13.3.2.54 RGB\_2\_xvYCC Control Register (RGB2XVYCC\_CT)

The RGB\_2\_xvYCC control register is shown in [Figure 13-76](#) and described in [Table 13-86](#).

**Figure 13-76. RGB\_2\_xvYCC Control Register (RGB2XVYCC\_CT)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-86. RGB\_2\_xvYCC control Register (RGB2XVYCC\_CT) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	XV_CO_OV	0	Override internal CSC coefficients with register 51 to XX values Disable the function
		1	Enable the function
1	XV_FUS	0	xvYCC fullscale mode Disable the function
		1	Enable the function
0	XV_EN	0	xvYCC enable Disable the function
		1	Enable the function



### 13.3.2.55 RGB\_2\_xvYCC Conversion R\_2\_Y Register (R2Y\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion R\_2\_Y register is shown in [Figure 13-77](#) and described in [Table 13-87](#).

**Figure 13-77. RGB\_2\_xvYCC Conversion R\_2\_Y Register (R2Y\_COEFF\_LOW)**

31	Reserved	8 7	0
R-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-87. RGB\_2\_xvYCC Conversion R\_2\_Y Register (R2Y\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	R2YCOEFF_L	RGB to xvYCC conversion. R to Y coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.56 RGB\_2\_xvYCC Conversion R\_2\_Y Register (R2Y\_COEFF\_UP)

The RGB\_2\_xvYCC conversion R\_2\_Y register is shown in [Figure 13-78](#) and described in [Table 13-88](#).

**Figure 13-78. RGB\_2\_xvYCC Conversion R\_2\_Y Register (R2Y\_COEFF\_UP)**

31	Reserved	8 7	0
R-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-88. RGB\_2\_xvYCC Conversion R\_2\_Y Register (R2Y\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	R2YCOEFF_H	RGB to xvYCC conversion. R to Y coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.57 RGB\_2\_xvYCC Conversion G\_2\_Y Register (G2Y\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion G\_2\_Y register is shown in [Figure 13-79](#) and described in [Table 13-89](#).

**Figure 13-79. RGB\_2\_xvYCC Conversion G\_2\_Y Register (G2Y\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-89. RGB\_2\_xvYCC Conversion G\_2\_Y Register (G2Y\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	G2YCOEFF_L	RGB to xvYCC conversion. G to Y coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.58 RGB\_2\_xvYCC Conversion G\_2\_Y Register (G2Y\_COEFF\_UP)

The RGB\_2\_xvYCC conversion G\_2\_Y register is shown in [Figure 13-80](#) and described in [Table 13-90](#).

**Figure 13-80. RGB\_2\_xvYCC Conversion G\_2\_Y Register (G2Y\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-90. RGB\_2\_xvYCC Conversion G\_2\_Y Register (G2Y\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	G2YCOEFF_H	RGB to xvYCC conversion. G to Y coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.59 RGB\_2\_xvYCC Conversion B\_2\_Y Register (B2Y\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion B\_2\_Y register is shown in [Figure 13-81](#) and described in [Table 13-91](#).

**Figure 13-81. RGB\_2\_xvYCC Conversion B\_2\_Y Register (B2Y\_COEFF\_LOW)**

31	Reserved	8 7	0
	R-0h		B2YCOEFF_L R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-91. RGB\_2\_xvYCC Conversion B\_2\_Y Register (B2Y\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	B2YCOEFF_L	RGB to xvYCC conversion. B to Y coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.60 RGB\_2\_xvYCC Conversion B\_2\_Y Register (B2Y\_COEFF\_UP)

The RGB\_2\_xvYCC conversion B\_2\_Y register is shown in [Figure 13-82](#) and described in [Table 13-92](#).

**Figure 13-82. RGB\_2\_xvYCC Conversion B\_2\_Y Register (B2Y\_COEFF\_UP)**

31	Reserved	8 7	0
	R-0h		B2YCOEFF_H R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-92. RGB\_2\_xvYCC Conversion B\_2\_Y Register (B2Y\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	B2YCOEFF_H	RGB to xvYCC conversion. B to Y coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.61 RGB\_2\_xvYCC Conversion R\_2\_Cb Register (R2CB\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion R\_2\_Cb register is shown in [Figure 13-83](#) and described in [Table 13-93](#).

**Figure 13-83. RGB\_2\_xvYCC Conversion R\_2\_Cb Register (R2CB\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-93. RGB\_2\_xvYCC Conversion R\_2\_Cb Register (R2CB\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	R2CBCOEFF_L	RGB to xvYCC conversion. R to Cb coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.62 RGB\_2\_xvYCC Conversion R\_2\_Cb Register (R2CB\_COEFF\_UP)

The RGB\_2\_xvYCC conversion R\_2\_Cb register is shown in [Figure 13-84](#) and described in [Table 13-94](#).

**Figure 13-84. RGB\_2\_xvYCC Conversion R\_2\_Cb Register (R2CB\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-94. RGB\_2\_xvYCC Conversion R\_2\_Cb Register (R2CB\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	R2CBCOEFF_H	RGB to xvYCC conversion. R to Cb coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.63 RGB\_2\_xvYCC Conversion G\_2\_Cb Register (G2CB\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion G\_2\_Cb register is shown in [Figure 13-85](#) and described in [Table 13-95](#).

**Figure 13-85. RGB\_2\_xvYCC Conversion G\_2\_Cb Register (G2CB\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-95. RGB\_2\_xvYCC Conversion G\_2\_Cb Register (G2CB\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	G2CBCOEFF_L	RGB to xvYCC conversion. G to Cb coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.64 RGB\_2\_xvYCC Conversion G\_2\_Cb Register (G2CB\_COEFF\_UP)

The RGB\_2\_xvYCC conversion G\_2\_Cb register is shown in [Figure 13-86](#) and described in [Table 13-96](#).

**Figure 13-86. RGB\_2\_xvYCC Conversion G\_2\_Cb Register (G2CB\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-96. RGB\_2\_xvYCC Conversion G\_2\_Cb Register (G2CB\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	G2CBCOEFF_H	RGB to xvYCC conversion. G to Cb coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.65 RGB\_2\_xvYCC Conversion B\_2\_Cb Register (B2CB\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion G\_2\_Cb register is shown in [Figure 13-87](#) and described in [Table 13-97](#).

**Figure 13-87. RGB\_2\_xvYCC Conversion B\_2\_Cb Register (B2CB\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-97. RGB\_2\_xvYCC Conversion B\_2\_Cb Register (B2CB\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	B2CBCOEFF_L	RGB to xvYCC conversion. B to Cb coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.66 RGB\_2\_xvYCC Conversion B\_2\_Cb Register (B2CB\_COEFF\_UP)

The RGB\_2\_xvYCC conversion G\_2\_Cb register is shown in [Figure 13-88](#) and described in [Table 13-98](#).

**Figure 13-88. RGB\_2\_xvYCC Conversion B\_2\_Cb Register (B2CB\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-98. RGB\_2\_xvYCC Conversion B\_2\_Cb Register (B2CB\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	B2CBCOEFF_H	RGB to xvYCC conversion. B to Cb coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.67 RGB\_2\_xvYCC Conversion R\_2\_Cr Register (R2CR\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion R\_2\_Cr register is shown in [Figure 13-89](#) and described in [Table 13-99](#).

**Figure 13-89. RGB\_2\_xvYCC Conversion R\_2\_Cr Register (R2CR\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-99. RGB\_2\_xvYCC Conversion R\_2\_Cr Register (R2CR\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	R2CRCOEFF_L	RGB to xvYCC conversion. R to Cr coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.68 RGB\_2\_xvYCC Conversion R\_2\_Cr Register (R2CR\_COEFF\_UP)

The RGB\_2\_xvYCC conversion R\_2\_Cr register is shown in [Figure 13-90](#) and described in [Table 13-100](#).

**Figure 13-90. RGB\_2\_xvYCC Conversion R\_2\_Cr Register (R2CR\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-100. RGB\_2\_xvYCC Conversion R\_2\_Cr Register (R2CR\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	R2CRCOEFF_H	RGB to xvYCC conversion. R to Cr coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.69 RGB\_2\_xvYCC Conversion G\_2\_Cr Register (G2CR\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion G\_2\_Cr register is shown in [Figure 13-91](#) and described in [Table 13-101](#).

**Figure 13-91. RGB\_2\_xvYCC Conversion G\_2\_Cr Register (G2CR\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-101. RGB\_2\_xvYCC Conversion G\_2\_Cr Register (G2CR\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	G2CRCOEFF_L	RGB to xvYCC conversion. G to Cr coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.70 RGB\_2\_xvYCC Conversion G\_2\_Cr Register (G2CR\_COEFF\_UP)

The RGB\_2\_xvYCC conversion G\_2\_Cr register is shown in [Figure 13-92](#) and described in [Table 13-102](#).

**Figure 13-92. RGB\_2\_xvYCC Conversion G\_2\_Cr Register (G2CR\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-102. RGB\_2\_xvYCC Conversion G\_2\_Cr Register (G2CR\_COEFF\_UP) Field Descriptions**


Bit	Field	Description
31-8	Reserved	Reserved
7-0	G2CRCOEFF_H	RGB to xvYCC conversion. G to Cr coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)



### 13.3.2.71 RGB\_2\_xvYCC Conversion B\_2\_Cr Register (B2CR\_COEFF\_LOW)

The RGB\_2\_xvYCC conversion B\_2\_Cr register is shown in [Figure 13-93](#) and described in [Table 13-103](#).

**Figure 13-93. RGB\_2\_xvYCC Conversion B\_2\_Cr Register (B2CR\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-103. RGB\_2\_xvYCC Conversion B\_2\_Cr Register (B2CR\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	B2CRCOEFF_L	RGB to xvYCC conversion. B to Cr coefficient lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.72 RGB\_2\_xvYCC Conversion B\_2\_Cr Register (B2CR\_COEFF\_UP)

The RGB\_2\_xvYCC conversion B\_2\_Cr register is shown in [Figure 13-94](#) and described in [Table 13-104](#).

**Figure 13-94. RGB\_2\_xvYCC Conversion B\_2\_Cr Register (B2CR\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-104. RGB\_2\_xvYCC Conversion B\_2\_Cr Register (B2CR\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	B2CRCOEFF_H	RGB to xvYCC conversion. B to Cr coefficient upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.73 RGB\_2\_xvYCC RGB Input Offset Register (RGB\_OFFSET\_LOW)

The RGB\_2\_xvYCC RGB input offset register is shown in [Figure 13-95](#) and described in [Table 13-105](#).

**Figure 13-95. RGB\_2\_xvYCC RGB Input Offset Register (RGB\_OFFSET\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-105. RGB\_2\_xvYCC RGB Input Offset Register (RGB\_OFFSET\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RGB_OFFS_L	Input RGB offset value lower byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.74 RGB\_2\_xvYCC RGB Input Offset Register (RGB\_OFFSET\_UP)

The RGB\_2\_xvYCC RGB input offset register is shown in [Figure 13-96](#) and described in [Table 13-106](#).

**Figure 13-96. RGB\_2\_xvYCC RGB Input Offset Register (RGB\_OFFSET\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-106. RGB\_2\_xvYCC RGB Input Offset Register (RGB\_OFFSET\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	RGB_OFFS_H	Input RGB offset value upper byte (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.75 RGB\_2\_xvYCC Conversion Y Output Offset Register (Y\_OFFSET\_LOW)

The RGB\_2\_xvYCC conversion Y output offset register is shown in [Figure 13-97](#) and described in [Table 13-107](#).

**Figure 13-97. RGB\_2\_xvYCC Conversion Y Output Offset Register (Y\_OFFSET\_LOW)**

31	Reserved	7 6	0
R-0h		Y_OFFSET_L R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-107. RGB\_2\_xvYCC Conversion Y Output Offset Register (Y\_OFFSET\_LOW)  
Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6-0	Y_OFFSET_L	Output Y offset value lower 7 bits (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.76 RGB\_2\_xvYCC Conversion Y Output Offset Register (Y\_OFFSET\_UP)

The RGB\_2\_xvYCC conversion Y output offset register is shown in [Figure 13-98](#) and described in [Table 13-108](#).

**Figure 13-98. RGB\_2\_xvYCC Conversion Y Output Offset Register (Y\_OFFSET\_UP)**

31	Reserved	7 6	0
R-0h		Y_OFFSET_H R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-108. RGB\_2\_xvYCC Conversion Y Output Offset Register (Y\_OFFSET\_UP)  
Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6-0	Y_OFFSET_H	Output Y offset value upper 7 bits (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.77 RGB\_2\_xvYCC Conversion CbCr Output Offset Register (CBCR\_OFFSET\_LOW)

The RGB\_2\_xvYCC conversion CbCr output offset register is shown in [Figure 13-99](#) and described in [Table 13-109](#).

**Figure 13-99. RGB\_2\_xvYCC Conversion CbCr Output Offset Register (CBCR\_OFFSET\_LOW)**

31	Reserved	7 6	0
R-0h		CBCR_OFFS_L R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-109. RGB\_2\_xvYCC Conversion CbCr Output Offset Register (CBCR\_OFFSET\_LOW) Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6-0	CBCR_OFFS_L	Output CbCr offset value lower 7 bits (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.78 RGB\_2\_xvYCC Conversion CbCr Output Offset Register (CBCR\_OFFSET\_UP)

The RGB\_2\_xvYCC conversion CbCr output offset register is shown in [Figure 13-100](#) and described in [Table 13-110](#).

**Figure 13-100. RGB\_2\_xvYCC Conversion CbCr Output Offset Register (CBCR\_OFFSET\_UP)**

31	Reserved	7 6	0
R-0h		CBCR_OFFS_H R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-110. RGB\_2\_xvYCC Conversion CbCr Output Offset Register (CBCR\_OFFSET\_UP) Field Descriptions**

Bit	Field	Description
31-7	Reserved	Reserved
6-0	CBCR_OFFS_H	Output CbCr offset value upper 7 bits (override internal CSC value when XV_CO_OV = 1 in register RGB_2_XVYCC_CT)

### 13.3.2.79 Interrupt State Register (INTR\_STATE)

The interrupt state register is shown in [Figure 13-101](#) and described in [Table 13-111](#).

**Figure 13-101. Interrupt State Register (INTR\_STATE)**

31	Reserved	1 0
R-0h		INTR R-0h

LEGEND: R = Read only; -n = value after reset

**Table 13-111. Interrupt State Register (INTR\_STATE) Field Descriptions**

Bit	Field	Description
31-1	Reserved	Reserved
0	INTR	Interrupt State. When an interrupt is asserted; this bit is set to 1. The polarity of the INT output signal is set using this bit and the POLARITY bit in the INT_CTRL register. Only INTR1, INTR2, INTR3, and INTR4 bits with matching set bits in INT_UNMASK can contribute to setting the INTR bit.

### 13.3.2.80 Interrupt Source Register (INTR1)

The interrupt source register is shown in [Figure 13-102](#) and described in [Table 13-112](#).

**Figure 13-102. Interrupt Source Register (INTR1)**

31	Reserved								16	
R-0h										
15	Reserved								8	
R-0h										
7	6	5	4	3	2	1	0			
SOFT	HPD	RSEN	DROP_SAMPLE	BIP_HASE_ERR	RI_128	OVER_RUN	UNDER_RUN			
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		

LEGEND: R = Read only; -n = value after reset


**Table 13-112. Interrupt Source Register (INTR1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	SOFT	Software Induced Interrupt. Allows the firmware to generate an interrupt directly.
6	HPD	Monitor detect interrupt. Asserted if hot plug detect has changed state. The HDMI transmitter signals a change in the connectivity to a Sink, either unplug or plug. HDMI specifies that hot plug be active only when the Sink s EDID is ready to be read and that hot plug be toggled any time there is a change in connectivity downstream of an attached repeater.
5	RSEN	Receiver sense interrupt asserted if RSEN has changed. This interrupt is set whenever V <sub>CC</sub> is applied to or removed from the attached HDMI receiver chip. A receiver with multiple input ports can also disconnect the TMDS termination to the unused port, which triggers this RSEN interrupt.
4	DROP_SAMPLE	New preamble forced to drop sample (S/PDIF input only). If the HDMI transmitter detects an 8-bit preamble in the S/PDIF input stream before the subframe has been captured, this interrupt is set. A S/PDIF input that stops signaling or a flat line condition can create such a premature preamble.
3	BIP_HASE_ERR	Input S/PDIF stream has bi-phase error. This can occur when there is noise or an Fs rate change on the S/PDIF input.
2	RI_128	Input counted past frame count threshold set in RI_128_COMP register. This interrupt occurs when the count written to register RI_128_COMP is matched by the VSYNC (frame) counter in the HDMI transmitter. It should trigger the firmware to perform a link integrity check. Such a match occurs every 128 frames.
1	OVER_RUN	Audio FIFO overflow. This interrupt occurs if the audio FIFO overflows when more samples are written into it than are drawn out across the HDMI link. Such a condition can occur from a transient change in the Fs or pixel clock rate.
0	UNDER_RUN	Audio FIFO underflow. Similar to OVER_RUN, this interrupt occurs when the audio FIFO empties.

### 13.3.2.81 Interrupt Source Register (INTR2)

The interrupt source register is shown in [Figure 13-103](#) and described in [Table 13-113](#).

**Figure 13-103. Interrupt Source Register (INTR2)**



LEGEND: R = Read only; -n = value after reset; x = value is indeterminate


**Table 13-113. Interrupt Source Register (INTR2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	BCAP_DONE	If set, this interrupt detected that the FIFORDY bit is set to 1.
6	SPDIF_PAR	S/PDIF parity error. The S/PDIF stream includes a parity (P) bit at the end of each sub-frame. An interrupt occurs if the calculated parity does not match the state of this bit.
5	ENC_DIS	The ENC_EN bit (in register HDCP_CTRL) changed from 1 to 0. This interrupt occurs if encryption is turned off.
4	PREAM_ERR	This condition is the opposite of the condition that causes DROP_SAMPLE (in register INTR1). This interrupt occurs if a preamble is expected but not found when decoding the S/PDIF stream.
3	CTS_CHG	Change in ACR CTS value. This interrupt occurs when the change is of an unexpected magnitude. Such an interrupt should be expected when changing Fs or pixel clock frequency.
2	ACR_OVR	ACR packet overwrite. This interrupt occurs if the HDMI transmitter puts a NCTS packet into the queue before the previous NCTS packet has been sent. This can happen if very long active data times do not allow for sufficient NCTS packet bandwidth. For all CEA- 861D modes, no ACR_OVR interrupt should occur.
1	TCLK_STBL	Whenever IDCK changes, there is a temporary instability in the internal clocking. This interrupt is set when the internal clocking has stabilized.
0	VSYNC_REC	Asserted when VSYNC active edge is recognized. It is useful for triggering firmware actions that occur during vertical blanking.

### 13.3.2.82 Interrupt Source Register (INTR3)

The interrupt source register is shown in [Figure 13-104](#) and described in [Table 13-114](#).

**Figure 13-104. Interrupt Source Register (INTR3)**



LEGEND: R = Read only; -n = value after reset


**Table 13-114. Interrupt Source Register (INTR3) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	RI_ERR_3	Ri and Ri do not match during frame 127 (ICNT .1).
6	RI_ERR_2	Ri and Ri do not match during frame 0 (ICNT).
5	RI_ERR_1	Ri did not change between frame 127 and 0.
4	RI_ERR_0	Ri not read within one frame.
3	DDC_CMD_DONE	DDC command is complete.
2	DDC_FIFO_HALF	DDC FIFO is half full.
1	DDC_FIFO_FULL	DDC FIFO is full.
0	DDC_FIFO_EMPTY	DDC FIFO is empty. Reset value is 0, but can be set after reset since the FIFO is empty.

### 13.3.2.83 Interrupt Source Register (INTR4)

The interrupt source register is shown in [Figure 13-105](#) and described in [Table 13-115](#).

**Figure 13-105. Interrupt Source Register (INTR4)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear, write 0 has no effect; -n = value after reset

**Table 13-115. Interrupt Source Register (INTR4) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	REG_INTR4_STAT3	0	CEC interrupt.
		0	No interrupt occurred
		1	Interrupt asserted
2	REG_INTR4_STAT2		For each interrupt bit:
		0	No interrupt occurred
		1	Interrupt asserted
1	REG_INTR4_STAT1		For each interrupt bit:
		0	No interrupt occurred
		1	Interrupt asserted
0	DSD_INVALID	0	DSD stream got invalid sequence: more then 24 bits of the same value. Asserted if set to 1.



### 13.3.2.84 Interrupt Unmask Register (INT\_UNMASK1)

The interrupt unmask register is shown in [Figure 13-106](#) and described in [Table 13-116](#).

**Figure 13-106. Interrupt Unmask Register (INT\_UNMASK1)**

31	Reserved								16
R-0h									
15	Reserved								8
R-0h									
7	6	5	4	3	2	1	0		
SOFT	HPD	RSEN	DROP_SAMPLE	BIP_HASE_ERR	RI_128	OVER_RUN	UNDER_RUN		
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-116. Interrupt Unmask Register (INT\_UNMASK1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	SOFT	Software Induced Interrupt. Allows the firmware to generate an interrupt directly.
6	HPD	Monitor detect interrupt. Asserted if hot plug detect has changed state. The HDMI transmitter signals a change in the connectivity to a Sink, either unplug or plug. HDMI specifies that hot plug be active only when the Sink s EDID is ready to be read and that hot plug be toggled any time there is a change in connectivity downstream of an attached repeater.
5	RSEN	Receiver sense interrupt asserted if RSEN has changed. This interrupt is set whenever $V_{CC}$ is applied to or removed from the attached HDMI receiver chip. A receiver with multiple input ports can also disconnect the TMDS termination to the unused port, which triggers this RSEN interrupt.
4	DROP_SAMPLE	New preamble forced to drop sample (S/PDIF input only). If the HDMI transmitter detects an 8-bit preamble in the S/PDIF input stream before the subframe has been captured, this interrupt is set. A S/PDIF input that stops signaling or a flat line condition can create such a premature preamble.
3	BIP_HASE_ERR	Input S/PDIF stream has bi-phase error. This can occur when there is noise or an Fs rate change on the S/PDIF input.
2	RI_128	Input counted past frame count threshold set in RI_128_COMP register. This interrupt occurs when the count written to register RI_128_COMP is matched by the VSYNC (frame) counter in the HDMI transmitter. It should trigger the firmware to perform a link integrity check; such a match occurs every 128 frames.
1	OVER_RUN	Audio FIFO overflow. This interrupt occurs if the audio FIFO overflows when more samples are written into it than are drawn out across the HDMI link. Such a condition can occur from a transient change in the Fs or pixel clock rate.
0	UNDER_RUN	Audio FIFO underflow. Similar to OVER_RUN. This interrupt occurs when the audio FIFO empties.

### 13.3.2.85 Interrupt Unmask Register (INT\_UNMASK2)

The interrupt unmask register is shown in [Figure 13-107](#) and described in [Table 13-117](#).

**Figure 13-107. Interrupt Unmask Register (INT\_UNMASK2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-117. Interrupt Unmask Register (INT\_UNMASK2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	BCAP_DONE	If set, this interrupt detected that the FIFORDY bit is set to 1.
6	SPDIF_PAR	S/PDIF parity error. The S/PDIF stream includes a parity (P) bit at the end of each sub-frame. An interrupt occurs if the calculated parity does not match the state of this bit.
5	ENC_DIS	The ENC_EN bit (in register HDCP_CTRL) changed from 1 to 0. This interrupt occurs if encryption is turned off.
4	PREAM_ERR	This condition is the opposite of the condition that causes DROP_SAMPLE (in register INTR1). This interrupt occurs if a preamble is expected but not found when decoding the S/PDIF stream.
3	CTS_CHG	Change in ACR CTS value. This interrupt occurs when the change is of an unexpected magnitude. Such an interrupt should be expected when changing Fs or pixel clock frequency.
2	ACR_OVR	ACR packet overwrite. This interrupt occurs if the HDMI transmitter puts a NCTS packet into the queue before the previous NCTS packet has been sent. This can happen if very long active data times do not allow for sufficient NCTS packet bandwidth. For all CEA- 861D modes, no ACR_OVR interrupt should occur.
1	TCLK_STBL	TCLK_STABLE. Whenever IDCK changes, there is a temporary instability in the internal clocking. This interrupt is set when the internal clocking has stabilized.
0	VSYNC_REC	Asserted when VSYNC active edge is recognized, it is useful for triggering firmware actions that occur during vertical blanking.

### 13.3.2.86 Interrupt Unmask Register (INT\_UNMASK3)

The interrupt unmask register is shown in [Figure 13-108](#) and described in [Table 13-118](#).

**Figure 13-108. Interrupt Unmask Register (INT\_UNMASK3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-118. Interrupt Unmask Register (INT\_UNMASK3) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	RI_ERR_3	Ri and Ri do not match during frame 127 (ICNT .1).
6	RI_ERR_2	Ri and Ri do not match during frame 0 (ICNT).
5	RI_ERR_1	Ri did not change between frame 127 and 0.
4	RI_ERR_0	Ri not read within one frame.
3	DDC_CMD_DONE	DDC command is complete.
2	DDC_FIFO_HALF	DDC FIFO is half full.
1	DDC_FIFO_FULL	DDC FIFO is full.
0	DDC_FIFO_EMPTY	DDC FIFO is empty. Reset value is 0, but can be set after reset since the FIFO is empty.

### 13.3.2.87 Interrupt Unmask Register (INT\_UNMASK4)

The interrupt unmask register is shown in [Figure 13-109](#) and described in [Table 13-119](#).

**Figure 13-109. Interrupt Unmask Register (INT\_UNMASK4)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-119. Interrupt Unmask Register (INT\_UNMASK4) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	REG_INTR4_STAT3	0 1	CEC interrupt No interrupt occurred Interrupt asserted
2	REG_INTR4_STAT2	0 1	For each interrupt bit: No interrupt occurred Interrupt asserted
1	REG_INTR4_STAT1	0 1	For each interrupt bit: No interrupt occurred Interrupt asserted
0	DSD_INVALID	0	DSD stream got invalid sequence: more than 24 bits of the same value. Asserted if set to 1.

### 13.3.2.88 Interrupt Control Register (INT\_CTRL)

The interrupt control register is shown in [Figure 13-110](#) and described in [Table 13-120](#).

**Figure 13-110. Interrupt Control Register (INT\_CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-120. Interrupt Control Register (INT\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	SOFT_INTR	0	Set software interrupt
		0	Clear interrupt
		1	Set interrupt
2	OPEN_DRAIN	0	INT pin output type
		0	Push/Pull
		1	Open Drain pin
1	POLARITY	0	INT pin assertion level
		0	Assert HIGH
		1	Assert LOW
0	Reserved	0	Reserved

### 13.3.2.89 xvYCC\_2\_RGB Control Register (XVYCC2RGB\_CTL)

The xvYCC\_2\_RGB control register is shown in [Figure 13-111](#) and described in [Table 13-121](#).

**Figure 13-111. xvYCC\_2\_RGB Control Register (XVYCC2RGB\_CTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-121. xvYCC\_2\_RGB Control Register (XVYCC2RGB\_CTL) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4	EXP_ONLY	When set to 1, indicates the internal CSC will be bypassed and only range expansion is on.
3	BYP_ALL	When set to 1, indicates all the functions will be bypassed.
2	SW_OVR	Software over ride. When turned on, all coefficients and offsets are coming from registers not internal hardware decision.
1	FULLRANGE	xvYCC full-range expansion enable
0	XVYCCSEL	Indicates the source. When set to 1, is xvYCC; when cleared to 0, is YcbCr. It can be configured by firmware. Under auto video configure (AVC) mode, this control comes from HDMI packet decoding.

### 13.3.2.90 xvYCC\_2\_RGB Conversion Y\_2\_R Register (Y2R\_COEFF\_LOW)

The xvYCC\_2\_RGB conversion Y\_2\_R register is shown in [Figure 13-112](#) and described in [Table 13-122](#).

**Figure 13-112. xvYCC\_2\_RGB Conversion Y\_2\_R Register (Y2R\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-122. xvYCC\_2\_RGB Conversion Y\_2\_R Register (Y2R\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	Y2RCOEFF_L	xvYCC to RGB conversion. Y to R coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.91 xvYCC\_2\_RGB Conversion Y\_2\_R Register (Y2R\_COEFF\_UP)

The xvYCC\_2\_RGB conversion Y\_2\_R register is shown in [Figure 13-113](#) and described in [Table 13-123](#).

**Figure 13-113. xvYCC\_2\_RGB Conversion Y\_2\_R Register (Y2R\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-123. xvYCC\_2\_RGB Conversion Y\_2\_R Register (Y2R\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	Y2RCOEFF_H	xvYCC to RGB conversion. Y to R coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.92 xvYCC\_2\_RGB Conversion Cr\_2\_R Register (CR2R\_COEFF\_LOW)

The xvYCC\_2\_RGB conversion Cr\_2\_R register is shown in [Figure 13-114](#) and described in [Table 13-124](#).

**Figure 13-114. xvYCC\_2\_RGB Conversion Cr\_2\_R Register (CR2R\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-124. xvYCC\_2\_RGB Conversion Cr\_2\_R Register (CR2R\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CR2RCOEFF_L	xvYCC to RGB conversion. Cr to R coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.93 xvYCC\_2\_RGB Conversion Cr\_2\_R Register (C2R2R\_COEFF\_UP)

The xvYCC\_2\_RGB conversion Cr\_2\_R register is shown in [Figure 13-115](#) and described in [Table 13-125](#).

**Figure 13-115. xvYCC\_2\_RGB Conversion Cr\_2\_R Register (C2R2R\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-125. xvYCC\_2\_RGB Conversion Cr\_2\_R Register (C2R2R\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	CR2RCOEFF_H	xvYCC to RGB conversion. Cr to R coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)



### 13.3.2.94 xvYCC\_2\_RGB Conversion Cb\_2\_B Register (CB2B\_COEFF\_LOW)

The xvYCC\_2\_RGB conversion Cb\_2\_B register is shown in [Figure 13-116](#) and described in [Table 13-126](#).

**Figure 13-116. xvYCC\_2\_RGB Conversion Cb\_2\_B Register (CB2B\_COEFF\_LOW)**

31	Reserved	8 7	0
R-0h		CB2BCOEFF_L R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-126. xvYCC\_2\_RGB Conversion Cb\_2\_B Register (CB2B\_COEFF\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CB2BCOEFF_L	xvYCC to RGB conversion. Cb to B coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.95 xvYCC\_2\_RGB Conversion Cb\_2\_B Register (CB2B\_COEFF\_UP)

The xvYCC\_2\_RGB Conversion Cb\_2\_B Register is shown in [Figure 13-117](#) and described in [Table 13-127](#).

**Figure 13-117. xvYCC\_2\_RGB Conversion Cb\_2\_B Register (CB2B\_COEFF\_UP)**

31	Reserved	5 4	0
R-0h		CB2BCOEFF_H R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-127. xvYCC\_2\_RGB Conversion Cb\_2\_B Register (CB2B\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	CB2BCOEFF_H	xvYCC to RGB conversion. Cb to B coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.96 xvYCC\_2\_RGB Conversion Cr\_2\_G Register (CR2G\_COEFF\_LOW)

The xvYCC\_2\_RGB conversion Cr\_2\_G register is shown in [Figure 13-118](#) and described in [Table 13-128](#).

**Figure 13-118. xvYCC\_2\_RGB Conversion Cr\_2\_G Register (CR2G\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-128. CR2G\_COEFF\_LOW Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CR2GCOEFF_L	xvYCC to RGB conversion. Cr to G coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.97 xvYCC\_2\_RGB Conversion Cr\_2\_G Register (CR2G\_COEFF\_UP)

The xvYCC\_2\_RGB conversion Cr\_2\_G register is shown in [Figure 13-119](#) and described in [Table 13-129](#).

**Figure 13-119. xvYCC\_2\_RGB Conversion Cr\_2\_G Register (CR2G\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-129. xvYCC\_2\_RGB Conversion Cr\_2\_G Register (CR2G\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	CR2GCOEFF_H	xvYCC to RGB conversion. Cr to G coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.98 xvYCC\_2\_RGB Conversion Cb\_2\_G Register (CB2G\_COEFF\_LOW)

The xvYCC\_2\_RGB conversion Cb\_2\_G register is shown in [Figure 13-120](#) and described in [Table 13-130](#).

**Figure 13-120. xvYCC\_2\_RGB Conversion Cb\_2\_G Register (CB2G\_COEFF\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-130. xvYCC\_2\_RGB Conversion Cb\_2\_G Register (CB2G\_COEFF\_LOW)**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CB2GCOEFF_L	xvYCC to RGB conversion. Cb to G coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.99 xvYCC\_2\_RGB Conversion Cb\_2\_G Register (CB2G\_COEFF\_UP)

The xvYCC\_2\_RGB conversion Cb\_2\_G register is shown in [Figure 13-121](#) and described in [Table 13-131](#).

**Figure 13-121. xvYCC\_2\_RGB Conversion Cb\_2\_G Register (CB2G\_COEFF\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-131. xvYCC\_2\_RGB Conversion Cb\_2\_G Register (CB2G\_COEFF\_UP) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	CB2GCOEFF_H	xvYCC to RGB conversion. Cb to G coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XvYCC2RGB_CTL)

### 13.3.2.100 xvYCC\_2\_RGB Conversion Y Offset Register (YOFFSET1\_LOW)

The xvYCC\_2\_RGB conversion Y offset register is shown in [Figure 13-122](#) and described in [Table 13-132](#).

**Figure 13-122. xvYCC\_2\_RGB Conversion Y Offset Register (YOFFSET1\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-132. xvYCC\_2\_RGB Conversion Y Offset Register (YOFFSET1\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	YOFFS1_L	xvYCC2RGB Y offset coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XVYCC2RGB_CTL)

### 13.3.2.101 xvYCC\_2\_RGB Conversion Y Offset Register (YOFFSET1\_UP)

The xvYCC\_2\_RGB conversion Y offset register is shown in [Figure 13-123](#) and described in [Table 13-133](#).

**Figure 13-123. xvYCC\_2\_RGB Conversion Y Offset Register (YOFFSET1\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-133. xvYCC\_2\_RGB Conversion Y Offset Register (YOFFSET1\_UP) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	YOFFS1_H	xvYCC2RGB Y offset coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XVYCC2RGB_CTL)

### 13.3.2.102 xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_LOW)

The xvYCC\_2\_RGB conversion offset1 register is shown in [Figure 13-124](#) and described in [Table 13-134](#).

**Figure 13-124. xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_LOW)**

31	Reserved	8 7	0
	R-0h		OFFS1_L R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-134. xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	OFFS1_L	xvYCC2RGB offset1 coefficient lower byte. Offset for RGB channel before right shifting, which is subtractive if software override is on (override internal CSC value when SW_OVR = 1 in register XYCC2RGB_CTL)

### 13.3.2.103 xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_MID)

The xvYCC\_2\_RGB conversion offset1 register is shown in [Figure 13-125](#) and described in [Table 13-135](#).

**Figure 13-125. xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_MID)**

31	Reserved	8 7	0
	R-0h		OFFS1_M R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-135. xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_MID) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	OFFS1_M	xvYCC2RGB offset1 coefficient mid byte (override internal CSC value when SW_OVR = 1 in register XYCC2RGB_CTL)

### 13.3.2.104 xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_UP)

The xvYCC\_2\_RGB conversion offset1 register is shown in [Figure 13-126](#) and described in [Table 13-136](#).

**Figure 13-126. xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_UP)**

31	Reserved	8 7	0
	R-0h		OFFS1_H R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-136. xvYCC\_2\_RGB Conversion Offset1 Register (OFFSET1\_UP) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	OFFS1_H	xvYCC2RGB offset1 coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XYCC2RGB_CTL)

### 13.3.2.105 xvYCC\_2\_RGB Conversion Offset2 Register (OFFSET2\_LOW)

The xvYCC\_2\_RGB conversion offset2 register is shown in [Figure 13-127](#) and described in [Table 13-137](#).

**Figure 13-127. xvYCC\_2\_RGB Conversion Offset2 Register (OFFSET2\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-137. xvYCC\_2\_RGB Conversion Offset2 Register (OFFSET2\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	OFFS2_L	xvYCC2RGB offset2 coefficient lower byte. Offset for RGB channel before right shifting, which is subtractive if software override is on (override internal CSC value when SW_OVR = 1 in register XYCC2RGB_CTL)

### 13.3.2.106 xvYCC\_2\_RGB Conversion Offset2 Register (OFFSET2\_UP)

The xvYCC\_2\_RGB conversion offset2 register is shown in [Figure 13-128](#) and described in [Table 13-138](#).

**Figure 13-128. xvYCC\_2\_RGB Conversion Offset2 Register (OFFSET2\_UP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-138. xvYCC\_2\_RGB Conversion Offset2 Register (OFFSET2\_UP) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	OFFS2_H	xvYCC2RGB offset2 coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XYCC2RGB_CTL)

### 13.3.2.107 xvYCC\_2\_RGB Conversion DC Level Register (DCLEVEL\_LOW)

The xvYCC\_2\_RGB conversion DC level register is shown in [Figure 13-129](#) and described in [Table 13-139](#).

**Figure 13-129. xvYCC\_2\_RGB Conversion DC Level Register (DCLEVEL\_LOW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-139. xvYCC\_2\_RGB Conversion DC Level Register (DCLEVEL\_LOW) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DC_LEV_L	xvYCC2RGB DC level coefficient lower byte (override internal CSC value when SW_OVR = 1 in register XVYCC2RGB_CTL)

### 13.3.2.108 xvYCC\_2\_RGB Conversion DC Level Register (DCLEVEL\_UP)

The xvYCC\_2\_RGB conversion DC level register is shown in [Figure 13-130](#) and described in [Table 13-140](#).

**Figure 13-130. xvYCC\_2\_RGB Conversion DC Level Register (DCLEVEL\_UP)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-140. xvYCC\_2\_RGB Conversion DC Level Register (DCLEVEL\_UP) Field Descriptions**

Bit	Field	Description
31-6	Reserved	Reserved
5-0	DC_LEV_H	xvYCC2RGB DC level coefficient upper byte (override internal CSC value when SW_OVR = 1 in register XVYCC2RGB_CTL)

**13.3.2.109 DDC I2C Manual Register (DDC\_MAN)**

The DDC I2C manual register is shown in [Figure 13-131](#) and described in [Table 13-141](#).

**Figure 13-131. DDC I2C Manual Register (DDC\_MAN)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-141. DDC I2C Manual Register (DDC\_MAN) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	MAN_OVR	0	Manual override of SCL and SDA output Normal operation
		1	Override port with MAN_SCL and MAN_SDA states
6	Reserved	0	Reserved
5	MAN_SDA	0	Manual SDA output
4	MAN_SCL	0	Manual SCL output
3-2	Reserved	0	Reserved
1	IO_SCL	0	DDC SCL input state
0	IO_SDA	0	DDC SDA input state



### 13.3.2.110 DDC I2C Target Slave Address Register (DDC\_ADDR)

The DDC I2C target slave address register (DDC\_ADDR) is shown in [Figure 13-132](#) and described in [Table 13-142](#).

**Figure 13-132. DDC I2C Target Slave Address Register (DDC\_ADDR)**

31	8	7	1	0
Reserved			DDC_ADDR	Reserved
R-0h			R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-142. DDC I2C Target Slave Address Register (DDC\_ADDR) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-1	DDC_ADDR	DDC device address
0	Reserved	Reserved

### 13.3.2.111 DDC I2C Target Segment Address Register (DDC\_SEGM)

The DDC I2C target segment address register is shown in [Figure 13-133](#) and described in [Table 13-143](#).

**Figure 13-133. DDC I2C Target Segment Address Register (DDC\_SEGM)**

31	8	7	0
Reserved			DDC_SEGM
R-0h			R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-143. DDC I2C Target Segment Address Register (DDC\_SEGM) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DDC_SEGM	DDC segment address

### 13.3.2.112 DDC I2C Target Offset Address Register (DDC\_OFFSET)

The DDC I2C target offset address register is shown in [Figure 13-134](#) and described in [Table 13-144](#).

**Figure 13-134. DDC I2C Target Offset Address Register (DDC\_OFFSET)**

31	8	7	0
Reserved			DDC_OFFSET
R-0h			R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-144. DDC I2C Target Offset Address Register (DDC\_OFFSET) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DDC_OFFSET	DDC offset address

### 13.3.2.113 DDC I2C Data Count Register (DDC\_COUNT1)

The DDC I2C data count register is shown in [Figure 13-135](#) and described in [Table 13-145](#).

**Figure 13-135. DDC I2C Data Count Register (DDC\_COUNT1)**

31	8	7	0
Reserved		DDC_COUNT1	
R-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-145. DDC I2C Data Count Register (DDC\_COUNT1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DDC_COUNT	The total number of bytes to be read from the slave or written to the slave before a stop bit is sent on the DDC bus. For example, if the HDCP KSV FIFO length is 635 bytes (127 devices × 5 bytes/KSV), the DDC_COUNT must be 27Bh.

### 13.3.2.114 DDC I2C Data Count Register (DDC\_COUNT2)

The DDC I2C data count register is shown in [Figure 13-136](#) and described in [Table 13-146](#).

**Figure 13-136. DDC I2C Data Count Register (DDC\_COUNT2)**

31	8	7	0
Reserved		DDC_COUNT2	
R-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-146. DDC I2C Data Count Register (DDC\_COUNT2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DDC_COUNT	The total number of bytes to be read from the slave or written to the slave before a Stop bit is sent on the DDC bus. For example, if the HDCP KSV FIFO length is 635 bytes (127 devices × 5 bytes/KSV), the DDC_COUNT must be 27Bh.

### 13.3.2.115 DDC I2C Status Register (DDC\_STATUS)

The DDC I2C Status Register (DDC\_STATUS) is shown in [Figure 13-137](#) and described in [Table 13-147](#).

**Figure 13-137. DDC I2C Status Register (DDC\_STATUS)**




LEGEND: R = Read only; -n = value after reset

**Table 13-147. DDC I2C Status Register (DDC\_STATUS) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	BUS_LOW	0	I2C bus is LOW
		0	I2C bus is not pulled low by an external device
		1	I2C transaction did not start because I2C bus is pulled LOW by an external device
5	NO_ACK	0	HDMI transmitter did not receive an ACK
		0	HDMI transmitter did receive an ACK
		1	HDMI transmitter did not receive an ACK from slave device during address or data write
4	IN_PROG	0	DDC operation in progress
		0	DDC operation is not in progress
		1	DDC operation in progress
3	FIFO_FULL	0	DDC FIFO full
		0	DDC FIFO is not full
		1	DDC FIFO is full
2	FIFO_EMP	0	DDC FIFO empty
		0	DDC FIFO is not empty
		1	DDC FIFO is empty
1	FRD_USE	0	DDC FIFO read in use
		0	DDC FIFO read is not in use
		1	DDC FIFO read is in use
0	FWT_USE	0	DDC FIFO write in use
		0	DDC FIFO write is not in use
		1	DDC FIFO write is in use

**13.3.2.116 DDC I2C Command Register (DDC\_CMD)**

The DDC I2C command register is shown in [Figure 13-138](#) and described in [Table 13-148](#).

**Figure 13-138. DDC I2C Command Register (DDC\_CMD)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-148. DDC I2C Command Register (DDC\_CMD) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	DDC_FLT_EN	0 1	Enable the DCC delay. A DDC delay is inserted into the SDA line to create a 300 ns delay for the falling edge of the DDC SDA signal to avoid an erroneous I2C START condition. The real start condition must have a setup time of 600 ns so that this delay of 300 ns does not remove the real START condition. Filtering is done using a ring oscillator. 0 Enable 1 Disable
4	SDA_DEL_EN	0 1	Enable 3 ns glitch filtering on the DDC clock and data line. Filtering is done using a ring oscillator. 0 Enable 1 Disable
3-0	DDC_CMD	0 2h 4h 6h 7h 9h Ah Fh	DDC command Writing to this register immediately initiates the I2C transaction on the DDC bus. Note: The clear FIFO command resets the FIFO read and write pointers to zero. Data formerly loaded into the FIFO cannot be re-read after a clear FIFO, as the FIFO will be empty. Other command codes are reserved and may cause the DDC bus to hang if used. The clock SCL command resets any I2C devices on the DDC lines. This should be initiated once before initiating the DDC commands. 0 Current address read with no ACK on last byte 2h Sequential read with no ACK on last byte 4h Enhanced DDC read with no ACK on last byte 6h Sequential write ignoring ACK on last byte 7h Sequential write requiring ACK on last byte 9h Clear FIFO Ah Clock SCL Fh Abort transaction All other values are reserved.

### 13.3.2.117 DDC I2C Data Register (DDC\_DATA)

The DDC I2C data register is shown in [Figure 13-139](#) and described in [Table 13-149](#).

**Figure 13-139. DDC I2C Data Register (DDC\_DATA)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-149. DDC I2C Data Register (DDC\_DATA) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	DDC_DATA	DDC data input

### 13.3.2.118 DDC I2C FIFO Count Register (DDC\_FIFOCNT)

The DDC I2C FIFO count register is shown in [Figure 13-140](#) and described in [Table 13-150](#).

**Figure 13-140. DDC I2C FIFO Count Register (DDC\_FIFOCNT)**



LEGEND: R = Read only; -n = value after reset


**Table 13-150. DDC I2C FIFO Count Register (DDC\_FIFOCNT) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4-0	DDC_FIFOCNT	FIFO data byte count (the number of bytes in the FIFO). The DDC FIFO size is 16. The maximum value for DDC_FIFOCNT is 10h.

### 13.3.2.119 ROM Status Register (EPST)

The ROM status register is shown in [Figure 13-141](#) and described in [Table 13-151](#).

**Figure 13-141. ROM Status Register (EPST)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-151. ROM Status Register (EPST) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	BIST2_ERR	0	No error
		1	BIST self-authentication test 2 error
5	BIST1_ERR	0	No error
		1	BIST self-authentication test 1 error
4-2	Reserved	0	Reserved
1	CRC_ERR	0	No error
		1	CRC error
0	CMDD	0	After reset. Set to 1 once the KSV keys are read (when osclk is running).
		1	Command done (last operation completed successfully).

### 13.3.2.120 ROM Command Register (EPCM)

The ROM command register is shown in [Figure 13-142](#) and described in [Table 13-152](#).

**Figure 13-142. ROM Command Register (EPCM)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-152. ROM Command Register (EPCM) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	LD_KSV	0	Load KSV enable Write 0 before enabling again
		1	Enable loading of KSV from OTP
4-0	EPCM	3h	Run all BIST tests
		4h	Run only CRC test
		8h	Run only BIST self authentication test 1 (16-bit CRC to verify OTP contents)
		10h	Run only BIST self authentication test 2 (2 pass authentication to verify the HDCP cipher engine)
			All other values are reserved.

### 13.3.3 HDMI IP Core Gamut Registers

Table 13-153 lists the HDMI IP core gamut registers.


**Table 13-153. HDMI IP Core Gamut Registers**

Address Offset	Acronym	Register Name
00h	GAMUT_HEADER1	Gamut Metadata Register
04h	GAMUT_HEADER2	Gamut Metadata Register
08h	GAMUT_HEADER3	Gamut Metadata Register
0Ch-78h	GAMUT_DBYTE__0 - GAMUT_DBYTE__27	Gamut Metadata Registers

#### 13.3.3.1 Gamut Metadata Register (GAMUT\_HEADER1)

The gamut metadata register is shown in Figure 13-143 and described in Table 13-154.

**Figure 13-143. Gamut Metadata Register (GAMUT\_HEADER1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-154. Gamut Metadata Register (GAMUT\_HEADER1) Field Descriptions**


Bit	Field	Description
31-8	Reserved	Reserved
7-0	HEADER1	Gamut metadata header information



### 13.3.3.2 Gamut Metadata Register (GAMUT\_HEADER2)

The gamut metadata register is shown in [Figure 13-144](#) and described in [Table 13-155](#).

**Figure 13-144. Gamut Metadata Register (GAMUT\_HEADER2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-155. Gamut Metadata Register (GAMUT\_HEADER2) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	NEXT_FIELD	0	Indicates that the GBD will be effective on the next video field. NEXT_FIELD should be set even if the GBD is already effective (for example, Current = Affected)
6-4	GBD_PROFILE	0 1h 2h 3h	Transmission profile number. Values from 4h-7h are reserved. P0 P1 P2 P3
3-0	AFF_GAM_SEQ_NUM	0	Indicates which video fields are relevant for this metadata.

### 13.3.3.3 Gamut Metadata Register (GAMUT\_HEADER3)

The gamut metadata register is shown in [Figure 13-145](#) and described in [Table 13-156](#).

**Figure 13-145. Gamut Metadata Register (GAMUT\_HEADER3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-156. Gamut Metadata Register (GAMUT\_HEADER3) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	NO_CRNT_GBD	0	Indicates no gamut metadata available for currently transmitted video. When set to 1, CUR_GAM_SEQ_NUM shall be ignored by the sink.
6	Reserved	0	Reserved
5-4	PACKET_SEQ	0	Indicates the position of current packet.
		0	Intermediate packet
		1h	First packet
		2h	Last packet
		3h	Only packet in sequence
3-0	CUR_GAM_SEQ_NUM	0	Indicates the gamut number of the currently transmitted video stream.

### 13.3.3.4 Gamut Metadata Registers (GAMUT\_DBYTE\_\_0-GAMUT\_DBYTE\_\_27)

The gamut metadata registers are shown in [Figure 13-146](#) and described in [Table 13-157](#).

**Figure 13-146. Gamut Metadata Registers (GAMUT\_DBYTE\_\_0-GAMUT\_DBYTE\_\_27)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-157. Gamut Metadata Registers (GAMUT\_DBYTE\_\_0-GAMUT\_DBYTE\_\_27) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	GAM_MDATA	Gamut metadata data bytes

### 13.3.4 HDMI IP Core Audio Video Registers

Table 13-158 lists the HDMI IP core audio video registers.

**Table 13-158. HDMI IP Core Audio Video Registers**


Address Offset	Acronym	Register Name
04h	ACR_CTRL	ACR Control Register
08h	FREQ_SVAL	ACR Audio Frequency Register
0Ch	N_SVAL1	ACR N Software Value Register
10h	N_SVAL2	ACR N Software Value Register
14h	N_SVAL3	ACR N Software Value Register
18h	CTS_SVAL1	ACR CTS Software Value Register
1Ch	CTS_SVAL2	ACR CTS Software Value Register
20h	CTS_SVAL3	ACR CTS Software Value Register
24h	CTS_HVAL1	ACR CTS Hardware Value Register
28h	CTS_HVAL2	ACR CTS Hardware Value Register
2Ch	CTS_HVAL3	ACR CTS Hardware Value Register
50h	AUD_MODE	Audio In Mode Register
54h	SPDIF_CTRL	Audio In S/PDIF Control Register
60h	HW_SPDIF_FS	Audio In S/PDIF Extracted Fs and Length Register
64h	SWAP_I2S	Audio In I2S Channel Swap Register
6Ch	SPDIF_ERTH	Audio Error Threshold Register
70h	I2S_IN_MAP	Audio In I2S Data In Map Register
74h	I2S_IN_CTRL	Audio In I2S Control Register
78h	I2S_CHST0	Audio In I2S Channel Status Registers
7Ch	I2S_CHST1	Audio In I2S Channel Status Registers
80h	I2S_CHST2	Audio In I2S Channel Status Registers
84h	I2S_CHST4	Audio In I2S Channel Status Registers
88h	I2S_CHST5	Audio In I2S Channel Status Registers
8Ch	ASRC	Audio Sample Rate Conversion Register
90h	I2S_IN_LEN	Audio I2S Input Length Register
BCh	HDMI_CTRL	HDMI Control Register
C0h	AUDO_TXSTAT	Audio Path Status Register
CCh	AUD_PAR_BUSCLK_1	Audio Input Data Rate Adjustment Register
D0h	AUD_PAR_BUSCLK_2	Audio Input Data Rate Adjustment Register
D4h	AUD_PAR_BUSCLK_3	Audio Input Data Rate Adjustment Register
F0h	TEST_TXCTRL	Test Control Register
F4h	DPD	Diagnostic Power Down Register
F8h	PB_CTRL1	Packet Buffer Control 1 Register
FCh	PB_CTRL2	Packet Buffer Control 2 Register
100h	AVI_TYPE	Packet Registers
104h	AVI_VERS	Packet Registers
108h	AVI_LEN	Packet Registers
10Ch	AVI_CHSUM	Packet Registers
110h-148h	AVI_DBYTE_0 - AVI_DBYTE_14	Packet Registers
180h	SPD_TYPE	SPD InfoFrame Registers
184h	SPD_VERS	SPD InfoFrame Registers
188h	SPD_LEN	SPD InfoFrame Registers
18Ch	SPD_CHSUM	SPD InfoFrame Registers
190h-1F8h	SPD_DBYTE_0 - SPD_DBYTE_26	SPD InfoFrame Registers
200h	AUDIO_TYPE	Audio InfoFrame Registers

**Table 13-158. HDMI IP Core Audio Video Registers (continued)**

Address Offset	Acronym	Register Name
204h	AUDIO_VERS	Audio InfoFrame Registers
208h	AUDIO_LEN	Audio InfoFrame Registers
20Ch	AUDIO_CHSUM	Audio InfoFrame Registers
210h-234h	AUDIO_DBYTE_0 - AUDIO_DBYTE_9	Audio InfoFrame Registers
280h	MPEG_TYPE	MPEG InfoFrame Registers
284h	MPEG_VERS	MPEG InfoFrame Registers
288h	MPEG_LEN	MPEG InfoFrame Registers
28Ch	MPEG_CHSUM	MPEG InfoFrame Registers
290h-2F8h	MPEG_DBYTE_0 - MPEG_DBYTE_26	MPEG InfoFrame Registers
300h-378h	GEN_DBYTE_0 - GEN_DBYTE_30	Generic Packet Registers
37Ch	CP_BYTE1	General Control Packet Register
380h-3F8h	GEN2_DBYTE_0 - GEN2_DBYTE_30	Generic Packet 2 Registers
3FCh	CEC_ADDR_ID	CEC Slave ID Register

### 13.3.4.1 ACR Control Register (ACR\_CTRL)

The ACR control register is shown in [Figure 13-147](#) and described in [Table 13-159](#).

**Figure 13-147. ACR Control Register (ACR\_CTRL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-159. ACR Control Register (ACR\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	NCTSPKT_EN		CTS request enable
		0	N/CTS packet is disabled
		1	N/CTS packet is enabled
0	CTS_SEL		CTS source select
		0	Send hardware-updated CTS value in N/CTS packet (recommended)
		1	Send software-updated CTS value in N/CTS packet (for diagnostic use)

### 13.3.4.2 ACR Audio Frequency Register (FREQ\_SVAL)

The ACR audio frequency register is shown in [Figure 13-148](#) and described in [Table 13-160](#).

**Figure 13-148. ACR Audio Frequency Register (FREQ\_SVAL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-160. ACR Audio Frequency Register (FREQ\_SVAL) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	MCLK_CONF		MCLK input mode. The HDMI transmitter uses these bits to divide the MCLK input to produce CTS values according to the $128 \times F_s$ formula. The MCLK to $F_s$ ratio is for the input $F_s$ , not the down-sampled output $F_s$ (see <a href="#">Section 13.3.4.25</a> ).
		0	MCLK is $128 \times F_s$
		1h	MCLK is $256 \times F_s$
		2h	MCLK is $384 \times F_s$
		3h	MCLK is $512 \times F_s$
		4h	MCLK is $768 \times F_s$
		5h	MCLK is $1024 \times F_s$
		6h	MCLK is $1152 \times F_s$
		7h	MCLK is $192 \times F_s$

### 13.3.4.3 ACR N Software Value Register 1 (N\_SVAL1)

The ACR N software value register is shown in [Figure 13-149](#) and described in [Table 13-161](#).

**Figure 13-149. ACR N Software Value Register 1 (N\_SVAL1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-161. ACR N Software Value Register 1 (N\_SVAL1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	N_SVAL	N value for audio clock regeneration method, a 20-bit value. This must be written to the registers to create the correct divisor for audio clock regeneration. Only values greater than 0 are valid. This register must be written after a hardware reset.

### 13.3.4.4 ACR N Software Value Register 2 (N\_SVAL2)

The ACR N software value register is shown in [Figure 13-150](#) and described in [Table 13-162](#).

**Figure 13-150. ACR N Software Value Register 2 (N\_SVAL2)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-162. ACR N Software Value Register 2 (N\_SVAL2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	N_SVAL	N value for audio clock regeneration method, a 20-bit value. This must be written to the registers to create the correct divisor for audio clock regeneration. Only values greater than 0 are valid. This register must be written after a hardware reset.

### 13.3.4.5 ACR N Software Value Register 3 (N\_SVAL3)

**Figure 13-151. ACR N Software Value Register 3 (N\_SVAL3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-163. ACR N Software Value Register 3 (N\_SVAL3) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	N_SVAL	N Value for audio clock regeneration method; a 20-bit value. This must be written to the registers to create the correct divisor for audio clock regeneration. Only values greater than 0 are valid. This register must be written after a hardware reset.

### 13.3.4.6 ACR CTS Software Value Register 1 (CTS\_SVAL1)

**Figure 13-152. ACR CTS Software Value Register 1 (CTS\_SVAL1)**

31	Reserved	8 7	0
	R-0h		CTS_SVAL R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-164. ACR CTS Software Value Register 1 (CTS\_SVAL1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CTS_SVAL	CTS Value for audio clock regeneration method; a 20-bit value. Diagnostic use and applied only when the CTS_SEL bit (in register ACR_CTRL) is set to 1.

### 13.3.4.7 ACR CTS Software Value Register 2 (CTS\_SVAL2)

**Figure 13-153. ACR CTS Software Value Register 2 (CTS\_SVAL2)**

31	Reserved	8 7	0
	R-0h		CTS_SVAL R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-165. ACR CTS Software Value Register 2 (CTS\_SVAL2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CTS_SVAL	CTS Value for audio clock regeneration method; a 20-bit value. Diagnostic use and applied only when the CTS_SEL bit (in register ACR_CTRL) is set to 1.

### 13.3.4.8 ACR CTS Software Value Register 3 (CTS\_SVAL3)

**Figure 13-154. ACR CTS Software Value Register 3 (CTS\_SVAL3)**


31	Reserved	4 3	0
	R-0h		CTS_SVAL R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-166. ACR CTS Software Value Register 3 (CTS\_SVAL3) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	CTS_SVAL	CTS Value for audio clock regeneration method; a 20-bit value. Diagnostic use and applied only when the CTS_SEL bit (in register ACR_CTRL) is set to 1.

### 13.3.4.9 ACR CTS Hardware Value Register 1 (CTS\_HVAL1)


**Figure 13-155. ACR CTS Hardware Value Register 1 (CTS\_HVAL1)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-167. ACR CTS Hardware Value Register 1 (CTS\_HVAL1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CTS_HVAL	CTS Value for audio clock regeneration method; a 20-bit value. This value is measured and stored here by the hardware when MCLK is active and N is valid.

### 13.3.4.10 ACR CTS Hardware Value Register 2 (CTS\_HVAL2)


**Figure 13-156. ACR CTS Hardware Value Register 2 (CTS\_HVAL2)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-168. ACR CTS Hardware Value Register 2 (CTS\_HVAL2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CTS_HVAL	CTS Value for audio clock regeneration method; a 20-bit value. This value is measured and stored here by the hardware when MCLK is active and N is valid.

### 13.3.4.11 ACR CTS Hardware Value Register 3 (CTS\_HVAL3)

**Figure 13-157. ACR CTS Hardware Value Register 3 (CTS\_HVAL3)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-169. ACR CTS Hardware Value Register 3 (CTS\_HVAL3) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	CTS_HVAL	CTS Value for audio clock regeneration method; a 20-bit value. This value is measured and stored here by the hardware when MCLK is active and N is valid.



### 13.3.4.12 Audio In Mode Register (AUD\_MODE)


**Figure 13-158. Audio In Mode Register (AUD\_MODE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-170. Audio In Mode Register (AUD\_MODE) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	SD3_EN	0 1	I2S input channel 3 Disable Enable
6	SD2_EN	0 1	I2S input channel 2 Disable Enable
5	SD1_EN	0 1	I2S input channel 1 Disable Enable
4	SD0_EN	0 1	I2S input channel 0 Disable Enable
3	DSD_EN	0 1	Direct Stream Digital Audio enable Disable Enable
2	AUD_PAR_EN	0 1	Parallel audio enable Disable Enable
1	SPDIF_EN	0 1	S/SPDIF input stream enable Disable Enable
0	AUD_EN	0 1	Audio input stream enable Disable Enable

**13.3.4.13 Audio In S/PDIF Control Register (SPDIF\_CTRL)**
**Figure 13-159. Audio In S/PDIF Control Register (SPDIF\_CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-171. Audio In S/PDIF Control Register (SPDIF\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	NOAUDIO	0	No S/PDIF audio
		1	Detected change on the S/PDIF input
2	Reserved	0	Reserved
1	FS_OVERRIDE	0	S/PDIF input stream override
		1	Use input S/PDIF stream s detected FS
0	Reserved	0	Use software FS in I2S_CHST4 register
0	Reserved	0	Reserved

**13.3.4.14 Audio In S/PDIF Extracted Fs and Length Register (HW\_SPDIF\_FS)**


**Figure 13-160. Audio In S/PDIF Extracted Fs and Length Register (HW\_SPDIF\_FS)**



LEGEND: R = Read only; -n = value after reset

**Table 13-172. Audio In S/PDIF Extracted Fs and Length Register (HW\_SPDIF\_FS) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-5	HW_SPDIF_LEN	0	Channel status bits 33 to 35 (bit 33 = LSB). Combines with HW_MAXLEN bit to indicate sample size.
			<b>When HW_MAXLEN = 0 (20 bits):</b>
		0	Reserved
		1h	16 bits
		2h	18 bits
		3h	Reserved
		4h	19 bits
		5h	20 bits
		6h	17 bits
		7h	Reserved
			<b>When HW_MAXLEN = 1 (24 bits):</b>
		0	Reserved
		1h	20 bits
		2h	22 bits
		3h	Reserved
		4h	23 bits
		5h	24 bits
		6h	21 bits
		7h	Reserved
4	HW_MAXLEN	0	Maximum sample length (channel status bit 32)
		1	24 bits
3-0	HW_SPDIF_FS	0-Fh	Set to the FS extracted from the S/PDIF input channel status bits 24-27.

**13.3.4.15 Audio In I2S Channel Swap Register (SWAP\_I2S)**
**Figure 13-161. Audio In I2S Channel Swap Register (SWAP\_I2S)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-173. Audio In I2S Channel Swap Register (SWAP\_I2S) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	SWCH3	0	Swap left-right channels for I2S Channel 3
		0	Do not swap left and right
		1	Swap left and right
6	SWCH2	0	Swap left-right channels for I2S Channel 2
		0	Do not swap left and right
		1	Swap left and right
5	SWCH1	0	Swap left-right channels for I2S Channel 1
		0	Do not swap left and right
		1	Swap left and right
4	SWCH0	0	Swap left-right channels for I2S Channel 0
		0	Do not swap left and right
		1	Swap left and right
3-0	RSVDRW	9h	Reserved. Do not modify.

### 13.3.4.16 Audio Error Threshold Register (SPDIF\_ERTH)


**Figure 13-162. Audio Error Threshold Register (SPDIF\_ERTH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-174. Audio Error Threshold Register (SPDIF\_ERTH) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-6	Reserved	1	Reserved
5-0	AUD_ERR_THRESH	8h	Specifies the error threshold level. The frame is marked as invalid if the number of bi-phase mark encoding errors in the audio stream exceeds this threshold level during frame decoding.

**13.3.4.17 Audio In I2S Data In Map Register (I2S\_IN\_MAP)**
**Figure 13-163. Audio In I2S Data In Map Register (I2S\_IN\_MAP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-175. Audio In I2S Data In Map Register (I2S\_IN\_MAP) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-6	FIFO3_MAP	0 1h 2h 3h	Channel map to FIFO3 (for HDMI Layout 1). Map SD0 to FIFO3 Map SD1 to FIFO3 Map SD2 to FIFO3 Map SD3 to FIFO3
5-4	FIFO2_MAP	0 1h 2h 3h	Channel map to FIFO2 (for HDMI Layout 1). Map SD0 to FIFO2 Map SD1 to FIFO2 Map SD2 to FIFO2 Map SD3 to FIFO2
3-2	FIFO1_MAP	0 1h 2h 3h	Channel map to FIFO1 (for HDMI Layout 1). Map SD0 to FIFO1 Map SD1 to FIFO1 Map SD2 to FIFO1 Map SD3 to FIFO1
1-0	FIFO0_MAP	0 1h 2h 3h	Channel map to FIFO0 (for HDMI Layout 1). Map SD0 to FIFO0 Map SD1 to FIFO0 Map SD2 to FIFO0 Map SD3 to FIFO0

### 13.3.4.18 Audio In I2S Control Register (I2S\_IN\_CTRL)

**Figure 13-164. Audio In I2S Control Register (I2S\_IN\_CTRL)**



**Table 13-176. Audio In I2S Control Register (I2S\_IN\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	HBRA_ON	0	High Bit Rate Audio On. All of the I2S control bits will apply to the control of the High Bit Rate Audio.
		0	Input stream is not high bit rate
		1	Input stream is high bit rate
6	SCK_EDGE	0	SCK sample edge
		0	Sample edge is falling; SD3-SD0 and WS source should change state on the rising edge of SCK
		1	Sample clock is rising; SD3-SD0 and WS source should change state on the falling edge of SCK
5	CBIT_ORDER	0	This bit should be set to 1 for High Bit Rate Audio.
4	VBIT	0	V bit value
		0	PCM
		1	Compressed
3	I2S_WS	0	WS polarity
		0	Left polarity when WS is LOW
		1	Left polarity when WS is HIGH
2	I2S_JUST	0	SD justify
		0	Data is left-justified
		1	Data is right-justified
1	I2S_DIR	0	SD direction
		0	MSB shifted first
		1	LSB shifted first
0	I2S_SHIFT	0	WS to SD first bit shift
		0	First bit shift (refer to the Philips Specification)
		1	No shift

### 13.3.4.19 Audio In I2S Channel Status Register 0 (I2S\_CHST0)

**Figure 13-165. Audio In I2S Channel Status Register 0 (I2S\_CHST0)**

31	Reserved	8 7	0
	R-0h		I2S_CHST0 R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-177. I2S\_CHST0 Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	I2S_CHST0	Channel Status Byte 0

### 13.3.4.20 Audio In I2S Channel Status Register 1 (I2S\_CHST1)

**Figure 13-166. Audio In I2S Channel Status Register 0 (I2S\_CHST1)**


31	Reserved	8 7	0
	R-0h		I2S_CHST1 R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-178. I2S\_CHST1 Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	I2S_CHST1	Channel Status Byte 1: Category Code




**13.3.4.21 Audio In I2S Channel Status Register 2 (I2S\_CHST2)**
**Figure 13-167. Audio In I2S Channel Status Register 2 (I2S\_CHST2)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-179. Audio In I2S Channel Status Register 2 (I2S\_CHST2) Field Descriptions**


Bit	Field	Description
31-8	Reserved	Reserved
7-4	I2S_CHAN_NUM	Channel Status Byte 2: Source Number
3-0	I2S_SRC_NUM	Channel Status Byte 2: Source Number

**13.3.4.22 Audio In I2S Channel Status Register 3 (I2S\_CHST3)**
**Figure 13-168. Audio In I2S Channel Status Register 3 (I2S\_CHST3)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-180. Audio In I2S Channel Status Register 3 (I2S\_CHST3) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-4	I2S_CHAN_NUM	Channel Status Byte 2: Source Number
3-0	I2S_SRC_NUM	Channel Status Byte 2: Source Number

**13.3.4.23 Audio In I2S Channel Status Register 4 (I2S\_CHST4)**
**Figure 13-169. Audio In I2S Channel Status Register 4 (I2S\_CHST4)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-181. Audio In I2S Channel Status Register 4 (I2S\_CHST4) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-4	CLK_ACCUR	Clock Accuracy
3-0	SW_SPDIF_FS	Sampling frequency as set by software

### 13.3.4.24 Audio In I2S Channel Status Register 5 (I2S\_CHST5)

**Figure 13-170. Audio In I2S Channel Status Register 5 (I2S\_CHST5)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-182. Audio In I2S Channel Status Register 5 (I2S\_CHST5) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-4	FS_ORIG	0	Original Fs
3-1	I2S_LEN		Audio sample word length. Defined in bits with I2S_MAXLEN. <b>When I2S_MAXLEN = 0 (20 bits):</b>
		0	Reserved
		1h	16 bits
		2h	18 bits
		3h	Reserved
		4h	19 bits
		5h	20 bits
		6h	17 bits
		7h	Reserved
			<b>When I2S_MAXLEN = 1 (24 bits):</b>
		0	Reserved
		1h	20 bits
		2h	22 bits
		3h	Reserved
		4h	23 bits
		5h	24 bits
		6h	21 bits
		7h	Reserved
0	I2S_MAXLEN		Maximum audio sample word length.
		0	20 bits
		1	24 bits

### 13.3.4.25 Audio Sample Rate Conversion Register (ASRC)

**Figure 13-171. Audio Sample Rate Conversion Register (ASRC)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-183. Audio Sample Rate Conversion Register (ASRC) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-4	HBR_SPR_MASK	0	Mask for the sample present and flat bit of the High Bit Rate Audio header. Each bit masks out one of the subpacket sample present bits.
		0	Mask out
		1	Unmask bits 7-4 must be programmed to 0 when HBRA mode is selected
3-2	Reserved	0	Reserved
1	RATIO	0	Sample rate down-conversion ratio when the SRC_EN bit is set to 1.
		0	Down-sample is 2-to-1
		1	Down-sample is 4-to-1
0	SRC_EN	0	Audio sample rate conversion
		0	Disable
		1	Enable

### 13.3.4.26 Audio I2S Input Length Register (I2S\_IN\_LEN)


**Figure 13-172. Audio I2S Input Length Register (I2S\_IN\_LEN)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-184. Audio I2S Input Length Register (I2S\_IN\_LEN) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-4	HDR_PKT_ID	9h	The ID of the High Bit Rate Audio packet header
3-0	IN_LENGTH		Number of valid bits in the input I2S stream. Used for the extraction of the I2S data from the input stream.
		0-1h	Reserved
		2h	16 bits
		3h	Reserved
		4h	18 bits
		5h	22 bits
		6h-7h	Reserved
		8h	19 bits
		9h	23 bits
		Ah	20 bits
		Bh	24 bits
		Ch	17 bits
		Dh	21 bits
		Eh-Fh	Reserved

**13.3.4.27 HDMI Control Register (HDMI\_CTRL)**
**Figure 13-173. HDMI Control Register (HDMI\_CTRL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-185. HDMI Control Register (HDMI\_CTRL) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	DC_EN	0 1	<p>Deep-color packet enable.</p> <p>The following data is sent in data byte 1 of the packet: 7 = Reserved, 6 = PP2, 5 = PP1, 4 = PP0, 3 = PP_valid, 2 = CD2, 1 = CD1, 0 = CD0. The CD bits indicate deep-color mode (defined in the same register bits 5:3). The PP bits indicate the fragment s phase related information that comes from the hardware state machine.</p> <p>0 Do not send deep-color related information in the packet to the HDMI Receiver.</p> <p>1 Send deep-color related information in the packet to the HDMI Receiver.</p>
5-3	PACKET_MODE	0-3h 4h 5h 6h 7h	<p>Specifies the number of bits per pixel sent to the paketizer. The firmware must program 24 bits per pixel (8 bits per pixel; no packing) for initialization.</p> <p>0-3h Reserved</p> <p>4h 24 bits per pixel (8 bits per pixel; no packing)</p> <p>5h 30 bits per pixel (10 bits per pixel pack to 8 bits)</p> <p>6h 36 bits per pixel (12 bits per pixel pack to 8 bits)</p> <p>7h 48 bits per pixel (16 bits per pixel; no packing)</p>
2-1	LAYOUT	0 1h 2h-3h	<p>Audio packet header layout indicator.</p> <p>0 Layout 0 (2-channel)</p> <p>1h Layout 1 (up to 8 channels)</p> <p>2h-3h Reserved</p>
0	HDMI_MODE	0 1	<p>HDMI Mode</p> <p>0 Disable</p> <p>1 Enable</p>

**13.3.4.28 Audio Path Status Register (AUDIO\_TXSTAT)**

**NOTE:** MUTE is not set immediately when the SETAVM bit in register CP\_BYTE1 is written. After writing SETAVM to 1, MUTE is set after the Control Packet is transmitted in HDMI mode. In DVI mode, MUTE is set at the start of VSYNC. MUTE is cleared when a Control Packet with CLRAVM = 1 is sent, or (in DVI mode) at the start of VSYNC after CLRAVM has been written to 1. Note that the combinations {SETAVM, CLRAVM} = {0,0} and {1,1} are not supported by HDMI. Such a packet is not compliant.

**Figure 13-174. Audio Path Status Register (AUDIO\_TXSTAT)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-186. Audio Path Status Register (AUDIO\_TXSTAT) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	MUTE	0	General Control Packet mute status
		0	No packet with SETAVM = 1 has been sent
		1	A packet with SETAVM = 1 has been sent
1	NPACKET_EN_VS_HIGH	0	Enables null packet flooding only when VSync is high.
0	NPACKET_EN	0	Enables null packet flooding all the time.

**13.3.4.29 Audio Input Data Rate Adjustment Register 1 (AUD\_PAR\_BUSCLK\_1)**
**Figure 13-175. Audio Input Data Rate Adjustment Register 1 (AUD\_PAR\_BUSCLK\_1)**

31	Reserved	8 7	0
	R-0h		AUD_PAR_BUSCLK_1 R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-187. Audio Input Data Rate Adjustment Register 1 (AUD\_PAR\_BUSCLK\_1) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUD_PAR_BUSCLK_1	Decimal part of adjustment parameter

**13.3.4.30 Audio Input Data Rate Adjustment Register 2 (AUD\_PAR\_BUSCLK\_2)**
**Figure 13-176. Audio Input Data Rate Adjustment Register 2 (AUD\_PAR\_BUSCLK\_2)**

31	Reserved	8 7	0
	R-0h		AUD_PAR_BUSCLK_2 R/W-8h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-188. AUD\_PAR\_BUSCLK\_2 Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUD_PAR_BUSCLK_2	Lower byte of integer part of parameter

**13.3.4.31 Audio Input Data Rate Adjustment Register 3 (AUD\_PAR\_BUSCLK\_3)**
**Figure 13-177. Audio Input Data Rate Adjustment Register 3 (AUD\_PAR\_BUSCLK\_3)**

31	Reserved	8 7	0
	R-0h		AUD_PAR_BUSCLK_3 R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-189. AUD\_PAR\_BUSCLK\_3 Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUD_PAR_BUSCLK_3	Upper byte of integer part of parameter



### 13.3.4.32 Test Control Register (TEST\_TXCTRL)


**Figure 13-178. Test Control Register (TEST\_TXCTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-190. Test Control Register (TEST\_TXCTRL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	DIV_ENC_BYP	0	DVI encoder bypass Normal operation
		1	Bypass DVI encoder logic. Never set this bit. Always use the DVI encoder.
2	CORE_ISO_EN	0	TMDS Core Isolation Enable Normal operation
		1	Input pins mixed to TMDS Tx core; to emulate discrete Tx.
1-0	Reserved	0	Reserved

**13.3.4.33 Diagnostic Power Down Register (DPD)**
**Figure 13-179. Diagnostic Power Down Register (DPD)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-191. Diagnostic Power Down Register (DPD) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	VID_BYP_EN	0 1	Enable bypath of the video path. The CORE_ISO_EN bit (in register TEST_TXCTRL) must be set and the HDCP cypher must be disabled (HDCP_CTRL.EWNC_EN = 0). Disable Enable
6-4	Reserved	0	Reserved
3	TCLKPHZ	0 1	Selects the TCLK phase 0 Default phase; the same as TMDS core 1 1 Invert TCLK; change the phase 180 degrees
2	PDIDCK	0 1	Power down IDCK input 0 Power down, gate off IDCK signal to disable all IDCK-based logic 1 Normal operation
1	PDOSC	0 1	Power down internal oscillator. This disables the I2C port to the internal ROM (disabling loading), halts all interrupt updates, and disables the Master DDC block. 0 Power down 1 Normal operation
0	PDTOT	0 1	Power down total 0 Power down everything; INT source is RSEN 1 Normal operation

### 13.3.4.34 Packet Buffer Control 1 Register (PB\_CTRL1)

**Figure 13-180. Packet Buffer Control 1 Register (PB\_CTRL1)**




**Table 13-192. Packet Buffer Control 1 Register (PB\_CTRL1) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	MPEG_EN	0 1	Enable MPEG InfoFrame transmission Disable Enable
6	MPEG_RPT	0 1	Repeat MPEG InfoFrame transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)
5	AUD_EN	0 1	Enable Audio InfoFrame transmission Disable Enable
4	AUD_RPT	0 1	Repeat Audio InfoFrame transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)
3	SPD_EN	0 1	Enable General Control Packet transmission Disable Enable
2	SPD_RPT	0 1	Repeat SPD InfoFrame transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)
1	AVI_EN	0 1	Enable AVI InfoFrame transmission Disable Enable
0	AVI_RPT	0 1	Repeat AVI InfoFrame transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)

### 13.3.4.35 Packet Buffer Control 2 Register (PB\_CTRL2)

**Figure 13-181. Packet Buffer Control 2 Register (PB\_CTRL2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-193. Packet Buffer Control 2 Register (PB\_CTRL2) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	GAM_EN	0 1	Enable Gamut Metadata InfoFrame transmission on HDMI. Disable Enable
6	GAM_RPT	0 1	Repeat Gamut Metadata InfoFrame Packet data each frame. Disable (send once after enable bit is set) Enable (send in every VBLANK period)
5	GEN2_EN	0 1	Enable Generic 2 Packet transmission Disable Enable
4	GEN2_RPT	0 1	Repeat Generic 2 Packet transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)
3	CP_EN	0 1	Enable General Control Packet transmission Disable Enable
2	CP_RPT	0 1	Repeat General Control Packet transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)
1	GEN_EN	0 1	Enable Generic Packet transmission Disable Enable
0	GEN_RPT	0 1	Repeat Generic Packet transmission Disable (send once after enable bit is set) Enable (send in every VBLANK period)

### 13.3.4.36 AVI InfoFrame Register (AVI\_TYPE)

**Figure 13-182. AVI InfoFrame Register (AVI\_TYPE)**

31	Reserved	8 7	0
	R-0h		AVI_TYPE R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-194. AVI InfoFrame Register (AVI\_TYPE) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AVI_TYPE	AVI InfoFrame Type Code. AVI_HDR[7:0]

### 13.3.4.37 AVI InfoFrame Register (AVI\_VERS)

**Figure 13-183. AVI InfoFrame Register (AVI\_VERS)**

31	Reserved	8 7	0
	R-0h		AVI_VERS R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-195. AVI InfoFrame Register (AVI\_VERS) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AVI_VERS	AVI InfoFrame Version Code. AVI_HDR[15:8]

### 13.3.4.38 AVI InfoFrame Register (AVI\_LEN)


**Figure 13-184. AVI InfoFrame Register (AVI\_LEN)**

31	Reserved	8 7	0
	R-0h		AVI_LEN R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-196. AVI InfoFrame Register (AVI\_LEN) Field Descriptions**


Bit	Field	Description
31-8	Reserved	Reserved
7-0	AVI_LEN	AVI InfoFrame Length. AVI_HDR[23:16]

**13.3.4.39 AVI InfoFrame Register (AVI\_CHSUM)**
**Figure 13-185. AVI InfoFrame Register (AVI\_CHSUM)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-197. AVI InfoFrame Register (AVI\_CHSUM) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AVI_CHSUM	AVI InfoFrame Checksum. AVI_HDR[31:24]

**13.3.4.40 AVI InfoFrame Registers (AVI\_DBYTE\_0-AVI\_DBYTE\_14)**
**Figure 13-186. AVI InfoFrame Registers (AVI\_DBYTE\_0-AVI\_DBYTE\_14)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-198. AVI InfoFrame Registers (AVI\_DBYTE\_0-AVI\_DBYTE\_14) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AVI_DATA	AVI InfoFrame Data Bytes.

### 13.3.4.41 SPD InfoFrame Register (SPD\_TYPE)

**Figure 13-187. SPD InfoFrame Register (SPD\_TYPE)**

31	8 7	0
Reserved		SPD_TYPE
R-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-199. SPD InfoFrame Register (SPD\_TYPE) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	SPD_TYPE	SPD InfoFrame Type Code. SPD_HDR[7:0]

### 13.3.4.42 SPD InfoFrame Register (SPD\_VERS)

**Figure 13-188. SPD InfoFrame Register (SPD\_VERS)**

31	8 7	0
Reserved		SPD_VERS
R-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-200. SPD InfoFrame Register (SPD\_VERS) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	SPD_VERS	SPD InfoFrame Version Code. SPD_HDR[15:8]

### 13.3.4.43 SPD InfoFrame Register (SPD\_LEN)

**Figure 13-189. SPD InfoFrame Register (SPD\_LEN)**


31	8 7	0
Reserved		SPD_LEN
R-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-201. SPD InfoFrame Register (SPD\_LEN) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	SPD_LEN	SPD InfoFrame Length. SPD_HDR[23:16]

### 13.3.4.44 SPD InfoFrame Register (SPD\_CHSUM)


**Figure 13-190. SPD InfoFrame Register (SPD\_CHSUM)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-202. SPD InfoFrame Register (SPD\_CHSUM) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	SPD_CHSUM	SPD InfoFrame Checksum. SPD_HDR[31:24]

### 13.3.4.45 SPD InfoFrame Registers (SPD\_DBYTE\_0-SPD\_DBYTE\_26)

**Figure 13-191. SPD InfoFrame Registers (SPD\_DBYTE\_0-SPD\_DBYTE\_26)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-203. SPD InfoFrame Registers (SPD\_DBYTE\_0-SPD\_DBYTE\_26) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	SPD_DATA	SPD InfoFrame Data Bytes.



### 13.3.4.46 Audio InfoFrame Register (AUDIO\_TYPE)

**Figure 13-192. Audio InfoFrame Register (AUDIO\_TYPE)**

31	8 7	0
Reserved		AUDIO_TYPE
R-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-204. Audio InfoFrame Register (AUDIO\_TYPE) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUDIO_TYPE	AUDIO InfoFrame Type Code. AUDIO_HDR[7:0]

### 13.3.4.47 Audio InfoFrame Register (AUDIO\_VERS)

**Figure 13-193. Audio InfoFrame Register (AUDIO\_VERS)**

31	8 7	0
Reserved		AUDIO_VERS
R-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-205. Audio InfoFrame Register (AUDIO\_VERS) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUDIO_VERS	AUDIO InfoFrame Version Code. AUDIO_HDR[15:8]

### 13.3.4.48 Audio InfoFrame Register (AUDIO\_LEN)

**Figure 13-194. Audio InfoFrame Register (AUDIO\_LEN)**

31	8 7	0
Reserved		AUDIO_LEN
R-0h		R/W-0h


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-206. Audio InfoFrame Register (AUDIO\_LEN) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUDIO_LEN	AUDIO InfoFrame Length. AUDIO_HDR[23:16]

### 13.3.4.49 Audio InfoFrame Register (AUDIO\_CHSUM)

**Figure 13-195. Audio InfoFrame Register (AUDIO\_CHSUM)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-207. Audio InfoFrame Register (AUDIO\_CHSUM) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUDIO_CHSUM	AUDIO InfoFrame Checksum. AUDIO_HDR[31:24]

### 13.3.4.50 Audio InfoFrame Registers (AUDIO\_DBYTE\_0-AUDIO\_DBYTE\_9)

**Figure 13-196. Audio InfoFrame Registers (AUDIO\_DBYTE\_0-AUDIO\_DBYTE\_9)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-208. Audio InfoFrame Registers (AUDIO\_DBYTE\_0-AUDIO\_DBYTE\_9) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	AUDIO_DATA	AUDIO InfoFrame Data Bytes

### 13.3.4.51 MPEG InfoFrame Register (MPEG\_TYPE)

**Figure 13-197. MPEG InfoFrame Register (MPEG\_TYPE)**

31	Reserved	8 7	0
	R-0h		MPEG_TYPE R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-209. MPEG InfoFrame Register (MPEG\_TYPE) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	MPEG_TYPE	MPEG InfoFrame Type Code. MPEG_HDR[7:0]

### 13.3.4.52 MPEG InfoFrame Register (MPEG\_VERS)

**Figure 13-198. MPEG InfoFrame Register (MPEG\_VERS)**

31	Reserved	8 7	0
	R-0h		MPEG_VERS R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-210. MPEG InfoFrame Register (MPEG\_VERS) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	MPEG_VERSN	MPEG InfoFrame Version Code. MPEG_HDR[15:8]

### 13.3.4.53 MPEG InfoFrame Register (MPEG\_LEN)

**Figure 13-199. MPEG InfoFrame Register (MPEG\_LEN)**

31	Reserved	8 7	0
	R-0h		MPEG_LEN R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-211. MPEG InfoFrame Register (MPEG\_LEN) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	MPEG_LEN	MPEG InfoFrame Length. MPEG_HDR[23:16]

**13.3.4.54 MPEG InfoFrame Register (MPEG\_CHSUM)**
**Figure 13-200. MPEG InfoFrame Register (MPEG\_CHSUM)**

31	Reserved	8 7	0
	R-0h		MPEG_CHSUM R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-212. MPEG InfoFrame Register (MPEG\_CHSUM) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	MPEG_CHSUM	MPEG InfoFrame Checksum. MPEG_HDR[31:24]

**13.3.4.55 MPEG InfoFrame Registers (MPEG\_DBYTE\_0-MPEG\_DBYTE\_26)**
**Figure 13-201. MPEG InfoFrame Registers (MPEG\_DBYTE\_0-MPEG\_DBYTE\_26)**

31	Reserved	8 7	0
	R-0h		MPEG_DATA R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-213. MPEG InfoFrame Registers (MPEG\_DBYTE\_0-MPEG\_DBYTE\_26) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	MPEG_DATA	MPEG InfoFrame Data Bytes

**13.3.4.56 Generic Packet Registers (GEN\_DBYTE\_0-GEN\_DBYTE\_30)**
**Figure 13-202. Generic Packet Registers (GEN\_DBYTE\_0-GEN\_DBYTE\_30)**

31	Reserved	8 7	0
	R-0h		GEN_DATA R/W-0h


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-214. Generic Packet Registers (GEN\_DBYTE\_0-GEN\_DBYTE\_30) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	GEN_DATA	Generic Packet Data Bytes

### 13.3.4.57 General Control Packet Register (CP\_BYTE1)

**Figure 13-203. General Control Packet Register (CP\_BYTE1)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-215. General Control Packet Register (CP\_BYTE1) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4	CLRAVM	Clear AV Mute flag
3-1	Reserved	Reserved
0	SETAVM	Set AV Mute flag. When the AVMUTE flag is set, the HDMI Transmitter sends a General Control Packet on the TMDS link to inform the Sink that the data may be incorrect. The HDMI Transmitter sends blanklevel data for all video packets and 00 for all audio packet data. When the AVMUTE flag is set, the Sink assumes that no valid data is being received. Optionally, the Sink can apply a mute function to the audio data and/or a blank function to the video data.

### 13.3.4.58 Generic Packet 2 Registers (GEN2\_DBYTE\_0-GEN2\_DBYTE\_30)


**Figure 13-204. Generic Packet 2 Registers (GEN2\_DBYTE\_0-GEN2\_DBYTE\_30)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-216. Generic Packet 2 Registers (GEN2\_DBYTE\_0-GEN2\_DBYTE\_30) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	GEN2_DATA	Generic Packet 2 Data Bytes

**13.3.4.59 CEC Slave ID Register (CEC\_ADDR\_ID)**
**Figure 13-205. CEC Slave ID Register (CEC\_ADDR\_ID)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-217. CEC Slave ID Register (CEC\_ADDR\_ID) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_ID	CEC I2C slave address ID

### 13.3.5 HDMI IP Core CEC Registers


Table 13-218 lists the HDMI IP core CEC registers.

**Table 13-218. HDMI IP Core CEC Registers**

Address Offset	Acronym	Register Name
00h	CEC_DEV_ID	CEC Device ID Register
04h	CEC_SPEC	CEC Specification Register
08h	CEC_SUFF	CEC Specification Suffix Register
0Ch	CEC_FW	CEC Firmware Revision Register
10h	CEC_DBG_0	CEC Debug Register 0
14h	CEC_DBG_1	CEC Debug Register 1
18h	CEC_DBG_2	CEC Debug Register 2
1Ch	CEC_DBG_3	CEC Debug Register 3
20h	CEC_TX_INIT	CEC Tx Initialization Register
24h	CEC_TX_DEST	CEC Tx Destination Register
38h	CEC_SETUP	CEC Setup Register
3Ch	CEC_TX_COMMAND	CEC Tx Command Register
40h-78h	CEC_TX_OPERAND_0 - CEC_TX_OPERAND_14	CEC Tx Operand Registers
7Ch	CEC_TRANSMIT_DATA	CEC Transmit Data Register
88h	CEC_CA_7_0	CEC Capture ID0 Register
8Ch	CEC_CA_15_8	CEC Capture ID0 Register
90h	CEC_INT_ENABLE_0	CEC Interrupt Enable Register 0
94h	CEC_INT_ENABLE_1	CEC Interrupt Enable Register 1
98h	CEC_INT_STATUS_0	CEC Interrupt Status Register 0
9Ch	CEC_INT_STATUS_1	CEC Interrupt Status Register 1
B0h	CEC_RX_CONTROL	CEC RX Control Register
B4h	CEC_RX_COUNT	CEC Rx Count Register
B8h	CEC_RX_CMD_HEADER	CEC Rx Command Header Register
BCh	CEC_RX_COMMAND	CEC Rx Command Register
C0h-F8h	CEC_RX_OPERAND_0 - CEC_RX_OPERAND_14	CEC Rx Operand Registers

#### 13.3.5.1 CEC Device ID Register (CEC\_DEV\_ID)

**Figure 13-206. CEC Device ID Register (CEC\_DEV\_ID)**




LEGEND: R = Read only; -n = value after reset

**Table 13-219. CEC Device ID Register (CEC\_DEV\_ID) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_DEV_ID	ID of CEC device

### 13.3.5.2 CEC Specification Register (CEC\_SPEC)


**Figure 13-207. CEC Specification Register (CEC\_SPEC)**


LEGEND: R = Read only; -n = value after reset

**Table 13-220. CEC Specification Register (CEC\_SPEC) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-4	CEC_REL	CEC Specification major release
3-0	CEC_REV	CEC Specification minor release

### 13.3.5.3 CEC Specification Suffix Register (CEC\_SUFF)

**Figure 13-208. EC Specification Suffix Register (CEC\_SUFF)**


LEGEND: R = Read only; -n = value after reset


**Table 13-221. EC Specification Suffix Register (CEC\_SUFF) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	SUB_SYS	0	Firmware
		1	Hardware
6-4	Reserved	0	Reserved
3-0	CEC_SUFF	0	CEC Specification Suffix (0 = a for rev 1.2a)



13.3.5.4 CEC Firmware Revision Register (CEC\_FW)

Figure 13-209. CEC Firmware Revision Register (CEC\_FW)




LEGEND: R = Read only; -n = value after reset

Table 13-222. CEC Firmware Revision Register (CEC\_FW) Field Descriptions

Bit	Field	Description
31-8	Reserved	Reserved
7-4	FW_REL_ID	Firmware Release ID
3-0	FW_REV_ID	Firmware Revision ID

13.3.5.5 CEC Debug Register 0 (CEC\_DBG\_0)

Figure 13-210. CEC Debug Register 0 (CEC\_DBG\_0)




LEGEND: R = Read only; -n = value after reset

Table 13-223. CEC Debug Register 0 (CEC\_DBG\_0) Field Descriptions

Bit	Field	Description
31-8	Reserved	Reserved
7-0	STB_LOW_P	Start Bit Low Period. Measured in units of 250 μs. Expected range is 3.5 ms (Eh) to 3.9 ms (0Fh).

13.3.5.6 CEC Debug Register 1 (CEC\_DBG\_1)


Figure 13-211. CEC Debug Register 1 (CEC\_DBG\_1)



LEGEND: R = Read only; -n = value after reset

Table 13-224. CEC Debug Register 1 (CEC\_DBG\_1) Field Descriptions


Bit	Field	Description
31-8	Reserved	Reserved
7-0	STB_DUR_P	Start Bit Duration Period. Measured in units of 250 μs. Expected range is 4.3 ms (11h) to 4.7 ms (12h).

**13.3.5.7 CEC Debug Register 2 (CEC\_DBG\_2)**
**Figure 13-212. CEC Debug Register 2 (CEC\_DBG\_2)**


LEGEND: R = Read only; -n = value after reset

**Table 13-225. CEC Debug Register 2 (CEC\_DBG\_2) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-4	CEC_SN_INI	CEC Snoop Initiator. Values 0 to Fh.
3-0	CEC_BUS_OWN	Current CEC bus owner. Values 0 to Fh.

**13.3.5.8 CEC Debug Register 3 (CEC\_DBG\_3)**
**Figure 13-213. CEC Debug Register 3 (CEC\_DBG\_3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-226. CEC Debug Register 3 (CEC\_DBG\_3) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	FL_FIF	0	Flush Tx FIFO
		1	Yes, self-resetting bit
6-4	FR_RT_CNT	0	Frame Retransmit Count. Values 0 to 5.
3	Reserved	0	Reserved
2	INV_ACK	0	Invert ACK to Broadcast Commands
		1	Yes
1	ACKN_HEAD	0	ACK/NACK Header Block
		1	NACK
0	CEC_SN	0	CEC snoop
		1	Disable
		1	Enable

### 13.3.5.9 CEC Tx Initialization Register (CEC\_TX\_INIT)

**Figure 13-214. CEC Tx Initialization Register (CEC\_TX\_INIT)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-227. CEC Tx Initialization Register (CEC\_TX\_INIT) Field Descriptions**

Bit	Field	Description
31-4	Reserved	Reserved
3-0	CEC_INIT_ID	CEC Initiator ID

### 13.3.5.10 CEC Tx Destination Register (CEC\_TX\_DEST)

**Figure 13-215. CEC Tx Destination Register (CEC\_TX\_DEST)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-228. CEC Tx Destination Register (CEC\_TX\_DEST) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	CEC_SD_POLL	0	No
		1	Yes, self-resetting bit
6-4	Reserved	0	Reserved
3-0	CEC_DEST_ID	0	CEC Destination ID. Identifies the target device for the command. Must be written before writing the corresponding CEC command.

### 13.3.5.11 CEC Setup Register (CEC\_SETUP)


**Figure 13-216. CEC Setup Register (CEC\_SETUP)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-229. CEC Setup Register (CEC\_SETUP) Field Descriptions**

Bit	Field	Description
31-5	Reserved	Reserved
4	CEC_PTRH	CEC pass-thru register
3	Reserved	Reserved
2	CEC_FORCE_NON_CALIB	Must be set to 1 if calibration is not needed (If a 2 MHz crystal clock is available)
1	CEC_CAL_EN	CEC calibration enable register (self clearing)
0	CEC_CAL_SW	Must be set to 1 for 10 ms in case of calibration


### 13.3.5.12 CEC Tx Command Register (CEC\_TX\_COMMAND)

**Figure 13-217. CEC Tx Command Register (CEC\_TX\_COMMAND)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-230. CEC Tx Command Register (CEC\_TX\_COMMAND) Field Descriptions**


Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_TX_COM	CEC Tx Command

**13.3.5.13 CEC Tx Operand Registers (CEC\_TX\_OPERAND\_0-CEC\_TX\_OPERAND\_14)**
**Figure 13-218. CEC Tx Operand Registers (CEC\_TX\_OPERAND\_0-CEC\_TX\_OPERAND\_14)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-231. CEC Tx Operand Registers (CEC\_TX\_OPERAND\_0-CEC\_TX\_OPERAND\_14) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_TX_COM	CEC Tx Operand

**13.3.5.14 CEC Transmit Data Register (CEC\_TRANSMIT\_DATA)**
**Figure 13-219. CEC Transmit Data Register (CEC\_TRANSMIT\_DATA)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-232. CEC Transmit Data Register (CEC\_TRANSMIT\_DATA) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	TX_BFR_ACC	0	Read back internal buffer contents from 8Fh–9Eh.
		1	No Yes
5	TX_AUT_CALC	0	Auto-Calculate TX_CNT and send.
		1	No Yes
4	TRA_CEC_CMD	0	Send CEC Command and TX_CNT Operands.
		1	No Yes
3-0	TX_CNT	0	Transmit Byte Count. Selects the number of CEC_TX_OPERAND bytes to send with the command.
		1h-Fh	No operands
		1h-Fh	1 operand to 15 operands

### 13.3.5.15 CEC Capture ID0 Register (CEC\_CA\_7\_0)

**Figure 13-220. CEC Capture ID0 Register (CEC\_CA\_7\_0)**

31	Reserved	8 7	0
R-0h		CEC_CAP_ID R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-233. CEC Capture ID0 Register (CEC\_CA\_7\_0) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_CAP_ID	The CEC Capture ID register is separate from the CEC Initiator ID. It selects the received commands that will be captured in the receive FIFO and acknowledged. If the command destination matches one of the bits set in this register or is a Broadcast cycle; it will be captured.

### 13.3.5.16 CEC Capture ID0 Register (CEC\_CA\_15\_8)


**Figure 13-221. CEC Capture ID0 Register (CEC\_CA\_15\_8)**

31	Reserved	8 7	0
R-0h		CEC_CAP_ID R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-234. CEC Capture ID0 Register (CEC\_CA\_15\_8) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_CAP_ID	The CEC Capture ID register is separate from the CEC Initiator ID. It selects the received commands that will be captured in the receive FIFO and acknowledged. If the command destination matches one of the bits set in this register or is a Broadcast cycle; it will be captured.

**13.3.5.17 CEC Interrupt Enable Register 0 (CEC\_INIT\_ENABLE\_0)**
**Figure 13-222. CEC Interrupt Enable Register 0 (CEC\_INIT\_ENABLE\_0)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-235. CEC Interrupt Enable Register 0 (CEC\_INIT\_ENABLE\_0) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	CEC_INTR1_MASK5	0 1	Tx: Transmit Buffer Full/Empty Change event Disable Enable
4-3	Reserved	0	Reserved
2	CEC_INTR1_MASK2	0 1	Transmitter FIFO Empty Event Disable Enable
1	CEC_INTR1_MASK1	0 1	Receiver FIFO Not Empty Event Disable Enable
0	CEC_INTR1_MASK0	0 1	Command Being Received Event Disable Enable



### 13.3.5.18 CEC Interrupt Enable Register 1 (CEC\_INIT\_ENABLE\_1)


**Figure 13-223. CEC Interrupt Enable Register 1 (CEC\_INIT\_ENABLE\_1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-236. CEC Interrupt Enable Register 1 (CEC\_INIT\_ENABLE\_1) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	CEC_INTR2_MASK3	0 1	Rx FIFO Overrun Error Event Disable Enable
2	CEC_INTR2_MASK2	0 1	Short Pulse Detected Event Disable Enable
1	CEC_INTR2_MASK1	0 1	Frame Retransmit Count Exceeded Event Disable Enable
0	CEC_INTR2_MASK0	0 1	Start Bit Irregularity Event Disable Enable

**13.3.5.19 CEC Interrupt Status Register 0 (CEC\_INIT\_STATUS\_0)**
**Figure 13-224. CEC Interrupt Status Register 0 (CEC\_INIT\_STATUS\_0)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-237. CEC Interrupt Status Register 0 (CEC\_INIT\_STATUS\_0) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	CEC_LSTAT	0 1	CEC line current state Low High
6	TFIF_BFULL	0 1	Tx FIFO Transmit Buffer Full No Yes
5	CEC_INTR1_STAT4	0 1	Tx: Transmit Buffer Full/Empty Change Event Pending No Yes
4-3	Reserved	0	Reserved
2	CEC_INTR1_STAT2	0 1	Transmitter FIFO Empty Event Pending No Yes
1	CEC_INTR1_STAT1	0 1	Receiver FIFO Not Empty Event Pending Disable Enable
0	CEC_INTR1_STAT0	0 1	Command Being Received Event Pending Disable Enable

### 13.3.5.20 CEC Interrupt Status Register 1 (CEC\_INIT\_STATUS\_1)


**Figure 13-225. CEC Interrupt Status Register 1 (CEC\_INIT\_STATUS\_1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-238. CEC\_INIT\_STATUS1 Field Descriptions**


Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	CEC_INTR2_STAT3	0 1	Rx FIFO Overrun Error Event Disable Enable
2	CEC_INTR2_STAT2	0 1	Short Pulse Detected Event Disable Enable
1	CEC_INTR2_STAT1	0 1	Frame Retransmit Count Exceeded Event Disable Enable
0	CEC_INTR2_STAT0	0 1	Start Bit Irregularity Event Disable Enable

**13.3.5.21 CEC RX Control Register (CEC\_RX\_CONTROL)**
**Figure 13-226. CEC RX Control Register (CEC\_RX\_CONTROL)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-239. CEC RX Control Register (CEC\_RX\_CONTROL) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	CLR_RX_FIF_ALL	0	Clear all frames from Rx FIFO No
		1	Yes, self-resetting bit
0	CLR_RX_FIF_CUR	0	Clear Current Frame from Rx FIFO No
		1	Yes, self-resetting bit

**13.3.5.22 CEC Rx Count Register (CEC\_RX\_COUNT)**
**Figure 13-227. CEC Rx Count Register (CEC\_RX\_COUNT)**



LEGEND: R = Read only; -n = value after reset

**Table 13-240. CEC Rx Count Register (CEC\_RX\_COUNT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	RX_ERROR	0	Error associated with this message No
		1	Yes
6-4	CEC_RX_CMD_CNT	0	CEC Receive FIFO Frame Count. Returns the number of frames awaiting reading in the FIFO; 0-3.
3-0	CEC_RX_BYTE_CNT	0	CEC Receive Byte Count. Returns the number of operands in the current frame.

### 13.3.5.23 CEC Rx Command Header Register (CEC\_RX\_CMD\_HEADER)

**Figure 13-228. CEC Rx Command Header Register (CEC\_RX\_CMD\_HEADER)**




LEGEND: R = Read only; -n = value after reset

**Table 13-241. CEC Rx Command Header Register (CEC\_RX\_CMD\_HEADER) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-4	CEC_RX_INIT	CEC Initiator ID - identifies the initiator of the current frame.
3-0	CEC_RX_DEST	CEC Destination ID - identifies the intended target of the current frame.

### 13.3.5.24 CEC Rx Command Register (CEC\_RX\_COMMAND)


**Figure 13-229. CEC Rx Command Register (CEC\_RX\_COMMAND)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-242. CEC Rx Command Register (CEC\_RX\_COMMAND) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_RX_COM	CEC Rx Command

**13.3.5.25 CEC Rx Operand Registers (CEC\_RX\_OPERAND\_0-CEC\_RX\_OPERAND\_14)**
**Figure 13-230. CEC Rx Operand Registers (CEC\_RX\_OPERAND\_0-CEC\_RX\_OPERAND\_14)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-243. CEC Rx Operand Registers (CEC\_RX\_OPERAND\_0-CEC\_RX\_OPERAND\_14)  
Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7-0	CEC_RX_OP	CEC Rx Operand

### 13.3.6 HDMI PHY Registers


Table 13-244 lists the HDMI PHY registers.

**Table 13-244. HDMI PHY Registers**

Address Offset	Acronym	Register Name
04h	TMDS_CNTL2	TMDS Control Register
08h	TMDS_CNTL3	TMDS Control Register
0Ch	BIST_CNTL	BIST Control Register
20h	TMDS_CNTL9	TMDS Control Register

#### 13.3.6.1 TMDS Control Register 2 (TMDS\_CNTL2)


**Figure 13-231. TMDS Control Register 2 (TMDS\_CNTL2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; x = value is indeterminate

**Table 13-245. TMDS Control Register 2 (TMDS\_CNTL2) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	OE	0	Output drivers of TMDS outputs are switched off
		1	Output drivers are switched on
4	TERM_EN	0	Source termination enable control Bus termination is switched off
		1	Bus termination is active; driver must also be enabled
3-2	Reserved	2h	Reserved
1	Clkdetect	0	Clock detector output If clock < 2.5 MHz
		1	If clock > 2.5 MHz
0	Rsen	0	Receiver sense output When receiver is disconnected
		1	When receiver is connected

**13.3.6.2 TMDS Control Register 3 (TMDS\_CNTL3)**
**Figure 13-232. TMDS Control Register 3 (TMDS\_CNTL3)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 13-246. TMDS Control Register 3 (TMDS\_CNTL3) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	5h	Reserved
4-3	clkmult_ctl	0 1h 2h 3h	Clock multiplication factor control. Use this setting when pixel repetition is needed. Output clock "m_clkout_dig" depends on the dpcolor_ctl and clkmult_ctl bits.  For example, if the input clock frequency p_clkin is 30 MHz: dpcolor_ctl = 2h and clkmult_ctl = 3h, m_clkout_dig = 30 × 1.5 × 4 = 180 MHz; dpcolor_ctl = 1h and clkmult_ctl = 3h, m_clkout_dig = 30 × 1.25 × 4 = 150 MHz; dpcolor_ctl = 0 and clkmult_ctl = 3h, m_clkout_dig = 30 × 1.0 × 4 = 120 MHz.
2-1	dpcolor_ctl	0 1h 2h 3h	Deep color mode control  0 8 bit/channel 1h 10 bit/channel 2h 12 bit/channel 3h Reserved
0	pdb	0 1	Powerdown control  0 PHY will be power down 1 No power down



### 13.3.6.3 BIST Control Register (BIST\_CNTL)

**Figure 13-233. BIST Control Register (BIST\_CNTL)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-247. BIST Control Register (BIST\_CNTL) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	8h	Reserved
2	enc_byp	0	DVI encoder bypass. Always bypass the DVI encoder (set this bit to 1). Data goes through the DVI encoder
		1	Bypass the DVI encoder
1-0	Reserved	0	Reserved

### 13.3.6.4 TMDS Control Register 9 (TMDS\_CNTL9)

**Figure 13-234. TMDS Control Register 9 (TMDS\_CNTL9)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 13-248. TMDS Control Register 9 (TMDS\_CNTL9) Field Descriptions**

Bit	Field	Description
31-8	Reserved	Reserved
7	ten_bit_bypass	Always set this bit to 1.
6-0	Reserved	Reserved

---

---

## ***ARM Interrupt Controller (AINTC)***

---

---

This chapter discusses the ARM interrupt controller.

<b>Topic</b>	<b>Page</b>
<b>14.1 Introduction .....</b>	<b>1749</b>
<b>14.2 Architecture .....</b>	<b>1752</b>
<b>14.3 Basic Programming Model .....</b>	<b>1755</b>
<b>14.4 Registers .....</b>	<b>1764</b>


## 14.1 Introduction

### 14.1.1 Overview

The Host ARM Interrupt Controller (AINTC) is responsible for prioritizing all service requests from the system peripherals and generating either nIRQ or nFIQ to the host. The type of the interrupt (nIRQ or nFIQ) and the priority of the interrupt inputs are programmable. However, FIQ can only be used on secure devices, and is not available on GP devices. It has the capability to handle up to 128 requests which can be steered/prioritized as ARM Cortex-A8 nFIQ or nIRQ interrupt requests. The general features of the AINTC are:

- Up to 128 level sensitive interrupts inputs
- Individual priority for each interrupt input
- Each interrupt can be steered to nFIQ or nIRQ
- Independent priority sorting for nFIQ and nIRQ

Figure 14-1 shows the internal interrupt scheme.



### 14.1.2 Limitations

FIQ is only available on secure devices, and cannot be used on GP devices.

### 14.1.3 Functional Block Diagram

The interrupt controller processes incoming interrupts by masking and priority sorting to produce the interrupt signals for the processor to which it is attached. Figure 14-2 shows the top-level view of interrupt processing.


### 14.1.4 Environment

The sources of interrupt for AINTC are:

- External interrupts through NMI pin. Note that interrupts from external peripherals of SOC need to be routed through GPIO.
  - NMI is treated like other interrupts and can be masked. In general, software should configure the NMI input as the highest priority interrupt
- Interrupt from peripherals inside the SOC and ARM Cortex-A8.

All the unmasked interrupts can generate a wake up to the interrupt controller.

Figure 14-2. Interrupt Controller Block Diagram




### 14.1.5 ARM A8—Interrupt Controller Integration

The interrupt controller (INTC) is the interface between the many incoming interrupts and the two interrupt inputs of the ARM Cortex-A8. The two interrupts inputs to ARM are FIQ and IRQ. Figure 14-3 shows the integration of the interrupt controller in the ARM Cortex-A8 subsystem.

The ARM Cortex-A8 subsystem INTC is directly connected to the ARM Cortex-A8 by an ARM peripheral port. Consequently, the ARM Cortex-A8 subsystem INTC is accessible and visible only by the ARM Cortex-A8.

Figure 14-3. ARM A8 Subsystem INTC Integration



## 14.2 Architecture

This section discusses the architecture of the interrupt controller.

### 14.2.1 Clocking and Reset

#### 14.2.1.1 ARM A8 INTC Clocks

The interrupt controller runs at half the rate of the ARM Cortex-A8 functional clock. The interface clock, used for register access, runs at the rate of the interconnect bus clock (equal to the rate of the ARM Cortex-A8 interface clock).

#### 14.2.1.2 Hardware and Software Reset

[Table 14-1](#) lists the ARM Cortex-A8 subsystem INTC resets.

**Table 14-1. Interrupt Controller Resets**

Type	Name	Source	Activation
Hardware	ARM Cortex-A8 top-level Reset	PRCM	Active low
Software	SOFTRESET	INTCPS_SYSCONFIG[1]SOFTRESET bit, write 1 to clear. Read returns 0.	Active high

### 14.2.2 Interrupt Request Lines

[Table 14-2](#) lists the incoming and outgoing interrupt lines of the ARM Cortex-A8 INTC.

For mapping of interrupt from various modules to the ARM Cortex-A8 INTC, refer to your device-specific data manual. Check availability of modules and features in a particular device. Ensure that interrupts of unavailable modules and features are masked in ARM Cortex-A8 subsystem.

**Table 14-2. Interrupt Controller Interrupt Inputs and Outputs**

Type	Number	Name	Mapping	Comment
Interrupt request inputs	Up to 128	Refer to data manual	Refer to data manual	Inputs to ARM Cortex-A8 INTC module, source from various modules.
Interrupt request outputs	2	INTC_FIQ INTC_IRQ	INTC_FIQ INTC_IRQ	FIQ is fast interrupt to ARM IRQ is normal input to ARM Cortex-A8

### 14.2.3 Interrupt Processing

#### 14.2.3.1 Input Selection

The INTC supports only level-sensitive incoming interrupt detection. A peripheral asserting an interrupt maintains it until software has handled the interrupt and instructed the peripheral to deassert the interrupt. A software interrupt is generated if the corresponding bit in the INTCPS\_ISR\_SETn register is set (register bank number: n = [0,1,2,3] for the MPU subsystem INTC, 128 incoming interrupt lines are supported). The software interrupt clears when the corresponding bit in the INTCPS\_ISR\_CLEARn register is written. Typical use of this feature is software debugging.

## 14.2.3.2 Masking

### 14.2.3.2.1 Individual Masking

Detection of interrupts on each incoming interrupt line can be enabled or disabled independently by the `INTCPS_MIRn` interrupt mask register. In response to an unmasked incoming interrupt, the INTC can generate one of two types of interrupt requests to the processor:

- IRQ: normal interrupt request
- FIQ: fast interrupt request

The type of interrupt request is determined by the `INTCPS_ILRm[0]` `FIQNIRQ` bit ( $m = [0, 127]$ ). The current incoming interrupt status before masking is readable from the `INTCPS_ITRn` register. After masking and IRQ/FIQ selection, and before priority sorting is done, the interrupt status is readable from the `INTCPS_PENDING_IRQn` and `INTCPS_PENDING_FIQn` registers.

### 14.2.3.2.2 Priority Masking

To enable faster processing of high-priority interrupts, a programmable priority masking threshold is provided (the `INTCPS_THRESHOLD[7:0]` `PRIORITYTHRESHOLD` field). This priority threshold allows preemption by higher priority interrupts; all interrupts of lower or equal priority than the threshold are masked. However, priority 0 can never be masked by this threshold; a priority threshold of 0 is treated the same way as priority 1. `PRIORITY` and `PRIORITYTHRESHOLD` fields values can be set between 0 and 7Fh; 0 is the highest priority and 7Fh is the lowest priority. When priority masking is not necessary, a priority threshold value of FFh disables the priority threshold mechanism. This value is also the reset default for backward compatibility with previous versions of the INTC.

### 14.2.3.3 Priority Sorting

A priority level (0 being the highest) is assigned to each incoming interrupt line. Both the priority level and the interrupt request type are configured by the `INTCPS_ILRm` register. If more than one incoming interrupt with the same priority level and interrupt request type occur simultaneously, the highest-numbered interrupt is serviced first. When one or more unmasked incoming interrupts are detected, the INTC separates between IRQ and FIQ using the corresponding `INTCPS_ILRm[0]` `FIQNIRQ` bit. The result is placed in `INTCPS_PENDING_IRQn` or `INTCPS_PENDING_FIQn`. If no other interrupts are currently being processed, INTC asserts IRQ/FIQ and starts the priority computation. Priority sorting for IRQ and FIQ can execute in parallel. Each IRQ/FIQ priority sorter determines the highest priority interrupt number. Each priority number is placed in the corresponding `INTCPS_SIR_IRQ[6:0]` `ACTIVEIRQ` field or `INTCPS_SIR_FIQ[6:0]` `ACTIVEFIQ` field. The value is preserved until the corresponding `INTCPS_CONTROL` `NEWIRQAGR` or `NEWFIQAGR` bit is set. Once the interrupting peripheral device has been serviced and the incoming interrupt deasserted, you must write to the appropriate `NEWIRQAGR` or `NEWFIQAGR` bit to indicate to the INTC the interrupt has been handled. If there are any pending unmasked incoming interrupts for this interrupt request type, the INTC restarts the appropriate priority sorter; otherwise, the IRQ or FIQ interrupt line is deasserted.

### 14.2.4 Module Power Saving

The INTC provides an auto-idle function in its three clock domains:

- Interface clock
- Functional clock
- Synchronizer clock

The interface clock auto-idle power-saving mode is enabled if the `INTCPS_SYSCONFIG[0] AUTOIDLE` bit is set to 1. When this mode is enabled and there is no activity on the bus interface, the interface clock is disabled internally to the module, thus reducing power consumption. When there is new activity on the bus interface, the interface clock restarts without any latency penalty. After reset, this mode is disabled, by default.

The functional clock auto-idle power-saving mode is enabled if the `INTCPS_IDLE[0] FUNCIDLE` bit is cleared to 0. When this mode is enabled and there is no active interrupt (IRQ or FIQ interrupt being processed or generated) or no pending incoming interrupt, the functional clock is disabled internally to the module, thus reducing power consumption. When a new unmasked incoming interrupt is detected, the functional clock restarts and the INTC processes the interrupt. If this mode is disabled, the interrupt latency is reduced by one cycle. After reset, this mode is enabled, by default.

The synchronizer clock allows external asynchronous interrupts to be resynchronized before they are masked. The synchronizer input clock has an auto-idle power-saving mode enabled if the `INTCPS_IDLE[1] TURBO` bit is set to 1. If the auto-idle mode is enabled, the standby power is reduced, but the IRQ or FIQ interrupt latency increases from four to six functional clock cycles. This feature can be enabled dynamically according to the requirements of the device. After reset, this mode is disabled, by default.

### 14.2.5 Error Handling

The following accesses will cause error:

- Privilege violation (attempt to access PROTECTION register in user mode or any register in user mode if Protection bit is set).
- Unsupported commands.

The following will NOT cause any error response:

- Access to a non-decoded address.
- Write to a read-only register.

### 14.2.6 Interrupt Latency

The IRQ/FIQ interrupt generation takes four INTC functional clock cycles (plus or minus one cycle) if the `INTCPS_IDLE[1] TURBO` bit is cleared to 0. If the TURBO bit is set to 1, the interrupt generation takes six cycles, but power consumption is reduced while waiting for an interrupt. These latencies can be reduced by one cycle by disabling functional clock auto-idle (`INTCPS_IDLE[0] FUNCIDLE` bit set to 1), but power consumption is increased, so the benefit is minimal. To minimize interrupt latency when an unmasked interrupt occurs, the IRQ or FIQ interrupt is generated before priority sorting completion. The priority sorting takes 10 functional clock cycles, which is less than the minimum number of cycles required for the MPU to switch to the interrupt context after reception of the IRQ or FIQ event.

Any read of the `INTCPS_SIR_IRQ` or `INTCPS_SIR_FIQ` register during the priority sorting process stalls until priority sorting is complete and the relevant register is updated. However, the delay between the interrupt request being generated and the interrupt service routine being executed is such that priority sorting always completes before the `INTCPS_SIR_IRQ` or `INTCPS_SIR_FIQ` register is read.



## 14.3 Basic Programming Model

### 14.3.1 Initialization Sequence

1. Program the INTCPS\_SYSCONFIG register: If necessary, enable the interface clock autogating by setting the AUTOIDLE bit.
2. Program the INTCPS\_IDLE register: If necessary, disable functional clock autogating or enable synchronizer autogating by setting the FUNCIDLE bit or TURBO bit accordingly.
3. Program the INTCPS\_ILRm register for each interrupt line: Assign a priority level and set the FIQNIRQ bit for an FIQ interrupt (by default, interrupts are mapped to IRQ and priority is 0 [highest]).
4. Program the INTCPS\_MIRn register: Enable interrupts (by default, all interrupt lines are masked).  
To program the INTCPS\_MIRn register, the INTCPS\_MIR\_SETn and INTCPS\_MIR\_CLEARn registers are provided to facilitate the masking, even if it is possible for backward-compatibility to write directly to the INTCPS\_MIRn register.

### 14.3.2 INTC Processing Sequence

After the INTCPS\_MIRn and INTCPS\_ILRm registers are configured to enable and assign priorities to incoming interrupts, the interrupt is processed as explained in the following subsections. IRQ and FIQ processing sequences are quite similar, the differences for the FIQ sequence are shown after a '/' character in the code below.

1. One or more unmasked incoming interrupts (M\_IRQ\_n signals) are received and IRQ or FIQ outputs (IRQ/FIQ) are not currently asserted.
2. If the INTCPS\_ILRm[0] FIQNIRQ bit is cleared to 0, the MPU\_INTC\_IRQ output signal is generated. If the FIQNIRQ bit is set to 1, the MPU\_INTC\_FIQ output signal is generated.
3. The INTC performs the priority sorting and updates the INTCPS\_SIR\_IRQ[6:0] ACTIVEIRQ /INTCPS\_SIR\_FIQ[6:0] ACTIVEFIQ field with the current interrupt number.
4. During priority sorting, if the IRQ/FIQ is enabled at the host processor side, the host processor automatically saves the current context and executes the ISR as follows.

The ARM host processor automatically performs the following actions in pseudo code:

```

LR = PC + 4                /* return link */
SPSR = CPSR                /* Save CPSR before execution */
CPSR[5] = 0                /* Execute in ARM state */
CPSR[7] = 1                /* Disable IRQ */
CPSR[8] = 1                /* Disable Imprecise Data Aborts */
CPSR[9] = CP15_reg1_EEbit  /* Endianness on exception entry */
if interrupt == IRQ then
CPSR[4:0] = 0b10010        /* Enter IRQ mode */
if high vectors configured then
PC = 0xFFFF0018
else
PC = 0x00000018            /* execute interrupt vector */
else if interrupt == FIQ then
CPSR[4:0] = 0b10001        /* Enter FIQ mode */
CPSR[6] = 1                /* Disable FIQ */
if high vectors configured then
PC = 0xFFFF001C
else
PC = 0x0000001C            /* execute interrupt vector */
endif

```

- The ISR saves the remaining context, identifies the interrupt source by reading the ACTIVEIRQ/ACTIVEFIQ field, and jumps to the relevant subroutine handler as follows:

### CAUTION

The code in steps 5 and 7 is an assembly code compatible with ARM architecture V6 and V7. This code is developed for the Texas Instruments Code Composer Studio tool set. It is a draft version, only tested on an emulated environment.

```

;INTCPS_SIR_IRQ/INTCPS_SIR_FIQ register address
INTCPS_SIR_IRQ_ADDR/INTCPS_SIR_FIQ_ADDR .word 0x48200040/0x48200044
; ACTIVEIRQ bit field mask to get only the bit field
ACTIVEIRQ_MASK .equ 0x7F
_IRQ_ISR/_FIQ_ISR:
; Save the critical context
STMFDP SP!, {R0-R12, LR} ; Save working registers and the Link register
MRS R11, SPSR ; Save the SPSR into R11
; Get the number of the highest priority active IRQ/FIQ
LDR R10, INTCPS_SIR_IRQ_ADDR/INTCPS_SIR_FIQ_ADDR
LDR R10, [R10] ; Get the INTCPS_SIR_IRQ/INTCPS_SIR_FIQ register
AND R10, R10, #ACTIVEIRQ_MASK ; Apply the mask to get the active IRQ number
; Jump to relevant subroutine handler
LDR PC, [PC, R10, lsl #2] ; PC base address points this instruction + 8
NOP ; To index the table by the PC
; Table of handler start addresses
.word IRQ0handler ;For IRQ0 of BANK0
.word IRQ1handler
.word IRQ2handler

```

- The subroutine handler executes code specific to the peripheral generating the interrupt by handling the event and deasserting the interrupt condition at the peripheral side.

```

; IRQ0 subroutine
IRQ0handler:
; Save working registers
STMFDP SP!, {R0-R1}
; Now read-modify-write the peripheral module status register
; to de-assert the M_IRQ_0 interrupt signal
; De-Assert the peripheral interrupt
MOV R0, #0x7 ; Mask for 3 flags
LDR R1, MODULE0_STATUS_REG_ADDR ; Get the address of the module Status Register
STR R0, [R1] ; Clear the 3 flags
; Restore working registers LDMFDP SP!, {R0-R1}
; Jump to the end part of the ISR
B IRQ_ISR_end/FIQ_ISR_end

```

7. After the return of the subroutine, the ISR sets the NEWIRQAGR/NEWFIQAGR bit to enable the processing of subsequent pending IRQs/FIQs and to restore ARM context in the following code. Because the writes are posted on an Interconnect bus, to be sure that the preceding writes are done before enabling IRQs/FIQs, a Data Synchronization Barrier is used. This operation ensure that the IRQ/FIQ line is de-asserted before IRQ/FIQ enabling. After that, the INTC processes any other pending interrupts or deasserts the IRQ/FIQ signal if there is no interrupt.


```

; INTCPS_CONTROL register address
INTCPS_CONTROL_ADDR .word 0x48200048;
NEWIRQAGR/NEWFIQAGR bit mask to set only the NEWIRQAGR/NEWFIQAGR bit
NEWIRQAGR_MASK/NEWFIQAGR_MASK .equ 0x01/0x02
IRQ_ISR_end/FIQ_ISR_end:
; Allow new IRQs/FIQs at INTC side
; The INTCPS_CONTROL register is a write only register so no need to write back others bits
MOV R0, #NEWIRQAGR_MASK/NEWFIQAGR_MASK ; Get the NEWIRQAGR/NEWFIQAGR bit position
LDR R1, INTCPS_CONTROL_ADDR
STR R0, [R1] ; Write the NEWIRQAGR/NEWFIQAGR bit to allow new IRQs/FIQ
; Data Synchronization Barrier MOV R0, #0
MCR P15, #0, R0, C7, C10, #4
; restore critical context
MSR SPSR, R11 ; Restore the SPSR from R11
LDMFD SP!, {R0-R12, LR} ; Restore working registers and Link register
; Return after handling the interrupt
SUBS PC, LR, #4
8. After the ISR return, the ARM automatically restores its context as follows:
CPSR = SPSR
PC = LR

```

Figure 14-4 shows the IRQ/FIQ processing sequence from the originating device peripheral module to the main program interruption.

The priority sorting mechanism is frozen during an interrupt processing sequence. If an interrupt condition occurs during this time, the interrupt is not lost. It is sorted when the NEWIRQAGR/NEWFIQAGR bit is set (priority sorting is reactivated).

**Figure 14-4. IRQ/FIQ Processing Sequence**


### 14.3.3 INTC Preemptive Processing Sequence

Preemptive interrupts, also called nested interrupts, can reduce the latencies for higher priority interrupts. A preemptive ISR can be suspended by a higher priority interrupt. Thus, the higher priority interrupt can be served immediately. Nested interrupts must be used carefully to avoid using corrupted data. Programmers must save corruptible registers and enable IRQ or FIQ at ARM side. IRQ and FIQ processing sequences are quite similar, the differences for the FIQ sequence are shown after a '/' character in the code below.

To enable IRQ/FIQ preemption by higher priority IRQs/FIQs, programers can follow this procedure to write the ISR.

At the beginning of an IRQ/FIQ ISR:

1. Save the ARM critical context registers.
2. Save the INTCPS\_THRESHOLD PRIORITYTHRESHOLD field before modifying it.
3. Read the active interrupt priority in the INTCPS\_IRQ\_PRIORITY IRQPRIORITY/INTCPS\_FIQ\_PRIORITY FIQPRIORITY field and write it to the PRIORITYTHRESHOLD(1) field.
4. Read the active interrupt number in the INTCPS\_SIR\_IRQ[6:0] ACTIVEIRQ/INTCPS\_SIR\_FIQ[6:0] ACTIVEFIQ field to identify the interrupt source.
5. Write 1 to the appropriate INTCPS\_CONTROL NEWIRQAGR and (2) NEWFIQAGR bit while an interrupt is still processing to allow only higher priority interrupts to preempt.
6. Because the writes are posted on an Interconnect bus, to be sure that the preceding writes are done before enabling IRQs/FIQs, a Data Synchronization Barrier is used. This operation ensure that the IRQ line is de-asserted before IRQ/FIQ enabling.
7. Enable IRQ/FIQ at ARM side.
8. Jump to the relevant subroutine handler.

The following sample code shows the previous steps:

### CAUTION

The following code is an assembly code compatible with ARM architecture V6 and V7. This code is developed for the Texas Instruments Code Composer Studio tool set. It is a draft version, only tested on an emulated environment.

```

; bit field mask to get only the bit field
ACTIVEPRIO_MASK .equ 0x7F
_IRQ_ISR:
; Step 1 : Save the critical context
STMFD SP!, {R0-R12, LR} ; Save working registers
MRS R11, SPSR ; Save the SPSR into R11
; Step 2 : Save the INTCPS_THRESHOLD register into R12
LDR R0, INTCPS_THRESHOLD_ADDR
LDR R12, [R0]
(1) The priority-
threshold mechanism is enabled automatically when writing a priority in the range of 0x00 to
0x7F. Writing a value of 0xFF (reset default) disables the priority-
threshold mechanism. Values between 0x3F and 0xFF must not be used. When the hardware-
priority threshold is in use, the priorities of interrupts selected as FIQ or IRQ become linked
otherwise, they are independent. When they are linked, all FIQ priorities must be set higher than
all IRQ priorities to maintain the relative priority of FIQ over IRQ.
(2) When handling FIQs using the priority-
threshold mechanism, both NEWFIQAGR and NEWIRQAGR bits must be written at the same time to ensure
that the new priority threshold is applied while an IRQ sort is in progress. This IRQ will not
have been seen by the ARM, as it will have been masked on entry to the FIQ ISR. However, the
source of the IRQ remains active and it is finally processed when the priority threshold falls to
a priority sufficiently low to allow it to be processed. The precaution of writing to New FIQ
Agreement is not required during an IRQ ISR, as FIQ sorting is not affected (provided all FIQ
priorities are higher than all IRQ priorities).
; Step 3 : Get the priority of the highest priority active IRQ
LDR R1, INTCPS_IRQ_PRIORITY_ADDR/INTCPS_FIQ_PRIORITY_ADDR
LDR R1, [R1] ; Get the INTCPS_IRQ_PRIORITY/INTCPS_FIQ_PRIORITY register
AND R1, R1, #ACTIVEPRIO_MASK ; Apply the mask to get the priority of the IRQ
STR R1, [R0] ; Write it to the INTCPS_THRESHOLD register
; Step 4 : Get the number of the highest priority active IRQ
LDR R10, INTCPS_SIR_IRQ_ADDR/INTCPS_SIR_FIQ_ADDR
LDR R10, [R10] ; Get the INTCPS_SIR_IRQ/INTCPS_SIR_FIQ register
AND R10, R10, #ACTIVEIRQ_MASK ; Apply the mask to get the active IRQ number
; Step 5 : Allow new IRQs and FIQs at INTC side
MOV R0, #0x1/0x3 ; Get the NEWIRQAGR and NEWFIQAGR bit position
LDR R1, INTCPS_CONTROL_ADDR
STR R0, [R1] ; Write the NEWIRQAGR and NEWFIQAGR bit
; Step 6 : Data Synchronization Barrier
MOV R0, #0 MCR P15, #0, R0, C7, C10, #4
; Step 7 : Read-modify-write the CPSR to enable IRQs/FIQs at ARM side
MRS R0, CPSR ; Read the status register
BIC R0, R0, #0x80/0x40 ; Clear the I/F bit
MSR CPSR, R0 ; Write it back to enable IRQs
; Step 8 : Jump to relevant subroutine handler
LDR PC, [PC, R10, lsl #2] ; PC base address points this instruction + 8
NOP ; To index the table by the PC
; Table of handler start addresses
.word IRQ0handler ;IRQ0 BANK0
.word IRQ1handler
.word IRQ2handler

```

After the return of the relevant IRQ/FIQ subroutine handle:

1. Disable IRQs/FIQs at ARM side.
2. Restore the INTCPS\_THRESHOLD PRIORITYTHRESHOLD field.
3. Restore the ARM critical context registers.

The following sample code shows the three previous steps:

#### **CAUTION**


The following code is an assembly code compatible with ARM architecture V6 and V7. This code is developed for the Texas Instruments Code Composer Studio tool set. It is a draft version, only tested on an emulated environment.

```

IRQ_ISR_end:
; Step 1 : Read-modify-write the CPSR to disable IRQs/FIQs at ARM side
MRS R0, CPSR ; Read the CPSR
ORR R0, R0, #0x80/0x40 ; Set the I/F bit
MSR CPSR, R0 ; Write it back to disable IRQs
; Step 2 : Restore the INTCPS_THRESHOLD register from R12
LDR R0, INTCPS_THRESHOLD_ADDR
STR R12, [R0]
; Step 3 : Restore critical context
MSR SPSR, R11 ; Restore the SPSR from R11
LDMFD SP!, {R0-R12, LR} ; Restore working registers and Link register
; Return after handling the interrupt
SUBS PC, LR, #4

```

[Figure 14-5](#) shows the nested IRQ/FIQ processing sequence from the originating device peripheral module to the main program interruption.

**Figure 14-5. Nested IRQ/FIQ Processing Sequence**




### 14.3.4 Interrupt Preemption

If wanting to enable pre-emption by higher priority interrupts, the ISR should read the active interrupt priority and write it to the priority threshold register. Writing a '1' to the appropriate NEW\_IRQ\_AGR or NEW\_FIQ\_AGR bits of the CONTROL register while still processing the interrupt will now allow only higher priority interrupts to pre-empt.

For each level of pre-emption, the programmer must save the threshold value before modifying it and restore it at the end of that ISR level.

The priority threshold mechanism is enabled automatically when writing a priority in the range of 0 to 7Fh as will be read from the IRQ\_PRIORITY and FIQ\_PRIORITY registers. Writing a value of FFh (reset default) disables the priority threshold mechanism.

When the hardware priority threshold is in use the priorities of interrupts selected as FIQ or IRQ become linked, otherwise they are independent. When linked, it is required that all FIQ priorities be set higher than all IRQ priorities to maintain the relative priority of FIQ over IRQ.

When handling FIQs using the priority threshold mechanism, it is required to write both New FIQ Agreement and New IRQ Agreement bits at the same time to cover the case that the new priority threshold is applied while an IRQ sorting is in progress. This IRQ will not have been seen by the ARM as it will have been masked on entry to the FIQ ISR. However, the source of the IRQ will remain active and it will be finally processed when the priority threshold falls to a low enough priority. The precaution of writing to New FIQ Agreement (as well as New IRQ Agreement) is not required during an IRQ ISR as FIQ sorting will not be affected (provided all FIQ priorities are higher than all IRQ priorities).

### 14.3.5 ARM A8 INTC Spurious Interrupt Handling

The spurious flag indicates whether the result of the sorting (a window of 10 INTC functional clock cycles after the interrupt assertion) is invalid. The sorting is invalid if:

- The interrupt that triggered the sorting is no longer active during the sorting.
- A change in the mask has affected the result during the sorting time.

As a result, the values in the INTCPS\_MIRn, INTCPS\_ILRm, or INTCPS\_MIR\_SETn registers must not be changed while the corresponding interrupt is asserted. Only the active interrupt input that triggered the sort can be masked before it turns on the sort. If these registers are changed within the 10-cycle window after the interrupt assertion, the resulting values of the following registers become invalid:

- INTCPS\_SIR\_IRQ
- INTCPS\_SIR\_FIQ
- INTCPS\_IRQ\_PRIORITY
- INTCPS\_FIQ\_PRIORITY

This condition is detected for both IRQ and FIQ, and the invalid status is flagged across the SPURIOUSIRQFLAG (see NOTE 1) and SPURIOUSFIQFLAG (see NOTE 2) bit fields in the SIR and PRIORITY registers. A 0 indicates valid and a 1 indicates invalid interrupt number and priority. The invalid indication can be tested in software as a false register value.

---

**NOTE:**

1. The INTCPS\_SIR\_IRQ[31:7] SPURIOUSIRQFLAG bit field is a copy of the INTCPS\_IRQ\_PRIORITY[31:7] SPURIOUSIRQFLAG bit field.
  2. The INTCPS\_SIR\_FIQ[31:7] SPURIOUSFIQFLAG bit field is a copy of the INTCPS\_FIQ\_PRIORITY[31:7] SPURIOUSFIQFLAG bit field.
-

## 14.4 Registers

If the `INTCPS_PROTECTION[0]` `PROTECTION` bit is set, access to the INTC registers is restricted to the supervisor mode. Access to the `INTCPS_PROTECTION` register is always restricted to privileged mode.

Each register from `INTCPS_ITRn` to `INTCPS_PENDING_FIQn` contains 32 bits, 1 bit for each interrupt (in ascending order: bit 0 of the `INTCPS_ITR0` register applies to interrupt line 0; bit 0 of the `INTCPS_ITR1` register applies to interrupt line 32).

### CAUTION

The INTC registers are limited to 32-bit and 16-bit data accesses; 8-bit data access is not allowed and can corrupt the register content.

Table 14-3 lists the memory-mapped registers for the INTC.

**Table 14-3. Interrupt Controller (INTC) Registers**


Address Offset	Acronym	Register Description	Section
0h	<code>INTCPS_REVISION</code>	Revision Identification Register	<a href="#">Section 14.4.1</a>
10h	<code>INTCPS_SYSCONFIG</code>	System Configuration Register	<a href="#">Section 14.4.2</a>
14h	<code>INTCPS_SYSSTATUS</code>	System Status Register	<a href="#">Section 14.4.3</a>
40h	<code>INTCPS_SIR_IRQ</code>	Spurious IRQ Flag Register	<a href="#">Section 14.4.4</a>
44h	<code>INTCPS_SIR_FIQ</code>	Spurious FIQ Flag Register	<a href="#">Section 14.4.5</a>
48h	<code>INTCPS_CONTROL</code>	Control Register	<a href="#">Section 14.4.6</a>
4Ch	<code>INTCPS_PROTECTION</code>	Protection Mode Register	<a href="#">Section 14.4.7</a>
50h	<code>INTCPS_IDLE</code>	Idle Mode Register	<a href="#">Section 14.4.8</a>
60h	<code>INTCPS_IRQ_PRIORITY</code>	IRQ Priority Register	<a href="#">Section 14.4.9</a>
64h	<code>INTCPS_FIQ_PRIORITY</code>	FIQ Priority Register	<a href="#">Section 14.4.10</a>
68h	<code>INTCPS_THRESHOLD</code>	Priority Threshold Register	<a href="#">Section 14.4.11</a>
80h + (20h × n) <sup>(1)</sup>	<code>INTCPS_ITR0-3</code>	Interrupt Status Register	<a href="#">Section 14.4.12</a>
84h + (20h × n) <sup>(1)</sup>	<code>INTCPS_MIR0-3</code>	Interrupt Mask Register	<a href="#">Section 14.4.13</a>
88h + (20h × n) <sup>(1)</sup>	<code>INTCPS_MIR_CLEAR0-3</code>	Interrupt Mask Clear Register	<a href="#">Section 14.4.14</a>
8Ch + (20h × n) <sup>(1)</sup>	<code>INTCPS_MIR_SET0-3</code>	Interrupt Mask Set Register	<a href="#">Section 14.4.15</a>
90h + (20h × n) <sup>(1)</sup>	<code>INTCPS_ISR_SET0-3</code>	Software Interrupt Set Register	<a href="#">Section 14.4.16</a>
94h + (20h × n) <sup>(1)</sup>	<code>INTCPS_ISR_CLEAR0-3</code>	Software Interrupt Clear Register	<a href="#">Section 14.4.17</a>
98h + (20h × n) <sup>(1)</sup>	<code>INTCPS_PENDING_IRQ0-3</code>	IRQ Status Register	<a href="#">Section 14.4.18</a>
9Ch + (20h × n) <sup>(1)</sup>	<code>INTCPS_PENDING_FIQ0-3</code>	FIQ Status Register	<a href="#">Section 14.4.19</a>
100h + (4h × m) <sup>(1)</sup>	<code>INTCPS_ILR0-127</code>	Interrupt Priority Register	<a href="#">Section 14.4.20</a>

<sup>(1)</sup> n = 0 to 3, m = 0 to 127

### 14.4.1 INTCPS\_REVISION Register

This register contains the IP revision code.

**Figure 14-6. INTCPS\_REVISION Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-4. INTCPS\_REVISION Register Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0
7-4	MAJOR	5h	Major Revision.
3-0	MINOR	0	Minor Revision.

### 14.4.2 INTCPS\_SYSCONFIG Register

This register controls various parameters of the module interface.

**Figure 14-7. INTCPS\_SYSCONFIG Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-5. INTCPS\_SYSCONFIG Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Write 0s for future compatibility. Read returns reset value.
1	SOFTRESET	W0	Software reset. Set this bit to trigger a module reset. The bit is automatically reset by the hardware. Read returns 0.
		W1	No effect.
			The module is reset.
0	AUTOIDLE	0	Internal interface clock gating strategy.
		0	Interface clock is free-running.
		1	Automatic interface clock gating strategy is applied, based on the interface bus activity.

### 14.4.3 INTCPS\_SYSSTATUS Register

This register provides status information about the module.

**Figure 14-8. INTCPS\_SYSSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-6. INTCPS\_SYSSTATUS Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Read returns reset value.
0	RESETDONE	0	Internal reset monitoring.
		0	Internal module reset is ongoing.
		1	Reset complete.

### 14.4.4 INTCPS\_SIR\_IRQ Register

This register supplies the currently active IRQ interrupt number.

**Figure 14-9. INTCPS\_SIR\_IRQ Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-7. INTCPS\_SIR\_IRQ Register Field Descriptions**

Bit	Field	Value	Description
31-7	SPURIOUSIRQFLAG	0-1FF FFFFh	Spurious IRQ flag
6-0	ACTIVEIRQ	0-7Fh	Active IRQ number

### 14.4.5 INTCPS\_SIR\_FIQ Register

This register supplies the currently active FIQ interrupt number.

**Figure 14-10. INTCPS\_SIR\_FIQ Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-8. INTCPS\_SIR\_FIQ Register Field Descriptions**

Bit	Field	Value	Description
31-7	SPURIOUSFIQFLAG	0-1FF FFFFh	Spurious FIQ flag
6-0	ACTIVEFIQ	0-7Fh	Active FIQ number

### 14.4.6 INTCPS\_CONTROL Register

This register contains the new interrupt agreement bits.

**Figure 14-11. INTCPS\_CONTROL Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-9. INTCPS\_CONTROL Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Write 0s for future compatibility. Read returns reset value.
1	NEWFIQAGR	W0	Reset FIQ output and enable new FIQ generation. No effect
		W1	Reset FIQ output and enable new FIQ generation.
0	NEWIRQAGR	W0	New IRQ generation No effect
		W1	Reset IRQ output and enable new IRQ generation.

### 14.4.7 INTCPS\_PROTECTION Register

This register controls protection of the other registers. It can be accessed only in supervisor mode, regardless of the current value of the protection bit.

**Figure 14-12. INTCPS\_PROTECTION Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-10. INTCPS\_PROTECTION Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Write 0s for future compatibility. Read returns reset value.
0	PROTECTION	0	Protection mode is disabled.
		1	Protection mode is enabled. When enabled, all the INTC registers are accessible only in privileged mode.

### 14.4.8 INTCPS\_IDLE Register

This register controls the functional clock auto-idle and the synchronizer clock auto-gating.

**Figure 14-13. INTCPS\_IDLE Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-11. INTCPS\_IDLE Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Write 0s for future compatibility. Read returns reset value.
1	TURBO	0	Input synchronizer clock is free-running.
		1	Input synchronizer clock is auto-gated based on interrupt input activity.
0	FUNCIDLE	0	Functional clock gating strategy is applied.
		1	Functional clock is free-running.

### 14.4.9 INTCS\_IRQ\_PRIORITY Register

This register supplies the currently active IRQ priority level.

**Figure 14-14. INTCS\_IRQ\_PRIORITY Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-12. INTCS\_IRQ\_PRIORITY Register Field Descriptions**

Bit	Field	Value	Description
31-6	SPURIOUSIRQFLAG	0-3FF FFFFh	Spurious IRQ flag
5-0	IRQPRIORITY	0-3Fh	Current IRQ priority

### 14.4.10 INTCS\_FIQ\_PRIORITY Register

This register supplies the currently active FIQ priority level.

**Figure 14-15. INTCS\_FIQ\_PRIORITY Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-13. INTCS\_FIQ\_PRIORITY Register Field Descriptions**

Bit	Field	Value	Description
31-6	SPURIOUSFIQFLAG	0-3FF FFFFh	Spurious FIQ flag
5-0	FIQPRIORITY	0-3Fh	Current FIQ priority

### 14.4.11 INTCPS\_THRESHOLD Register

This register sets the priority threshold.

**Figure 14-16. INTCPS\_THRESHOLD Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 14-14. INTCPS\_THRESHOLD Register Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Write 0s for future compatibility. Read returns reset value.
7-0	PRIORITYTHRESHOLD	0-FFh	Priority threshold
		0-7Fh	Priority threshold
		FFh	Priority threshold is disabled.

### 14.4.12 INTCPS\_ITR0-3 Registers

This register shows the raw interrupt input status before masking.

**Figure 14-17. INTCPS\_ITRn Register**



LEGEND: R = Read only; -n = value after reset

**Table 14-15. INTCPS\_ITRn Register Field Descriptions**


Bit	Field	Value	Description
31-0	ITR[n]	0-FFFF FFFFh	Interrupt status before masking



### 14.4.13 INTCPS\_MIR0-3 Registers

This register contains the interrupt mask.

**Figure 14-18. INTCPS\_MIRn Register**



LEGEND: R = Read only; -n = value after reset


**Table 14-16. INTCPS\_MIRn Register Field Descriptions**

Bit	Field	Value	Description
31-0	MR[n]	0	Interrupt mask
		0	Interrupt is unmasked.
		1	Interrupt is masked.

### 14.4.14 INTCPS\_MIR\_CLEAR0-3 Registers

This register is used to clear the interrupt mask bits.

**Figure 14-19. INTCPS\_MIR\_CLEARn Register**



LEGEND: W = Write only; -n = value after reset


**Table 14-17. INTCPS\_MIR\_CLEARn Register Field Descriptions**

Bit	Field	Value	Description
31-0	MIRCLEAR[n]	W0	Clear the interrupt mask [n] bits. Read returns 0
		W0	No effect.
		W1	Clears the MIR mask bit [n] to 0.

### 14.4.15 INTCPS\_MIR\_SET0-3 Registers

This register is used to set the interrupt mask bits.

**Figure 14-20. INTCPS\_MIR\_SETn Register**



LEGEND: W = Write only; -n = value after reset


**Table 14-18. INTCPS\_MIR\_SETn Register Field Descriptions**

Bit	Field	Value	Description
31-0	MIRSET[n]	W0	Mask the interrupt [n] bits. Read returns 0.
		W0	No effect.
		W1	Set the MIR mask [n] bit to 1

#### 14.4.16 INTCPS\_ISR\_SET0-3 Registers

This register is used to set the software interrupt bits. It is also used to read the currently active software interrupts.

**Figure 14-21. INTCPS\_ISR\_SETn Register**



LEGEND: R = Read only; -n = value after reset


**Table 14-19. INTCPS\_ISR\_SETn Register Field Descriptions**

Bit	Field	Value	Description
31-0	ISRSET[n]	W0	Set the software interrupt [n] bits. Read returns the currently active software interrupts.
		W1	No effect.
		W1	Sets the software interrupt [n] bit to 1.

#### 14.4.17 INTCPS\_ISR\_CLEAR0-3 Registers

This register is used to clear the software interrupt bits.

**Figure 14-22. INTCPS\_ISR\_CLEARn Register**



LEGEND: R = Read only; -n = value after reset


**Table 14-20. INTCPS\_ISR\_CLEARn Register Field Descriptions**

Bit	Field	Value	Description
31-0	ISRCLEAR[n]	W0	Clear the software interrupt [n] bits. Read returns 0.
		W0	No effect.
		W1	Clears the software interrupt [n] bit to 0.

#### 14.4.18 INTCPS\_PENDING\_IRQ0-3 Registers

This register contains the IRQ status after masking.

**Figure 14-23. INTCPS\_PENDING\_IRQn Register**



LEGEND: R = Read only; -n = value after reset


**Table 14-21. INTCPS\_PENDING\_IRQn Register Field Descriptions**

Bit	Field	Value	Description
31-0	PENDINGIRQ	0-FFFF FFFFh	IRQ status after masking.

### 14.4.19 INTCPS\_PENDING\_FIQ0-3 Registers

This register contains the FIQ status after masking.

**Figure 14-24. INTCPS\_PENDING\_FIQn Register**



LEGEND: R = Read only; -n = value after reset


**Table 14-22. INTCPS\_PENDING\_FIQn Register Field Descriptions**

Bit	Field	Value	Description
31-0	PENDINGFIQ	0-FFFF FFFFh	FIQ status after masking.

### 14.4.20 INTCPS\_ILR0-127 Registers

These registers contain the priority for the interrupts and the FIQ/IRQ steering.

**Figure 14-25. INTCPS\_ILRm Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 14-23. INTCPS\_ILRm Register Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Write 0s for future compatibility
7-2	PRIORITY	0-3Fh	Interrupt priority
1	Reserved	0	Write 0 for future compatibility. Read returns reset value.
0	FIQNIRQ	W0	Interrupt IRQ/FIQ mapping. Read returns reset value.
		W1	Interrupt is routed to FIQ.

## ***Inter-Integrated Circuit (I2C) Controller Module***

---

---

This chapter describes the multi-master inter-integrated circuit (I2C) controller module which provides an interface between a CPU and any I2C-bus-compatible device that connects via the I2C serial bus. External components attached to the I2C bus can serially transmit/receive up to 8-bit data to/from the CPU device through the two-wire I2C interface.

<b>Topic</b>	<b>Page</b>
<b>15.1 Introduction .....</b>	<b>1775</b>
<b>15.2 Architecture .....</b>	<b>1776</b>
<b>15.3 I2C Registers .....</b>	<b>1788</b>

## 15.1 Introduction

### 15.1.1 Overview


The multi-master I2C peripheral provides an interface between a CPU and any I2C-bus-compatible device that connects via the I2C serial bus. External components attached to the I2C bus can serially transmit/receive up to 8-bit data to/from the CPU device through the two-wire I2C interface.

The I2C bus is a multi-master bus. The I2C controller does support the multi-master mode that allows more than one device capable of controlling the bus to be connected to it. Each I2C device is recognized by a unique address and can operate as either transmitter or receiver, according to the function of the device. In addition to being a transmitter or receiver, a device connected to the I2C bus can also be considered as master or slave when performing data transfers. Note that a master device is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. During this transfer, any device addressed by this master is considered a slave.

### 15.1.2 Functional Block Diagram

Figure 15-1 shows an example of a system with multiple I2C compatible devices in which the I2C serial ports are all connected together for a two-way transfer from one device to other devices.

Figure 15-1. I2C Functional Block Diagram



### 15.1.3 Features

The multimaster I2C controller has the following features:

- Compliance with Philips I2C specification version 2.1
- Support for standard mode (up to 100K bits/s) and fast mode (up to 400K bits/s)
- 7-bit and 10-bit device addressing modes
- General call
- Start/restart/stop
- Multimaster transmitter/slave receiver mode
- Multimaster receiver/slave transmitter mode
- Combined master transmit/receive and receive/transmit mode
- Built-in FIFO size of 32 bytes for buffered read or write
- Module enable/disable capability

- Programmable clock generation
- 8-bit-wide data access
- Designed for low-power consumption design
- Two DMA channels
- Wide interrupt capability

## 15.2 Architecture

The I2C peripheral consists of the following primary blocks:


- A serial interface: one data pin (I2C\_SDA) and one clock pin (I2C\_SCL).
- Data registers to temporarily hold receive data and transmit data traveling between the I2C\_SDA pin and the CPU or the DMA controller.
- Control and status registers
- A peripheral data bus interface to enable the CPU and the DMA controller to access the I2C peripheral registers.
- A clock synchronizer to synchronize the I2C input clock (from the processor clock generator) and the clock on the I2C\_SCL pin, and to synchronize data transfers with masters of different clock speeds.
- A prescaler to divide down the input clock that is driven to the I2C peripheral
- A noise filter on each of the two pins, I2C\_SDA and I2C\_SCL
- An arbitrator to handle arbitration between the I2C peripheral (when it is a master) and another master
- Interrupt generation logic, so that an interrupt can be sent to the CPU
- DMA event generation logic to send an interrupt to the CPU upon reception or transmission of data.

### 15.2.1 I2C Master/Slave Controller Signals

Data is communicated to devices interfacing with the I2C via the serial data line (SDA) and the serial clock line (SCL). These two wires can carry information between a device and others connected to the I2C bus. Both SDA and SCL are bi-directional pins. They must be connected to a positive supply voltage via a pull-up resistor. When the bus is free, both pins are high. The driver of these two pins has an open drain to perform the required wired-AND function.

An example of multiple I2C modules that are connected for a two-way transfer from one device to other devices is shown in [Figure 15-2](#).

**Figure 15-2. Multiple I2C Modules Connected**



**Table 15-1. Signal Pads**

Name	Default Operating Mode	I2C Mode
		Description
I2C_SCL	In/ Out	I2C serial CLK line Open-drain output buffer. Requires external pull-up resistor (Rp).
I2C_SDA	In/ Out	I2C serial data line Open-drain output buffer. Requires external pull-up resistor (Rp).

**15.2.2 I2C Reset**

The I2C module can be reset in the following three ways:

- A device reset causes all registers to be reset to their default values.
- A software reset by setting the SRST bit in the I2C\_SYSC register. This bit has exactly the same action on the module logic as the device reset. All registers are reset to power up reset values.
- The I2C\_EN bit in the I2C\_CON register can be used to hold the I2C module in reset. When the device reset is removed, I2C\_EN = 0 keeps the functional part of I2C module in reset state and all configuration registers can be accessed. I2C\_EN = 0 does not reset the registers to power up reset values.

**Table 15-2. Reset State of I2C Signals**


Pin	I/O/Z <sup>(1)</sup>	System Reset	I2C Reset
			(I2C_EN = 0)
SDA	I/O/Z	High impedance	High impedance
SCL	I/O/Z	High impedance	High impedance

<sup>(1)</sup> I = Input, O = Output, Z = High impedance

**15.2.3 Data Validity**

The data on the SDA line must be stable during the high period of the clock. The high and low states of the data line can only change when the clock signal on the SCL line is LOW.

**Figure 15-3. Bit Transfer on the I2C Bus**




## 15.2.4 START & STOP Conditions

The I2C module generates START and STOP conditions when it is configured as a master.

- START condition is a high-to-low transition on the SDA line while SCL is high.
- STOP condition is a low-to-high transition on the SDA line while SCL is high.
- The bus is considered to be busy after the START condition (BB = 1) and free after the STOP condition (BB = 0).

**Figure 15-4. Start and Stop Condition Events**




## 15.2.5 I2C Operation

### 15.2.5.1 Serial Data Formats

The I2C controller operates in 8-bit word data format (byte write access supported for the last access). Each byte put on the SDA line is 8 bits long. The number of bytes that can be transmitted or received is restricted by the value programmed in the DCOUNT register. The data is transferred with the most significant bit (MSB) first. Each byte is followed by an acknowledge bit from the I2C module if it is in receiver mode.

**Figure 15-5. I2C Data Transfer**



The I2C module supports two data formats, as shown in [Figure 15-6](#):


- 7-bit/10-bit addressing format
- 7-bit/10-bit addressing format with repeated start condition

The first byte after a start condition (S) always consists of 8 bits. In the acknowledge mode, an extra bit dedicated for acknowledgment is inserted after each byte. In the addressing formats with 7-bit addresses, the first byte is composed of 7 MSB slave address bits and 1 LSB R/W bit. In the addressing formats with 10-bit addresses, the first byte is composed of 7 MSB slave address bits, such as 11110XX, where XX is the two MSB of the 10-bit addresses, and 1 LSB R/W bit, which is 0 in this case.




The least significant  $R/\overline{W}$  of the address byte indicates the direction of transmission of the following data bytes. If  $R/\overline{W}$  is 0, the master writes data into the selected slave; if it is 1, the master reads data out of the slave.


**Figure 15-6. I2C Data Transfer Formats**



7-Bit Addressing Format



10-Bit Addressing Format



7-Bit Addressing Format With Repeated START Condition

### 15.2.5.2 Master Transmitter

In this mode, data assembled in one of the previously described data formats is shifted out on the serial data line SDA in synch with the self-generated clock pulses on the serial clock line SCL. The clock pulses are inhibited and SCL held low when the intervention of the processor is required (XUDF) after a byte has been transmitted.

### 15.2.5.3 Master Receiver

This mode can only be entered from the master transmitter mode. With either of the address formats (Figure 6 (a), (b), and (c)), the master receiver is entered after the slave address byte and bit  $R/\overline{W}$  has been transmitted, if  $R/\overline{W}$  is high. Serial data bits received on bus line SDA are shifted in synch with the self-generated clock pulses on SCL. The clock pulses are inhibited and SCL held low when the intervention of the processor is required (ROVR) after a byte has been received. At the end of a transfer, it generates the stop condition.

### 15.2.5.4 Slave Transmitter

This mode can only be entered from the slave receiver mode. With either of the address formats (Figure 6 (a), (b), and (c)), the slave transmitter is entered if the slave address byte is the same as its own address and bit  $R/\overline{W}$  has been transmitted, if  $R/\overline{W}$  is high. The slave transmitter shifts the serial data out on the data line SDA in synch with the clock pulses that are generated by the master device. It does not generate the clock but it can hold clock line SCL low while intervention of the CPU is required (XUDF).


### 15.2.5.5 Slave Receiver

In this mode, serial data bits received on the bus line SDA are shifted-in in synch with the clock pulses on SCL that are generated by the master device. It does not generate the clock but it can hold clock line SCL low while intervention of the CPU is required (ROVR) following the reception of a byte.

## 15.2.6 Arbitration

If two or more master transmitters start a transmission on the same bus almost simultaneously, an arbitration procedure is invoked. The arbitration procedure uses the data presented on the serial bus by the competing transmitters. When a transmitter senses that a high signal it has presented on the bus has been overruled by a low signal, it switches to the slave receiver mode, sets the arbitration lost (AL) flag, and generates the arbitration lost interrupt. Figure 15-7 shows the arbitration procedure between two devices. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. Should two or more devices send identical first bytes, arbitration continues on the subsequent bytes.

**Figure 15-7. Arbitration Procedure Between Two Master Transmitters**




## 15.2.7 I2C Clock Generation and I2C Clock Synchronization

Under normal conditions, only one master device generates the clock signal, SCL. During the arbitration procedure, however, there are two or more master devices and the clock must be synchronized so that the data output can be compared. The wired-AND property of the clock line means that a device that first generates a low period of the clock line overrules the other devices. At this high/low transition, the clock generators of the other devices are forced to start generation of their own low period. The clock line is then held low by the device with the longest low period, while the other devices that finish their low periods must wait for the clock line to be released before starting their high periods. A synchronized signal on the clock line is thus obtained, where the slowest device determines the length of the low period and the fastest the length of the high period.

If a device pulls down the clock line for a longer time, the result is that all clock generators must enter the WAIT-state. In this way a slave can slow down a fast master and the slow device can create enough time to store a received byte or to prepare a byte to be transmitted. Figure 15-8 illustrates the clock synchronization.

**Figure 15-8. Synchronization of Two I2C Clock Generators**



### 15.2.8 Prescaler (SCLK/ICLK)

The I2C module is operated with a functional clock (SCLK) frequency that can be in a range of 12-100 MHz, according to I2C mode that must be used (an internal ~24 MHz clock (ICLK) is recommended in case of F/S operation mode). Note that the frequency of the functional clock influences directly the I2C bus performance and timings.

The internal clock used for I2C logic - ICLK - is generated via the I2C prescaler block. The prescaler consists of a 4-bit register - I2C\_PSC, and is used to divide the system clock (SCLK) to obtain the internal required clock for the I2C module.

### 15.2.9 Noise Filter

The noise filter is used to suppress any noise that is 50 ns or less, in the case of F/S mode of operation. It is designed to suppress noise with one ICLK. The noise filter is always one ICLK cycle, regardless of the bus speed. For FS mode (prescaler = 4, ICLK = 24 MHz), the maximum width of the suppressed spikes is 41.6 ns. To ensure a correct filtering, the prescaler must be programmed accordingly.

### 15.2.10 I2C Interrupts

The I2C module generates 12 types of interrupt: addressed as slave, bus free (stop condition detected), access error, start condition, arbitration-lost, no acknowledge, general call, registers-ready-for-access, receive and transmit data, receive and transmit draining. These 12 interrupts are accompanied with 12 interrupt masks and flags defined in the I2C\_IRQENABLE\_SET and respectively I2C\_IRQSTATUS\_RAW registers. Note that all these 12 interrupt events are sharing the same hardware interrupt line.

- Addressed As Slave interrupt (AAS) is generated to inform the Local Host that an external master addressed the module as a slave. When this interrupt occurs, the CPU can check the I2C\_ACTOA status register to check which of the 4 own addresses was used by the external master to access the module.
- Bus Free interrupt (BF) is generated to inform the Local Host that the I2C bus became free (when a Stop Condition is detected on the bus) and the module can initiate his own I2C transaction.
- Start Condition interrupt (STC) is generated after the module being in idle mode have detected (synchronously or asynchronously) a possible Start Condition on the bus (signalized with WakeUp).
- Access Error interrupt (AERR) is generated if a Data read access is performed while RX FIFO is empty or a Data write access is performed while TX FIFO is full.
- Arbitration lost interrupt (AL) is generated when the I2C arbitration procedure is lost.
- No-acknowledge interrupt (NACK) is generated when the master I2C does not receive acknowledge from the receiver.
- General call interrupt (GC) is generated when the device detects the address of all zeros (8 bits).
- Registers-ready-for-access interrupt (ARDY) is generated by the I2C when the previously programmed address, data, and command have been performed and the status bits have been updated. This interrupt is used to let the CPU know that the I2C registers are ready for access.
- Receive interrupt/status (RRDY) is generated when there is received data ready to be read by the CPU from the I2C\_DATA register (see the FIFO Management subsection ([Section 15.2.13](#)) for a complete description of required conditions for interrupt generation). The CPU can alternatively poll this bit to read the received data from the I2C\_DATA register.
- Transmit interrupt/status (XRDY) is generated when the CPU needs to put more data in the I2C\_DATA register after the transmitted data has been shifted out on the SDA pin (see the FIFO Management subsection ([Section 15.2.13](#)) for a complete description of required conditions for interrupt generation). The CPU can alternatively poll this bit to write the next transmitted data into the I2C\_DATA register.
- Receive draining interrupt (RDR) is generated when the transfer length is not a multiple of threshold value, to inform the CPU that it can read the amount of data left to be transferred and to enable the draining mechanism. (see the Draining Feature subsection ([Section 15.2.13.4](#)) for additional details).
- Transmit draining interrupt (XDR) is generated when the transfer length is not a multiple of threshold value, to inform the CPU that it can write the amount of data left to be written and to enable the draining mechanism. (see the Draining Feature subsection ([Section 15.2.13.4](#)) for additional details).

When the interrupt signal is activated, the Local Host must read the I2C\_IRQSTATUS\_RAW register to define the type of the interrupt, process the request, and then write into these registers the correct value to clear the interrupt flag.

### 15.2.11 DMA Events

The I2C module can generate two DMA requests events, read (I2C\_DMA\_RX) and write (I2C\_DMA\_TX) that can be used by the DMA controller to synchronously read received data from the I2C\_DATA or write transmitted data to the I2C\_DATA register. The DMA read and write requests are generated in a similar manner as RRDY and XRDY, respectively.

The I2C DMA request signals (I2C\_DMA\_TX and I2C\_DMA\_RX) are activated according to the FIFO Management subsection ([Section 15.2.13](#)).

### 15.2.12 Interrupt and DMA Events

I2C has two DMA channels (Tx and Rx). For event numbers, see the *Device Interrupts and EDMA Events* chapter.

I2C has one interrupt line for all the interrupt requests. For the interrupt number, see the *Device Interrupts and EDMA Events* chapter.

### 15.2.13 FIFO Management


The I2C module implements two internal 32-bytes FIFOs with dual clock for RX and TX modes. The depth of the FIFOs is reflected in I2C\_BUFSTAT.FIFODEPTH register.

#### 15.2.13.1 FIFO Interrupt Mode Operation

In FIFO interrupt mode (relevant interrupts enabled via I2C\_IRQENABLE\_SET register), the processor is informed of the status of the receiver and transmitter by an interrupt signal. These interrupts are raised when receive/transmit FIFO threshold (defined by I2C\_BUF.TXTRSH or I2C\_BUF.RXTRSH) is reached; the interrupt signals instruct the Local Host to transfer data to the destination (from the I2C module in receive mode and/or from any source to the I2C FIFO in transmit mode).

[Figure 15-9](#) and [Figure 15-10](#), respectively, illustrate receive and transmit operations from FIFO management point of view.


**Figure 15-9. Receive FIFO Interrupt Request Generation**



Note that in [Figure 15-9](#), the RRDY Condition illustrates that the condition for generating a RRDY interrupt is achieved. The interrupt request is generated when this signal is active, and it can be cleared only by the CPU by writing a 1 in the corresponding interrupt flag. If the condition is still present after clearing the previous interrupt, another interrupt request will be generated.

In receive mode, RRDY interrupt is not generated until the FIFO reaches its receive threshold. Once low, the interrupt can only be de-asserted when the Local Host has handled enough bytes to make the FIFO level below threshold. For each interrupt, the Local Host can be configured to read an amount of bytes equal with the value of the RX FIFO threshold + 1.

**Figure 15-10. Transmit FIFO Interrupt Request Generation**



Note that in the figure above, the XRDY Condition illustrates that the condition for generating a XRDY interrupt is achieved. The interrupt request is generated when this condition is achieved (when TX FIFO is empty, or the TX FIFO threshold is not reached and there are still data bytes to be transferred in the TX FIFO), and it can be cleared only by the CPU by writing a 1 in the corresponding interrupt flag after transmitting the configured number of bytes. If the condition is still present after clearing the previous interrupt, another interrupt request will be generated.

Note that in interrupt mode, the module offers two options for the CPU application to handle the interrupts:

- When detecting an interrupt request (XRDY or RRDY type), the CPU can write/read one data byte to/from the FIFO and then clear the interrupt. The module will not reassert the interrupt until the interrupt condition is not met.
- When detecting an interrupt request (XRDY or RRDY type), the CPU can be programmed to write/read the amount of data bytes specified by the corresponding FIFO threshold ( $I2C\_BUF.TXTRSH + 1$  or  $I2C\_BUF.RXTRSH + 1$ ). In this case, the interrupt condition will be cleared and the next interrupt will be asserted again when the XRDY or RRDY condition is met again.

If the second interrupt serving approach is used, an additional mechanism (draining feature) is implemented for the case when the transfer length is not a multiple of FIFO threshold (see the Draining Feature subsection ([Section 15.2.13.4](#))).

In slave TX mode, the draining feature cannot be used, since the transfer length is not known at the configuration time, and the external master can end the transfer at any point by not acknowledging one data byte.


### 15.2.13.2 FIFO Polling Mode Operation

In FIFO polled mode ( $I2C\_IRQENABLE\_SET.XRDY\_IE$  and  $I2C\_IRQENABLE\_SET.RRDY\_IE$  disabled and DMA disabled), the status of the module (receiver or transmitter) can be checked by polling the XRDY and RRDY status registers ( $I2C\_IRQSTATUS\_RAW$ ) (RDR and XDR can also be polled if draining feature is used). The XRDY and RRDY flags are accurately reflecting the interrupt conditions mentioned in Interrupt Mode. This mode is an alternative to the FIFO interrupt mode of operation, where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU.

### 15.2.13.3 FIFO DMA Mode Operation


In receive mode, a DMA request is generated as soon as the receive FIFO exceeds its threshold level defined in the threshold level register ( $I2C\_BUF.RXTRSH + 1$ ). This request should be de-asserted when the number of bytes defined by the threshold level has been read by the DMA, by setting the  $I2C\_DMARXENABLE\_CLR.DMARX\_ENABLE\_CLEAR$  field.

**Figure 15-11. Receive FIFO DMA Request Generation**




In transmit mode, a DMA request is automatically asserted when the transmit FIFO is empty. This request should be de-asserted when the number of bytes defined by the number in the threshold register ( $I2C\_BUF.TXTHRS+1$ ) has been written in the FIFO by the DMA, by setting the  $I2C\_DMATXENABLE\_CLR.DMATX\_ENABLE\_CLEAR$  field. If an insufficient number of characters are written, then the DMA request will remain active. [Figure 15-12](#) and [Figure 15-13](#) illustrate DMA TX transfers with different values for TXTRSH.

**Figure 15-12. Transmit FIFO DMA Request Generation (High Threshold)**



**Figure 15-13. Transmit FIFO DMA Request Generation (Low Threshold)**



Note that also in DMA mode it is possible to have a transfer whose length is not multiple of the configured FIFO threshold. In this case, the DMA draining feature is also used for transferring the additional bytes of the transfer (see the Draining Feature subsection (Section 15.2.13.4) for additional details).

In I2C Slave RX Mode, the Local Host can program the RX threshold with the desired value, and use the FIFO draining feature at the end of the I2C transfer to extract from the FIFO the remaining bytes if the threshold is not reached (see the Draining Feature subsection (Section 15.2.13.4) for additional details).

Note that in I2C Slave TX Mode, the TX FIFO threshold should be set to 1 (I2C\_BUF.TXTRSH=0, default value), since the length of the transfer may not be known at configuration time. In this way, the interrupt (or accordingly, DMA) requests will be generated for each byte requested by the remote I2C master to be transferred over the I2C bus. This configuration will prevent the I2C core to request additional data from the CPU or from the DMA controller (using IRQ or DMA), data that will eventually not be extracted from the FIFO by the external master (which can use not acknowledge at any time to end the transfer). If the TX threshold is not set to 1, the module will generate an interrupt or assert a DMA only when the external master requests a byte and the FIFO is empty. However, in this case the TX FIFO will require to be cleared at the end of the transfer.

The I2C module offers the possibility to the user to clear the RX or TX FIFO. This is achieved through I2C\_BUF.RXFIFO\_CLR and I2C\_BUF.TXFIFO\_CLR registers, which act like software reset for the FIFOs. In DMA mode, these bits will also reset the DMA state machines.

The FIFO clearing feature can be used when the module is configured as a transmitter, the external receiver responds with a NACK in the middle of the transfer, and there is still data in TX FIFO waiting to be transferred.

On the Functional (I2C) domain, the thresholds can always be considered equal to 1. This means that the I2C Core can start transferring data on the I2C bus whenever it has data in the FIFOs (FIFO is not empty).



### 15.2.13.4 Draining Feature

The Draining Feature is implemented by the I2C core for handling the end of the transfers whose length is not a multiple of FIFO threshold value, and offers the possibility to transfer the remaining amount of bytes (since the threshold is not reached).

Note that this feature prevents the CPU or the DMA controller to attempt more FIFO accesses than necessary (for example, to generate at the end of a transfer a DMA RX request having in the FIFO less bytes than the configured DMA transfer length). Otherwise, an Access Error interrupt will be generated (see I2C\_IRQSTATUS\_RAW.AERR interrupt).

The Draining mechanism will generate an interrupt (I2C\_IRQSTATUS\_RAW.RDR or I2C\_IRQSTATUS\_RAW.XDR) at the end of the transfer informing the CPU that it needs to check the amount of data left to be transferred (I2C\_BUFSTAT.TXSTAT or RXSTAT) and to enable the Draining Feature of the DMA controller if DMA mode is enabled (by re-configuring the DMA transfer length according to this value), or perform only the required number of data accesses, if DMA mode is disabled.

In receiving mode (master or slave), if the RX FIFO threshold is not reached but the transfer was ended on the I2C bus and there is still data left in the FIFO (less than the threshold), the receive draining interrupt (I2C\_IRQSTATUS\_RAW.RDR) will be asserted to inform the local host that it can read the amount of data in the FIFO (I2C\_BUFSTAT.RXSTAT). The CPU will perform a number of data read accesses equal with RXSTAT value (if interrupt or polling mode) or re-configure the DMA controller with the required value in order to drain the FIFO.

In master transmit mode, if the TX FIFO threshold is not reached but the amount of data remained to be written in the FIFO is less than TXTRSH, the transmit draining interrupt (I2C\_IRQSTATUS\_RAW.XDR) will be asserted to inform the local host that it can write the amount of data remained to be written in the TX FIFO (I2C\_BUFSTAT.TXSTAT). The CPU will need to write the required number of data bytes (specified by TXSTAT value) or re-configure the DMA controller with the required value in order to transfer the last bytes to the FIFO.

Note that in master mode, the CPU can alternatively skip the checking of TXSTAT and RXSTAT values since it can obtain internally this information (by computing DCOUNT modulo TX/RXTRSH).

The draining feature is default disabled, and it can be enabled using I2C\_IRQENABLE\_SET.XDR\_IE or I2C\_IRQENABLE\_SET.RDR\_IE registers (default disabled) only for the transfers with length not equal with the threshold value.

## 15.2.14 How to Program I2C

### 15.2.14.1 Module Configuration Before Enabling the Module

1. Program the prescaler to obtain an approximately 12-MHz I2C module clock (I2C\_PSC = x; this value is to be calculated and is dependent on the System clock frequency).
2. Program the I2C clock to obtain 100 Kbps or 400 Kbps (SCLL = x and SCLH = x; these values are to be calculated and are dependent on the System clock frequency).
3. Configure its own address (I2C\_OA = x) - only in case of I2C operating mode (F/S mode).
4. Take the I2C module out of reset (I2C\_CON:I2C\_EN = 1).

### 15.2.14.2 Initialization Procedure

1. Configure the I2C mode register (I2C\_CON) bits.
2. Enable interrupt masks (I2C\_IRQENABLE\_SET), if using interrupt for transmit/receive data.
3. Enable the DMA (I2C\_BUF and I2C\_DMA/RX/TX/ENABLE\_SET) and program the DMA controller - only in case of I2C operating mode (F/S mode), if using DMA for transmit/receive data.

### 15.2.14.3 Configure Slave Address and DATA Counter Registers

In master mode, configure the slave address (I2C\_SA = x) and the number of bytes associated with the transfer (I2C\_CNT = x).



#### 15.2.14.4 Initiate a Transfer

Poll the bus busy (BB) bit in the I2C status register (I2C\_IRQSTATUS\_RAW). If it is cleared to 0 (bus not busy), configure START/STOP (I2C\_CON: STT / I2C\_CON: STP condition to initiate a transfer) - only in case of I2C operating mode (F/S mode).

#### 15.2.14.5 Receive Data

Poll the receive data ready interrupt flag bit (RRDY) in the I2C status register (I2C\_IRQSTATUS\_RAW), use the RRDY interrupt (I2C\_IRQENABLE\_SET.RRDY\_IE set) or use the DMA RX (I2C\_BUF.RDMA\_EN set together with I2C\_DMARXENABLE\_SET) to read the receive data in the data receive register (I2C\_DATA). Use draining feature (I2C\_IRQSTATUS\_RAW.RDR enabled by I2C\_IRQENABLE\_SET.RDR\_IE)) if the transfer length is not equal with FIFO threshold.

#### 15.2.14.6 Transmit Data

Poll the transmit data ready interrupt flag bit (XRDY) in the I2C status register (I2C\_IRQSTATUS\_RAW), use the XRDY interrupt (I2C\_IRQENABLE\_SET.XRDY\_IE set) or use the DMA TX (I2C\_BUF.XDMA\_EN set together with I2C\_DMATXENABLE\_SET) to write data into the data transmit register (I2C\_DATA). Use draining feature (I2C\_IRQSTATUS\_RAW.XDR enabled by I2C\_IRQENABLE\_SET.XDR\_IE)) if the transfer length is not equal with FIFO threshold.

## 15.3 I2C Registers

[Table 15-3](#) lists the registers for the I2C module. For the base address of these registers, see .

**NOTE:** All bits defined as reserved must be written by software with 0s, for preserving future compatibility. When read, any reserved bit returns 0. Also, note that it is good software practice to use complete mask patterns for setting or testing individually bit fields within a register.

**Table 15-3. I2C Registers**

Address Offset	Acronym	Register Name	Section
00h	I2C_REVNB_LO	Module Revision Register (low bytes)	<a href="#">Section 15.3.1</a>
04h	I2C_REVNB_HI	Module Revision Register (high bytes)	<a href="#">Section 15.3.2</a>
10h	I2C_SYSC	System Configuration Register	<a href="#">Section 15.3.3</a>
20h	I2C_EOI	I2C End of Interrupt Register	<a href="#">Section 15.3.4</a>
24h	I2C_IRQSTATUS_RAW	I2C Status Raw Register	<a href="#">Section 15.3.5</a>
28h	I2C_IRQSTATUS	I2C Status Register	<a href="#">Section 15.3.6</a>
2Ch	I2C_IRQENABLE_SET	I2C Interrupt Enable Set Register	<a href="#">Section 15.3.7</a>
30h	I2C_IRQENABLE_CLR	I2C Interrupt Enable Clear Register	<a href="#">Section 15.3.8</a>
34h	I2C_WE	I2C Wakeup Enable Register	<a href="#">Section 15.3.9</a>
38h	I2C_DMARXENABLE_SET	Receive DMA Enable Set Register	<a href="#">Section 15.3.10</a>
3Ch	I2C_DMATXENABLE_SET	Transmit DMA Enable Set Register	<a href="#">Section 15.3.11</a>
40h	I2C_DMARXENABLE_CLR	Receive DMA Enable Clear Register	<a href="#">Section 15.3.12</a>
44h	I2C_DMATXENABLE_CLR	Transmit DMA Enable Clear Register	<a href="#">Section 15.3.13</a>
48h	I2C_DMARXWAKE_EN	Receive DMA Wakeup Register	<a href="#">Section 15.3.14</a>
4Ch	I2C_DMATXWAKE_EN	Transmit DMA Wakeup Register	<a href="#">Section 15.3.15</a>
90h	I2C_SYSS	System Status Register	<a href="#">Section 15.3.16</a>
94h	I2C_BUF	Buffer Configuration Register	<a href="#">Section 15.3.17</a>
98h	I2C_CNT	Data Counter Register	<a href="#">Section 15.3.18</a>
9Ch	I2C_DATA	Data Access Register	<a href="#">Section 15.3.19</a>
A4h	I2C_CON	I2C Configuration Register	<a href="#">Section 15.3.20</a>
A8h	I2C_OA	I2C Own Address Register	<a href="#">Section 15.3.21</a>
ACh	I2C_SA	I2C Slave Address Register	<a href="#">Section 15.3.22</a>
B0h	I2C_PSC	I2C Clock Prescaler Register	<a href="#">Section 15.3.23</a>
B4h	I2C_SCLL	I2C SCL Low Time Register	<a href="#">Section 15.3.24</a>
B8h	I2C_SCLH	I2C SCL High Time Register	<a href="#">Section 15.3.25</a>
BCh	I2C_SYSTEST	System Test Register	<a href="#">Section 15.3.26</a>
C0h	I2C_BUFSTAT	I2C Buffer Status Register	<a href="#">Section 15.3.27</a>
C4h	I2C_OA1	I2C Own Address 1 Register	<a href="#">Section 15.3.28</a>
C8h	I2C_OA2	I2C Own Address 2 Register	<a href="#">Section 15.3.29</a>
CCh	I2C_OA3	I2C Own Address 3 Register	<a href="#">Section 15.3.30</a>
D0h	I2C_ACTOA	Active Own Address Register	<a href="#">Section 15.3.31</a>
D4h	I2C_SBLOCK	I2C Clock Blocking Enable Register	<a href="#">Section 15.3.32</a>


### 15.3.1 I2C\_REVNB\_LO Register (Module Revision LOW BYTES)

This read-only register contains the hard-coded revision number of the module. A write to this register has no effect.

**NOTE:**

- I2C controller with interrupt using interrupt vector register (I2C\_IV) is revision 1.x.
- I2C controller with interrupt using status register bits (I2C\_IRQSTATUS\_RAW) is revision 2.x.

**Figure 15-14. I2C\_REVNB\_LO Register (Module Revision) (LOW BYTES)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 15-4. I2C\_REVNB\_LO Register (Module Revision) (LOW BYTES) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-11	RTL	0-1Fh	RTL version.
10-8	MAJOR	0-7h	Major Revision. This field changes when there is a major feature change. This field does not change due to bug fix, or minor feature change.
7-6	CUSTOM	0-3h	Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers. 0 if non-custom.
5-0	MINOR	0-3Fh	Minor Revision This field changes when features are scaled up or down. This field does not change due to bug fix, or major feature change.

### 15.3.2 I2C\_REVNB\_HI Register (HIGH BYTES) (Module Revision)

A reset has no effect on the value returned.

**Figure 15-15. I2C\_REVNB\_HI Register (HIGH BYTES) (Module Revision)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-5. I2C\_REVNB\_HI Register (HIGH BYTES) (Module Revision) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-14	SCHEME	0-3h	Used to distinguish between old Scheme and current. Spare bit to encode future schemes.
13-12	Reserved	0-3h	Reads return 1h
11-0	FUNC	0-FFFh	Function: Indicates a software compatible module family

### 15.3.3 I2C\_SYSC Register (System Configuration)

This register allows controlling various parameters of the peripheral interface.

**Figure 15-16. I2C\_SYSC Register (System Configuration)**

31							16						
Reserved													
R-0													
15	10	9	8	7	5	4	3	2	1	0			
Reserved		CLKACTIVITY		Reserved		IDLEMODE		ENAWAKEUP		SRST		AUTOIDLE	
R-0		R/W-0		R-0		R/W-0		R/W-0		R/W-0		R/W-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 15-6. I2C\_SYSC Register (System Configuration) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9-8	CLKACTIVITY	0h Both clocks can be cut off 1h Only Interface/OCP clock must be kept active; system clock can be cut off 2h Only system clock must be kept active; Interface/OCP clock can be cut off 3h Both clocks must be kept active Values after reset are low (for both 2 bits).	Clock Activity selection bits. Those bits (one bit for each clock signal present on the boundary of the module) are set to 1 to disable external clock gating mechanism in Idle Mode.  <b>Note:</b> If the System (functional) Clock is cut-off, the module will assert a WakeUp event when it will asynchronously detect a Start Condition on the I2C Bus. Note that in this case the first transfer will not be taken into account by the module (NACK will be detected by the external master).
7-5	Reserved	0	Reads return 0h.
4-3	IDLEMODE	0h Force Idle mode 1h No Idle mode 2h Smart Idle mode 3h smartidle_wakeup Value after reset is 00 (Force Idle).	Idle Mode selection bits. These two bits are used to select one of the idle mode operation mechanisms.
2	ENAWAKEUP	0 Wakeup mechanism is disabled 1 Wakeup mechanism is enabled Value after reset is low.	Enable Wakeup control bit. When this bit is set to 1, the module enables its own wakeup mechanism.
1	SRST	0 Normal mode 1 The module is reset Value after reset is low.	SoftReset bit. When this bit is set to 1, entire module is reset as for the hardware reset. This bit is automatically cleared to 0 by the core and it is only reset by the hardware reset. During reads, it always returns 0.
0	AUTOIDLE	0 Auto Idle mechanism is disabled 1 Auto Idle mechanism is enabled Value after reset is high.	Autoidle bit. When this bit is set to 1, the module activates its own idle mode mechanism. By evaluating its internal state, the module can decide to gate part of his internal clock tree in order to improve the overall power consumption.

### 15.3.4 I2C\_EOI Register (I2C End of Interrupt)

Software End-Of-Interrupt: Allows the generation of further pulses on the interrupt line, if an new interrupt event is pending, when using the pulsed output. Unused when using the level interrupt line (depending on module integration).

**Figure 15-17. I2C\_EOI Register (I2C End of Interrupt)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-7. I2C\_EOI Register (I2C End of Interrupt) Field Descriptions**

Bit	Field	Description
31-1	Reserved	Reserved
0	LINE_NUMBER	Software End Of Interrupt (EOI) control. Write number of interrupt output.

### 15.3.5 I2C\_IRQSTATUS\_RAW Register (I2C Status Raw)

This register provides core status information for interrupt handling, showing all active events (enabled and not enabled). The fields are read-write. Writing a 1 to a bit will set it to 1, that is, trigger the IRQ (mostly for debug). Writing a 0 will have no effect, that is, the register value will not be modified. Only enabled, active events will trigger an actual interrupt request on the IRQ output line.

**Figure 15-18. I2C\_IRQSTATUS\_RAW Register (I2C Status Raw)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
Reserved	XDR	RDR	BB	ROVR	XUDF	AAS	BF
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AERR	STC	GC	XRDY	RRDY	ARDY	NACK	AL
R/W-0	R/W-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-8. I2C\_IRQSTATUS\_RAW Register (I2C Status Raw) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Write 0s for future compatibility. Read returns 0.
14	XDR	0 1	<p>Transmit draining IRQ status. I2C Master Transmit mode only.</p> <p>This read/clear only bit is set to 1 when the module is configured as a master transmitter, the TX FIFO level is below the configured threshold (TXTRSH) and the amount of data still to be transferred is less than TXTRSH. When this bit is set to 1 by the core, CPU must read the I2C_BUFSTAT.TXSTAT register in order to check the amount of data that need to be written in the TX FIFO. Then, according to the mode set (DMA or interrupt), the CPU can enable the DMA draining feature of the DMA controller with the number of data bytes to be transferred (I2C_BUFSTAT.TXSTAT), or generate write data accesses according to this value (IRQ mode). The interrupt needs to be cleared after the DMA controller was reconfigured (if DMA mode enabled), or before generating data accesses to the FIFO (if IRQ mode enabled).</p> <p>If the corresponding interrupt was enabled, an interrupt is signaled to the local host. The CPU can also poll this bit. For more details about TDR generation, refer to the FIFO Management subsection.</p> <p>The CPU can only clear this bit by writing a 1 into this register. A write 0 has no effect.</p> <p>0 Transmit draining inactive 1 Transmit draining enabled Value after reset is low.</p>
13	RDR	0 1	<p>Receive draining IRQ status. I2C Receive mode only.</p> <p>This read/clear only bit is set to 1 when the module is configured as a receiver, a stop condition was received on the bus and the RX FIFO level is below the configured threshold (RXTRSH). When this bit is set to 1 by the core, CPU must read the I2C_BUFSTAT.RXSTAT register in order to check the amount of data left to be transferred from the FIFO. Then, according to the mode set (DMA or interrupt), the CPU needs to enable the draining feature of the DMA controller with the number of data bytes to be transferred (I2C_BUFSTAT.RXSTAT), or generate read data accesses according to this value (IRQ mode). The interrupt needs to be cleared after the DMA controller was reconfigured (if DMA mode enabled), or before generating data accesses to the FIFO (if IRQ mode enabled).</p> <p>If the corresponding interrupt was enabled, an interrupt is signaled to the local host. The CPU can also poll this bit. For more details about RDR generation, refer to the FIFO Management subsection.</p> <p>The CPU can only clear this bit by writing a 1 into this register. A write 0 has no effect.</p> <p>0 Receive draining inactive 1 Receive draining enabled Value after reset is low.</p>

**Table 15-8. I2C\_IRQSTATUS\_RAW Register (I2C Status Raw) Field Descriptions (continued)**

Bit	Field	Value	Description
12	BB	0 1	<p>This read-only bit indicates the state of the serial bus.</p> <p>In slave mode, on reception of a start condition, the device sets BB to 1. BB is cleared to 0 after reception of a stop condition.</p> <p>In master mode, the software controls BB. To start a transmission with a start condition, MST, TRX, and STT must be set to 1 in the I2C_CON register. To end a transmission with a stop condition, STP must be set to 1 in the I2C_CON register. When BB = 1 and STT = 1, a restart condition is generated.</p> <p>0 Bus is free 1 Bus is occupied Value after reset is low.</p>
11	ROVR	0 1	<p>Receive overrun status. Writing into this bit has no effect. I2C receive mode only.</p> <p>This read-only bit indicates whether the receiver has experienced overrun. Overrun occurs when the shift register is full and the receive FIFO is full. An overrun condition does not result in a data loss; the peripheral is just holding the bus (low on SCL) and prevents other bytes from being received.</p> <p>ROVR is set to 1 when the I2C has recognized an overrun. ROVR is clear when reading I2C_DATA register, or when resetting the I2C (I2C_CON:I2C_EN = 0).</p> <p>0 Normal operation 1 Receiver overrun Value after reset is low.</p>
10	XUDF	0 1	<p>Transmit underflow status. Writing into this bit has no effect. I2C transmit mode only.</p> <p>This read-only bit indicates whether the transmitter has experienced underflow. In master transmit mode, underflow occurs when the shift register is empty, the transmit FIFO is empty, and there are still some bytes to transmit (DCOUNT = 0).</p> <p>In slave transmit mode, underflow occurs when the shift register is empty, the transmit FIFO is empty, and there are still some bytes to transmit (read request from external I2C master).</p> <p>XUDF is set to 1 when the I2C has recognized an underflow. The core holds the line till the underflow cause has disappeared.</p> <p>XUDF is clear when writing I2C_DATA register or resetting the I2C (I2C_CON:I2C_EN = 0).</p> <p>0 Normal operation 1 Transmit underflow Value after reset is low.</p>
9	AAS	0 1	<p>Address recognized as slave IRQ status. I2C mode only.</p> <p>This read only bit is set to 1 by the device when it has recognized its own slave address (or one of the alternative own addresses), or an address of all zeros (8 bits). When this bit is set to 1 by the core, an interrupt is signaled to the local host if the interrupt was enabled.</p> <p>This bit can be cleared in 2 ways:</p> <ul style="list-style-type: none"> <li>• If the interrupt was enabled, it will be cleared by writing 1 into this register (writing 0 has no effect)</li> <li>• If the interrupt was not enabled, the AAS bit is reset to 0 by restart or stop</li> </ul> <p>0 No action 1 Address recognized Value after reset is low.</p>
8	BF	0 1	<p>I2C mode only.</p> <p>This read only bit is set to 1 by the device when the I2C bus became free (after a transfer is ended on the bus – stop condition detected). This interrupt informs the Local Host that it can initiate its own I2C transfer on the bus.</p> <p>When this bit is set to 1 by the core, an interrupt is signaled to the local host if the interrupt was enabled. The CPU can only clear this bit by writing a 1 into this register. Writing 0 has no effect.</p> <p>0 No action 1 Bus Free Value after reset is low.</p>



**Table 15-8. I2C\_IRQSTATUS\_RAW Register (I2C Status Raw) Field Descriptions (continued)**

Bit	Field	Value	Description
7	AERR	0 1	<p>Access Error IRQ status. I2C mode only.</p> <p>This read/clear only bit is set to 1 by the device if an Interface/OCF write access is performed to I2C_DATA while the TX FIFO is full or if an Interface/OCF read access is performed to the I2C_DATA while the RX FIFO is empty.</p> <p>Note that, when the RX FIFO is empty, a read access will return to the previous read data value. When the TX FIFO is full, a write access is ignored. In both events, the FIFO pointers will not be updated.</p> <p>When this bit is set to 1 by the core, an interrupt is signaled to the local host if the interrupt was enabled. The CPU can only clear this bit by writing a 1 into this register. Writing 0 has no effect.</p> <p>0 No action 1 Access Error</p> <p>Value after reset is low.</p>
6	STC	0 1	<p>Start Condition IRQ status. I2C mode only.</p> <p>This read/clear only bit is set to 1 by the device if previously the module was in idle mode and a start condition was asynchronously detected on the I2C Bus and signaled with an Wakeup (if the I2C_SYSC.ClockActivity allows the system clock to be cut-off). When the Active Mode will be restored and the interrupt generated, this bit will indicate the reason of the wakeup.</p> <p><b>Note 1:</b> The corresponding interrupt for this bit should be enabled only if the module was configured to allow the possibility of cutting-off the system clock while in Idle State (I2C_SYSC.ClockActivity = 00 or 01).</p> <p><b>Note 2:</b> The first transfer (corresponding to the detected start condition) will be lost (not taken into account by the module) and it will be used only for generating the WakeUp enable for restoring the Active Mode of the module. On the I2C line, the external master which generated the transfer will detect this behavior as a not acknowledge to the address phase and will possibly restart the transfer.</p> <p>The CPU can only clear this bit by writing a 1 into this register. Writing 0 has no effect.</p> <p>0 No action 1 Start Condition detected</p> <p>Value after reset is low.</p>
5	GC	0 1	<p>General call IRQ status. Set to '1' by core when General call address detected and interrupt signaled to MPUSS. Write '1' to clear. I2C mode only.</p> <p>This read/clear only bit is set to 1 by the device if it detects the address of all zeros (8 bits) (general call). When this bit is set to 1 by the core, an interrupt is signaled to the local host if the interrupt was enabled. The CPU can only clear this bit by writing a 1 into this register. Writing 0 has no effect.</p> <p><b>Note:</b> When this bit is set to 1, AAS also reads as 1.</p> <p>0 No general call detected 1 General call address detected</p> <p>Value after reset is low.</p>
4	XRDY	0 1	<p>Transmit data ready IRQ status. Set to '1' by core when transmitter and when new data is requested. When set to '1' by core, an interrupt is signaled to MPUSS. Write '1' to clear. Transmit mode only (I2C mode).</p> <p>This read/clear only bit (XRDY) is set to 1 when the I2C peripheral is a master or slave transmitter, the CPU needs to send data through the I2C bus, and the module (transmitter) requires new data to be served. Note that a master transmitter requests new data if the FIFO TX level is below the threshold (TXTRSH) and the required amount of data remained to be transmitted (I2C_BUFSTAT.TXSTAT) is greater than the threshold. A slave transmitter requests new data when the FIFO TX level is below the threshold (if TXTRSH &gt; 1), or anytime there is a read request from external master (for each acknowledge received from the master), if TXTRSH = 1.</p> <p>When this bit is set to 1 by the core, an interrupt is signaled to the local host if the interrupt was enabled. The CPU can also poll this bit (refer to the FIFO Management subsection for details about XRDY generation). The CPU can only clear this bit by writing a 1 into this register. Writing 0 has no effect.</p> <p><b>Note:</b> If the DMA transmit mode is enabled (I2C_BUF.XDMA_EN is set, together with I2C_DMATXENABLE_SET), this bit is forced to 0 and no interrupt will be generated; instead, a DMA TX request to the main DMA controller of the system is generated.</p> <p>0 Transmission ongoing 1 Transmit data ready</p> <p>Value after reset is low.</p>

**Table 15-8. I2C\_IRQSTATUS\_RAW Register (I2C Status Raw) Field Descriptions (continued)**

Bit	Field	Value	Description																					
3	RRDY	0 1	<p>Receive mode only (I2C mode).</p> <p>This read/clear only RRDY is set to 1 when the RX FIFO level is above the configured threshold (RXTRSH). When this bit is set to 1 by the core, CPU is able to read new data from the I2C_DATA register. If the corresponding interrupt was enabled, an interrupt is signaled to the local host. The CPU to read the received data in I2C_DATA register can also poll this bit (refer to the FIFO Management subsection for details about RRDY generation).</p> <p>The CPU can only clear this bit by writing a 1 into this register. A write 0 has no effect.</p> <p>If the DMA receive mode is enabled (I2C_BUF.RDMA_EN is set, together with I2C_DMARXENABLE_SET), this bit is forced to 0 and no interrupt will be generated; instead a DMA RX request to the main DMA controller of the system is generated.</p> <p>0 Receive FIFO threshold not reached 1 Receive data ready for read (RX FIFO threshold reached)</p> <p>Value after reset is low.</p>																					
2	ARDY	0 1	<p>I2C mode only. This read/clear only bit, when set to 1, indicates that the previously programmed data and command (receive or transmit, master or slave) has been performed and status bit has been updated. The CPU uses this flag to let it know that the I2C registers are ready to be accessed again. The CPU can only clear this bit by writing a 1 into this register. A write 0 has no effect.</p> <table border="1"> <thead> <tr> <th>Mode</th> <th>Others</th> <th>ARDY Set Condition</th> </tr> </thead> <tbody> <tr> <td>I2C Master transmit</td> <td>STP = 1</td> <td>DCOUNT = 0</td> </tr> <tr> <td>I2C Master receive</td> <td>STP = 1</td> <td>DCOUNT = 0 and receiver FIFO empty</td> </tr> <tr> <td>I2C Master transmit</td> <td>STP = 0</td> <td>DCOUNT passed 0</td> </tr> <tr> <td>I2C Master receive</td> <td>STP = 0</td> <td>DCOUNT passed 0 and receiver FIFO empty</td> </tr> <tr> <td>I2C Master transmit</td> <td>-</td> <td>Stop or restart condition received from master</td> </tr> <tr> <td>I2C Slave receive</td> <td>-</td> <td>Stop or restart condition and receiver FIFO empty</td> </tr> </tbody> </table> <p>0 No action 1 Access ready</p> <p>Value after reset is low.</p>	Mode	Others	ARDY Set Condition	I2C Master transmit	STP = 1	DCOUNT = 0	I2C Master receive	STP = 1	DCOUNT = 0 and receiver FIFO empty	I2C Master transmit	STP = 0	DCOUNT passed 0	I2C Master receive	STP = 0	DCOUNT passed 0 and receiver FIFO empty	I2C Master transmit	-	Stop or restart condition received from master	I2C Slave receive	-	Stop or restart condition and receiver FIFO empty
Mode	Others	ARDY Set Condition																						
I2C Master transmit	STP = 1	DCOUNT = 0																						
I2C Master receive	STP = 1	DCOUNT = 0 and receiver FIFO empty																						
I2C Master transmit	STP = 0	DCOUNT passed 0																						
I2C Master receive	STP = 0	DCOUNT passed 0 and receiver FIFO empty																						
I2C Master transmit	-	Stop or restart condition received from master																						
I2C Slave receive	-	Stop or restart condition and receiver FIFO empty																						
1	NACK	0 1	<p>No acknowledgement IRQ status. Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS. Write '1' to clear this bit. I2C mode only.</p> <p>The read/clear only No Acknowledge flag bit is set when the hardware detects No Acknowledge has been received. When a NACK event occurs on the bus, this bit is set to 1, the core automatically ends the transfer and clears the MST/STP bits in the I2C_CON register and the I2C becomes a slave. Clearing the FIFOs from remaining data might be required.</p> <p>The CPU can only clear this bit by writing a 1 into this register. Writing 0 has no effect.</p> <p>0 Normal operation 1 Not Acknowledge detected</p> <p>Value after reset is low.</p>																					
0	AL	0 1	<p>Arbitration lost IRQ status. This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS. During reads, it always returns 0. I2C mode only.</p> <p>The read/clear only Arbitration Lost flag bit is set to 1 when the device (configured in master mode) detects it has lost an arbitration (in Address Phase). This happens when two or more masters initiate a transfer on the I2C bus almost simultaneously or when the I2C attempts to start a transfer while BB (bus busy) is 1.</p> <p>When this is set to 1 due to arbitration lost, the core automatically clears the MST/STP bits in the I2C_CON register and the I2C becomes a slave receiver.</p> <p>The CPU can only clear this bit by writing a 1 to this register. Writing 0 has no effect.</p> <p>0 Normal operation 1 Arbitration lost detected</p> <p>Value after reset is low.</p>																					

### 15.3.6 I2C\_IRQSTATUS Register (I2C Status)

This register provides core status information for interrupt handling, showing all active and enabled events and masking the others. The fields are read-write. Writing a 1 to a bit will clear it to 0, that is, clear the IRQ. Writing a 0 will have no effect, that is, the register value will not be modified. Only enabled, active events will trigger an actual interrupt request on the IRQ output line.

For all the internal fields of the I2C\_IRQSTATUS register, the descriptions given in the I2C\_IRQSTATUS\_RAW subsection are valid.

**Figure 15-19. I2C\_IRQSTATUS Register (I2C Status)**

31	Reserved								16
R-0									
15	14	13	12	11	10	9	8		
Reserved	XDR	RDR	BB	ROVR	XUDF	AAS	BF		
R-0	R/W1C-0	R/W1C-0	R/W-0	R/W-0	R/W1C-0	R/W1C-0	R/W1C-0		
7	6	5	4	3	2	1	0		
AERR	STC	GC	XRDY	RRDY	ARDY	NACK	AL		
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-9. I2C\_IRQSTATUS Register (I2C Status) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Write 0s for future compatibility. Read returns 0.
14	XDR	0	Transmit draining IRQ enabled status.
		0	Transmit draining inactive
		1	Transmit draining enabled
13	RDR	0	Receive draining IRQ enabled status.
		0	Receive draining inactive
		1	Receive draining enabled
12	BB	0	Bus busy enabled status. Writing into this bit has no effect.
		0	Bus is free
		1	Bus is occupied
11	ROVR	0	Receive overrun enabled status. Writing into this bit has no effect.
		0	Normal operation
		1	Receiver overrun
10	XUDF	0	Transmit underflow enabled status. Writing into this bit has no effect.
		0	Normal operation
		1	Transmit underflow
9	AAS	0	Address recognized as slave IRQ enabled status.
		0	No action
		1	Address recognized
8	BF	0	Bus Free IRQ enabled status.
		0	No action
		1	Bus free
7	AERR	0	Access Error IRQ enabled status.
		0	No action
		1	Access error
6	STC	0	Start Condition IRQ enabled status.
		0	No action
		1	Start condition detected

**Table 15-9. I2C\_IRQSTATUS Register (I2C Status) Field Descriptions (continued)**

Bit	Field	Value	Description
5	GC		General call IRQ enabled status. Set to '1' by core when General call address detected and interrupt signaled to MPUSS. Write '1' to clear.
		0	No general call detected
		1	General call address detected
4	XRDY		Transmit data ready IRQ enabled status. Set to '1' by core when transmitter and when new data is requested. When set to '1' by core, an interrupt is signaled to MPUSS. Write '1' to clear.
		0	Transmission ongoing
		1	Transmit data ready
3	RRDY		Receive data ready IRQ enabled status. Set to '1' by core when receiver mode, a new data is able to be read. When set to '1' by core, an interrupt is signaled to MPUSS. Write '1' to clear.
		0	No data available
		1	Receive data available
2	ARDY		Register access ready IRQ enabled status. When set to '1' it indicates that previous access has been performed and registers are ready to be accessed again. An interrupt is signaled to MPUSS. Write '1' to clear.
		0	Module busy
		1	Access ready
1	NACK		No acknowledgement IRQ enabled status. Bit is set when No Acknowledge has been received, an interrupt is signaled to MPUSS. Write '1' to clear this bit.
		0	Normal operation
		1	Not Acknowledge detected
0	AL		Arbitration lost IRQ enabled status. This bit is automatically set by the hardware when it loses the Arbitration in master transmit mode, an interrupt is signaled to MPUSS. During reads, it always returns 0.
		0	Normal operation
		1	Arbitration lost detected

### 15.3.7 I2C\_IRQENABLE\_SET Register (I2C Interrupt Enable Set)

All 1-bit fields enable a specific interrupt event to trigger an interrupt request. Writing a 1 to a bit will enable the field. Writing a 0 will have no effect, that is, the register value will not be modified.

For all the internal fields of the I2C\_IRQENABLE\_SET register, the descriptions given in the I2C\_IRQSTATUS\_RAW subsection are valid.

**Figure 15-20. I2C\_IRQENABLE\_SET Register (I2C Interrupt Enable Set)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
Reserved	XDR_IE	RDR_IE	Reserved	ROVR	XUDF	AAS_IE	BF_IE
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AERR_IE	STC_IE	GC_IE	XRDY_IE	RRDY_IE	ARDY_IE	NACK_IE	AL_IE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-10. I2C\_IRQENABLE\_SET Register (I2C Interrupt Enable Set) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Write 0s for future compatibility. Read returns 0.
14	XDR_IE	0 1	Transmit draining interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[XDR]. Transmit draining interrupt disabled Transmit draining interrupt enabled
13	RDR_IE	0 1	Receive draining interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[RDR]. Receive draining interrupt disabled Receive draining interrupt enabled
12	Reserved	0	Reserved
11	ROVR	0 1	Receive overrun enable set. Receive overrun interrupt disabled Receive draining interrupt enabled
10	XUDF	0 1	Transmit underflow enable set. Transmit underflow interrupt disabled Transmit underflow interrupt enabled
9	AAS_IE	0 1	Addressed as slave interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[AAS]. Addressed as slave interrupt disabled Addressed as slave interrupt enabled
8	BF_IE	0 1	Bus free interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[BF]. Bus free interrupt disabled Bus free interrupt enabled
7	AERR_IE	0 1	Access error interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[AERR]. Access error interrupt disabled Access error interrupt enabled
6	STC_IE	0 1	Start condition interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[STC]. Start condition interrupt disabled Start condition interrupt enabled

**Table 15-10. I2C\_IRQENABLE\_SET Register (I2C Interrupt Enable Set) Field Descriptions (continued)**

Bit	Field	Value	Description
5	GC_IE	0	General call interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[GC]. General call interrupt disabled
		1	General call interrupt enabled
4	XRDY_IE	0	Transmit data ready interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[XRDY]. Transmit data ready interrupt disabled
		1	Transmit data ready interrupt enabled
3	RRDY_IE	0	Receive data ready interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[RRDY]. Receive data ready interrupt disabled
		1	Receive data ready interrupt enabled
2	ARDY_IE	0	Register access ready interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[ARDY]. Register access ready interrupt disabled
		1	Register access ready interrupt enabled
1	NACK_IE	0	No acknowledgement interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[NACK]. Not Acknowledge interrupt disabled
		1	Not Acknowledge interrupt enabled
0	AL_IE	0	Arbitration lost interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[AL]. Arbitration lost interrupt disabled
		1	Arbitration lost interrupt enabled

### 15.3.8 I2C\_IRQENABLE\_CLR Register (I2C Interrupt Enable Clear)

All 1-bit fields clear a specific interrupt event. Writing a 1 to a bit will disable the interrupt field. Writing a 0 will have no effect, that is, the register value will not be modified.

For all the internal fields of the I2C\_IRQENABLE\_CLR register, the descriptions given in the I2C\_IRQSTATUS\_RAW subsection are valid.

**Figure 15-21. I2C\_IRQENABLE\_CLR Register (I2C Interrupt Enable Clear)**

Reserved								
R-0								
31	15	14	13	12	11	10	9	8
	Reserved	XDR_IE	RDR_IE	Reserved	ROVR	XUDF	AAS_IE	BF_IE
	R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	7	6	5	4	3	2	1	0
	AERR_IE	STC_IE	GC_IE	XRDY_IE	RRDY_IE	ARDY_IE	NACK_IE	AL_IE
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-11. I2C\_IRQENABLE\_CLR Register (I2C Interrupt Enable Clear) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Write 0s for future compatibility. Read returns 0.
14	XDR_IE	0	Transmit draining interrupt disabled
		1	Transmit draining interrupt enabled
13	RDR_IE	0	Receive draining interrupt disabled
		1	Receive draining interrupt enabled
12	Reserved	0	Reserved
11	ROVR	0	Receive overrun interrupt disabled
		1	Receive draining interrupt enabled
10	XUDF	0	Transmit underflow interrupt disabled
		1	Transmit underflow interrupt enabled
9	AAS_IE	0	Addressed as slave interrupt disabled
		1	Addressed as slave interrupt enabled
8	BF_IE	0	Bus free interrupt disabled
		1	Bus free interrupt enabled
7	AERR_IE	0	Access error interrupt disabled
		1	Access error interrupt enabled
6	STC_IE	0	Start condition interrupt disabled
		1	Start condition interrupt enabled

**Table 15-11. I2C\_IRQENABLE\_CLR Register (I2C Interrupt Enable Clear) Field Descriptions (continued)**

Bit	Field	Value	Description
5	GC_IE	0	General call interrupt enable clear. Mask or unmask the interrupt signaled by bit in I2C_STAT[GC]. General call interrupt disabled
		1	General call interrupt enabled
4	XRDY_IE	0	Transmit data ready interrupt enable clear. Mask or unmask the interrupt signaled by bit in I2C_STAT[XRDY]. Transmit data ready interrupt disabled
		1	Transmit data ready interrupt enabled
3	RRDY_IE	0	Receive data ready interrupt enable set. Mask or unmask the interrupt signaled by bit in I2C_STAT[RRDY] Receive data ready interrupt disabled
		1	Receive data ready interrupt enabled
2	ARDY_IE	0	Register access ready interrupt enable clear. Mask or unmask the interrupt signaled by bit in I2C_STAT[ARDY]. Register access ready interrupt disabled
		1	Register access ready interrupt enabled
1	NACK_IE	0	No acknowledgement interrupt enable clear. Mask or unmask the interrupt signaled by bit in I2C_STAT[NACK]. Not Acknowledge interrupt disabled
		1	Not Acknowledge interrupt enabled
0	AL_IE	0	Arbitration lost interrupt enable clear. Mask or unmask the interrupt signaled by bit in I2C_STAT[AL]. Arbitration lost interrupt disabled
		1	Arbitration lost interrupt enabled



### 15.3.9 I2C\_WE Register (I2C Wakeup Enable)

Every 1-bit field in the I2C\_WE register enables a specific (synchronous) IRQ request source to generate an asynchronous wakeup (on the appropriate swakeup line). When a bit location is set to 1 by the local host, a wakeup is signaled to the local host if the corresponding event is captured by the core of the I2C controller. Value after reset is low (all bits).

**NOTE:**

- There is no need for an Access Error WakeUp event, since this event occurs only when the module is in Active Mode (for Interface/OCF accesses to FIFO) and is signaled by an interrupt.
- With the exception of Start Condition WakeUp, which is asynchronously detected when the Functional clock is turned-off, all the other WakeUp events require the Functional (System) clock to be enabled.

**Figure 15-22. I2C\_WE Register (I2C Wakeup Enable)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
Reserved	XDR_WE	RDR_WE	Reserved	ROVR_WE	XUDF_WE	AAS_WE	BF_WE
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
Reserved	STC_WE	GC_WE	Reserved	DRDY_WE	ARDY_WE	NACK_WE	AL_WE
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-12. I2C\_WE Register (I2C Wakeup Enable) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved
14	XDR_WE	0 1	Transmit draining wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is in idle mode, the TX FIFO level is below the threshold and the amount of data left to be transferred is less than TXTRSH value. This allows for the module to inform the CPU that it can check the amount of data to be written to the FIFO. Transmit draining wakeup disabled Transmit draining wakeup enabled
13	RDR_WE	0 1	Receive draining wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C is in idle mode, configured as a receiver, and it has detected a stop condition on the bus but the RX FIFO threshold is not reached (but the FIFO is not empty). This allows for the module to inform the CPU that it can check the amount of data to be transferred from the FIFO. Receive draining wakeup disabled Receive draining wakeup enabled
12	Reserved	0	Reserved
11	ROVR_WE	0 1	Receive overrun wakeup enable Receive overrun wakeup disabled Receive overrun wakeup enabled
10	XUDF_WE	0 1	Transmit underflow wakeup enable Transmit underflow wakeup disabled Transmit underflow wakeup enabled

**Table 15-12. I2C\_WE Register (I2C Wakeup Enable) Field Descriptions (continued)**

Bit	Field	Value	Description
9	AAS_WE	0 1	Address as slave IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is in idle mode, and external master addresses the I2C module as a slave. This allows for the module to inform the CPU that it can check which of the own addresses was used by the external master to access the I2C core. Addressed as slave wakeup disabled Addressed as slave wakeup enabled
8	BF_WE	0 1	Bus free IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is in idle mode and the I2C bus became free. This allows for the module to inform the CPU that it can initiate its own transfer on the I2C line. Bus Free wakeup disabled Bus Free wakeup enabled
7	Reserved	0	Reserved
6	STC_WE	0 1	Start condition IRQ wakeup set. This read/write bit is used to enable or disable wakeup signal generation when I2C module is in idle mode (with the functional clock inactive) and a possible start condition is detected on the I2C line. The STC WakeUp is generated only if the I2C_SYSC.ClockActivity field indicates that the functional clock can be disabled. Note that if the functional clock is not active, the start condition is asynchronously detected (no filtering and synchronization is used). For this reason, it is possible that the signalized start condition to be a glitch. If the functional clock cannot be disabled (I2C_SYSC.ClockActivity = 10 or 11), the programmer should not enable this wakeup, since the module has other synchronously detected WakeUp event that might be used to exit from idle mode, only if the detected transfer is accessing the I2C module. Start condition wakeup disabled Start condition wakeup enabled
5	GC_WE	0 1	General call IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is in idle mode and a general call is received on I2C line. General call wakeup disabled General call wakeup enabled
4	Reserved	0	Reserved
3	DRDY_WE	0 1	Receive/Transmit data ready IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is involved into a long transfer and no more registers accesses are performed on the interface (for example module are set in F/S I2C master transmitter mode and FIFO is full). If in the middle of such a transaction, the FIFO buffer needs more data to be transferred, CPU must be informed to write (in case of transmitter mode) or read (if receiver mode) in/from the FIFO. Transmit/receive data ready wakeup disabled Transmit/receive data ready wakeup enabled
2	ARDY_WE	0 1	Register access ready IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is involved into a long transfer and no more registers accesses are performed on the interface (for example the module is set in F/S I2C master transmitter mode and FIFO is full). If the current transaction is finished, the module needs to inform CPU about transmission completion. Register access ready wakeup disabled Register access ready wakeup enabled
1	NACK_WE	0 1	No acknowledgment IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is involved into a long transfer and no more registers accesses are performed on the interface (for example the module is set in F/S I2C master transmitter mode and FIFO is full). If in the middle of such of a transaction a Not Acknowledgment event is raised, the module needs to inform CPU about transmission error. Not Acknowledge wakeup disabled Not Acknowledge wakeup enabled

**Table 15-12. I2C\_WE Register (I2C Wakeup Enable) Field Descriptions (continued)**

Bit	Field	Value	Description
0	AL_WE		<p>Arbitration lost IRQ wakeup enable. This read/write bit is used to enable or disable wakeup signal generation when I2C module is configured as a master and it loses the arbitration. This wake up is very useful when the module is configured as a master transmitter, all the necessary data is provided in the FIFO Tx, STT is enabled and the module enters in Idle Mode. If the module loses the arbitration, an Arbitration Lost event is raised and the module needs to inform CPU about transmission error.</p> <p><b>Note:</b> The AL wakeup must be enabled only for multimaster communication. If the AL_WE is not enabled and the scenario described above occurs, the module will not be able to inform the CPU about the state of the transfer and it will be blocked in an undetermined state.</p>
		0	Arbitration lost wakeup disabled
		1	Arbitration lost wakeup enabled

### 15.3.10 I2C\_DMARXENABLE\_SET Register (Receive DMA Enable Set)

The 1-bit field enables a receive DMA request. Writing a 1 to this field will set it to 1. Writing a 0 will have no effect, that is, the register value is not modified. Note that the I2C\_BUF.RDMA\_EN field is the global (slave) DMA enabler, and that it is disabled by default. The I2C\_BUF.RDMA\_EN field should also be set to 1 to enable a receive DMA request.

**Figure 15-23. I2C\_DMARXENABLE\_SET Register (Receive DMA Enable Set)**

31	Reserved	1	0
	R-0		DMARX_ENABLE_SET R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-13. I2C\_DMARXENABLE\_SET Register (Receive DMA Enable Set) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	DMARX_ENABLE_SET	0-1	Receive DMA channel enable set.

### 15.3.11 I2C\_DMATXENABLE\_SET Register (Transmit DMA Enable Set)

The 1-bit field enables a transmit DMA request. Writing a 1 to this field will set it to 1. Writing a 0 will have no effect, that is, the register value is not modified. Note that the I2C\_BUF.XDMA\_EN field is the global (slave) DMA enabler, and that it is disabled by default. The I2C\_BUF.XDMA\_EN field should also be set to 1 to enable a transmit DMA request.

**Figure 15-24. I2C\_DMATXENABLE\_SET Register (Transmit DMA Enable Set)**

31	Reserved	1	0
	R-0		DMATX_ENABLE_SET R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-14. I2C\_DMATXENABLE\_SET Register (Transmit DMA Enable Set) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	DMATX_ENABLE_SET	0-1	Transmit DMA channel enable set.

### 15.3.12 I2C\_DMARXENABLE\_CLR Register (Receive DMA Enable Clear)

The 1-bit field disables a receive DMA request. Writing a 1 to a bit will clear it to 0. Another result of setting to '1' the DMARX\_ENABLE\_CLEAR field, is the reset of the DMA RX request and wakeup lines. Writing a 0 will have no effect, that is, the register value is not modified.

**Figure 15-25. I2C\_DMARXENABLE\_CLR Register (Receive DMA Enable Clear)**

31	Reserved	1	0
	R-0		DMARX_ENABLE_CLEAR R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-15. I2C\_DMARXENABLE\_CLR Register (Receive DMA Enable Clear) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	DMARX_ENABLE_CLEAR	0-1	Receive DMA channel enable clear.

### 15.3.13 I2C\_DMATXENABLE\_CLR Register (Transmit DMA Enable Clear)

The 1-bit field disables a transmit DMA request. Writing a 1 to a bit will clear it to 0. Another result of setting to '1' the DMATX\_ENABLE\_CLEAR field, is the reset of the DMA TX request and wakeup lines. Writing a 0 will have no effect, that is, the register value is not modified.

**Figure 15-26. I2C\_DMATXENABLE\_CLR Register (Transmit DMA Enable Clear)**

31	Reserved	1	0
	R-0		DMATX_ENABLE_CLEAR R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-16. I2C\_DMATXENABLE\_CLR Register (Transmit DMA Enable Clear) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	DMATX_ENABLE_CLEAR	0-1	Transmit DMA channel enable clear.

### 15.3.14 I2C\_DMARXWAKE\_EN Register (Receive DMA Wakeup)

All 1-bit fields enable a specific (synchronous) DMA request source to generate an asynchronous wakeup (on the appropriate wakeup line). Note that the I2C\_SYSC.ENAWAKEUP field is the global (slave) wakeup enabler, and that it is disabled by default.

**Figure 15-27. I2C\_DMARXWAKE\_EN Register (Receive DMA Wakeup)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
Reserved	XDR	RDR	Reserved	ROVR	XUDF	AAS	BF
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
Reserved	STC	GC	Reserved	DRDY	ARDY	NACK	AL
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-17. I2C\_DMARXWAKE\_EN Register (Receive DMA Wakeup) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved
14	XDR	0	Transmit draining wakeup set.
		0	Transmit draining interrupt disabled
		1	Transmit draining interrupt enabled
13	RDR	0	Receive draining wakeup set.
		0	Receive draining interrupt disabled
		1	Receive draining interrupt enabled
12	Reserved	0	Reserved
11	ROVR	0	Receive overrun wakeup set.
		0	Receive overrun interrupt disabled
		1	Receive draining interrupt enabled
10	XUDF	0	Transmit underflow wakeup set.
		0	Transmit underflow interrupt disabled
		1	Transmit underflow interrupt enabled
9	AAS	0	Address as slave IRQ wakeup set.
		0	Addressed as slave interrupt disabled
		1	Addressed as slave interrupt enabled
8	BF	0	Bus free IRQ wakeup set.
		0	Bus free wakeup disabled
		1	Bus free wakeup enabled
7	Reserved	0	Reserved
6	STC	0	Start condition IRQ wakeup set.
		0	Start condition wakeup disabled
		1	Start condition wakeup enabled
5	GC	0	General call IRQ wakeup set.
		0	General call wakeup disabled
		1	General call wakeup enabled
4	Reserved	0	Reserved
3	DRDY	0	Receive/transmit data ready IRQ wakeup set.
		0	Transmit/receive data ready wakeup disabled
		1	Transmit/receive data ready wakeup enabled

**Table 15-17. I2C\_DMARXWAKE\_EN Register (Receive DMA Wakeup) Field Descriptions (continued)**

Bit	Field	Value	Description
2	ARDY		Register access ready IRQ wakeup set.
		0	Register access ready wakeup disabled
		1	Register access ready wakeup enabled
1	NACK		No acknowledgment IRQ wakeup set.
		0	Not Acknowledge wakeup disabled
		1	Not Acknowledge wakeup enabled
0	AL		Arbitration lost IRQ wakeup set.
		0	Arbitration lost wakeup disabled
		1	Arbitration lost wakeup enabled

### 15.3.15 I2C\_DMATXWAKE\_EN Register (Transmit DMA Wakeup)

All 1-bit fields enable a specific (synchronous) DMA request source to generate an asynchronous wakeup (on the appropriate wakeup line). Note that the I2C\_SYSC.ENAWAKEUP field is the global (slave) wakeup enabler, and that it is disabled by default.

**Figure 15-28. I2C\_DMATXWAKE\_EN Register (Transmit DMA Wakeup)**

Reserved							
R-0							
15	14	13	12	11	10	9	8
Reserved	XDR	RDR	Reserved	ROVR	XUDF	AAS	BF
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
Reserved	STC	GC	Reserved	DRDY	ARDY	NACK	AL
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-18. I2C\_DMATXWAKE\_EN Register (Transmit DMA Wakeup) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved
14	XDR	0	Transmit draining wakeup set.
		0	Transmit draining interrupt disabled
		1	Transmit draining interrupt enabled
13	RDR	0	Receive draining wakeup set.
		0	Receive draining interrupt disabled
		1	Receive draining interrupt enabled
12	Reserved	0	Reserved
11	ROVR	0	Receive overrun wakeup set.
		0	Receive overrun interrupt disabled
		1	Receive draining interrupt enabled
10	XUDF	0	Transmit underflow wakeup set.
		0	Transmit underflow interrupt disabled
		1	Transmit underflow interrupt enabled
9	AAS	0	Address as slave IRQ wakeup set.
		0	Addressed as slave interrupt disabled
		1	Addressed as slave interrupt enabled
8	BF	0	Bus free IRQ wakeup set.
		0	Bus free wakeup disabled
		1	Bus free wakeup enabled
7	Reserved	0	Reserved
6	STC	0	Start condition IRQ wakeup set.
		0	Start condition wakeup disabled
		1	Start condition wakeup enabled
5	GC	0	General call IRQ wakeup set.
		0	General call wakeup disabled
		1	General call wakeup enabled
4	Reserved	0	Reserved
3	DRDY	0	Receive/transmit data ready IRQ wakeup set.
		0	Transmit/receive data ready wakeup disabled
		1	Transmit/receive data ready wakeup enabled



**Table 15-18. I2C\_DMATXWAKE\_EN Register (Transmit DMA Wakeup) Field Descriptions (continued)**

Bit	Field	Value	Description
2	ARDY		Register access ready IRQ wakeup set.
		0	Register access ready wakeup disabled
		1	Register access ready wakeup enabled
1	NACK		No acknowledgment IRQ wakeup set.
		0	Not Acknowledge wakeup disabled
		1	Not Acknowledge wakeup enabled
0	AL		Arbitration lost IRQ wakeup set.
		0	Arbitration lost wakeup disabled
		1	Arbitration lost wakeup enabled

**15.3.16 I2C\_SYSS Register (System Status)**
**Figure 15-29. I2C\_SYSS Register (System Status)**

31	Reserved	1	0
	R-0		RDONE
			R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-19. I2C\_SYSS Register (System Status) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	RDONE	0 1	<p>Reset done bit. This read-only bit indicates the state of the reset in case of hardware reset, global software reset (I2C_SYSC.SRST) or partial software reset (I2C_CON.I2C_EN). The module must receive all its clocks before it can grant a reset-completed status.</p> <p>0 Internal module reset in ongoing 1 Reset completed Value after reset is low.</p>

### 15.3.17 I2C\_BUF Register (Buffer Configuration)

This read/write register enables DMA transfers and allows the configuration of FIFO thresholds for the FIFO management (see the FIFO Management subsection).

**Figure 15-30. I2C\_BUF Register (Buffer Configuration)**

Reserved						
R-0						
15	14	13	8	7	6	5
RDMA_EN	RXFIFO_CLR	RXTRSH	XDMA_EN	TXFIFO_CLR	TXTRSH	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-20. I2C\_BUF Register (Buffer Configuration) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	RDMA_EN	0 1	Receive DMA channel enable. When this bit is set to 1, the receive DMA channel is enabled and the receive data ready status bit (I2C_IRQSTATUS_RAW: RRDY) is forced to 0 by the core. Receive DMA channel disabled Receive DMA channel enabled Value after reset is low.
14	RXFIFO_CLR	0 1	Receive FIFO clear. When set, receive FIFO is cleared (hardware reset for RX FIFO generated). This bit is automatically reset by the hardware. During reads, it always returns 0. Normal mode Rx FIFO is reset Value after reset is low.
13-8	RXTRSH	0-3Fh 0 1 - - 3Fh	Threshold value for FIFO buffer in RX mode. The receive threshold value is used to specify the trigger level for data receive transfers. The value is specified from the Interface/OCP point of view. Receive Threshold value = 1 Receive Threshold value = 2 Receive Threshold value = 64 Value after reset is 00h. For the FIFO management description, see the FIFO Management subsection. <b>Note1:</b> programmed threshold cannot exceed the actual depth of the FIFO. <b>Note2:</b> the threshold must not be changed while a transfer is in progress (after STT was configured or after the module was addressed as a slave).
7	XDMA_EN	0 1	Transmit DMA channel enable. When this bit is set to 1, the transmit DMA channel is enabled and the transmit data ready status (I2C_IRQSTATUS_RAW: XRDY) bit is forced to 0 by the core. Transmit DMA channel disabled Transmit DMA channel enabled Value after reset is low.
6	TXFIFO_CLR	0 1	Transmit FIFO clear. When set, transmit FIFO is cleared (hardware reset for TX FIFO). This bit is automatically reset by the hardware. During reads, it always returns 0. Normal mode Tx FIFO is reset Value after reset is low.

**Table 15-20. I2C\_BUF Register (Buffer Configuration) Field Descriptions (continued)**

Bit	Field	Value	Description
5-0	TXTRSH	0-3Fh 0 1 - - 3Fh	<p>Threshold value for FIFO buffer in TX mode. The Transmit Threshold value is used to specify the trigger level for data transfers. The value is specified from the OCP point of view.</p> <p>Transmit Threshold value = 1</p> <p>Transmit Threshold value = 2</p> <p>Transmit Threshold value = 64</p> <p>Value after reset is 00h</p> <p><b>Note1:</b> programmed threshold cannot exceed the actual depth of the FIFO.</p> <p><b>Note2:</b> the threshold must not be changed while a transfer is in progress (after STT was configured or after the module was addressed as a slave).</p>


**15.3.18 I2C\_CNT Register (Data Counter)**

**CAUTION**

During an active transfer phase (between STT having been set to 1 and reception of ARDY), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This read/write register is used to control the numbers of bytes in the I2C data payload.

**Figure 15-31. I2C\_CNT Register (Data Counter)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 15-21. I2C\_CNT Register (Data Counter) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	DCOUNT	0-FFFFh	<p>Data count. I2C Master Mode only (receive or transmit; F/S).</p> <p>This 16-bit countdown counter decrements by 1 for every byte received or sent through the I2C interface. A write initializes DCOUNT to a saved initial value. A read returns the number of bytes that are yet to be received or sent. A read into DCOUNT returns the initial value only before a start condition and after a stop condition.</p> <p>When DCOUNT reaches 0, the core generates a stop condition if a stop condition was specified (I2C_CON.STP = 1) and the ARDY status flag is set to 1 in the I2C_IRQSTATUS_RAW register.</p> <p>Note that DCOUNT must not be reconfigured after I2C_CON.STT was enabled and before ARDY is received.</p> <p><b>Note1:</b> In case of I2C mode of operation, if I2C_CON.STP = 0, then the I2C asserts SCL = 0 when DCOUNT reaches 0. The CPU can then reprogram DCOUNT to a new value and resume sending or receiving data with a new start condition (restart). This process repeats until the CPU sets to 1 the I2C_CON.STP bit.</p> <p>The ARDY flag is set each time DCOUNT reaches 0 and DCOUNT is reloaded to its initial value.</p> <p style="margin-left: 20px;">0     Data counter = 65536 bytes (2<sup>16</sup>)</p> <p style="margin-left: 20px;">1     Data counter = 1 bytes</p> <p style="margin-left: 20px;">-     -</p> <p style="margin-left: 20px;">-     -</p> <p style="margin-left: 20px;">FFFFh     Data counter = 65535 bytes (2<sup>16</sup> - 1)</p> <p>Values after reset are low (all 16 bits).</p> <p><b>Note2:</b> Since for DCOUNT = 0, the transfer length is 65536, the module does not allow the possibility to initiate zero data bytes transfers.</p>

### 15.3.19 I2C\_DATA Register (Data Access)

This register is the entry point for the local host to read data from or write data to the FIFO buffer.

**Figure 15-32. I2C\_DATA Register (Data Access)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-22. I2C\_DATA Register (Data Access) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	DATA	0-FFh	Transmit/Receive data FIFO endpoint. When read, this register contains the received I2C data. When written, this register contains the byte value to transmit over the I2C data. In SYSTEST loop back mode (I2C_SYSTEST: TMODE = 11), this register is also the entry/receive point for the data.  Values after reset are unknown (all 8-bits).  <b>Note:</b> A read access, when the buffer is empty, returns the previous read data value. A write access, when the buffer is full, is ignored. In both events, the FIFO pointers are not updated and an Access Error (AERR) Interrupt is generated.

15.3.20 I2C\_CON Register (I2C Configuration)

**CAUTION**

During an active transfer phase (between STT having been set to 1 and reception of ARDY), no modification must be done in this register (except STP enable). Changing it may result in an unpredictable behavior.

Figure 15-33. I2C\_CON Register (I2C Configuration)

31								16							
Reserved															
R-0															
15		14		13		12		11		10		9		8	
I2C_EN		Reserved		OPMODE				STB		MST		TRX		XSA	
R/W-0		R-0		R/W-0				R/W-0		R/W-0		R/W-0		R/W-0	
7		6		5		4		3		2		1		0	
XOA0		XOA01		XOA02		XOA3		Reserved				STP		STT	
R/W-0		R/W-0		R/W-0		R/W-0		R-0				R/W-0		R/W-0	

LEGEND: RR/W-0/W = Read/Write; R = Read only; -n = value after reset

Table 15-23. I2C\_CON Register (I2C Configuration) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	I2C_EN	0 1	<p>I2C module enable. When this bit is cleared to 0, the I2C controller is not enabled and reset. When 0, receive and transmit FIFOs are cleared and all status bits are set to their default values. All configuration registers (I2C_IRQENABLE_SET, I2C_IRQWAKE_SET, I2C_BUF, I2C_CNT, I2C_CON, I2C_OA, I2C_SA, I2C_PSC, I2C_SCLL and I2C_SCLH) are not reset, they keep their initial values and can be accessed. The CPU must set this bit to 1 for normal operation.</p> <p>0 Controller in reset. FIFO are cleared and status bits are set to their default value.</p> <p>1 Module enabled</p> <p>Value after reset is low.</p>
14	Reserved	0	Reserved
13-12	OPMODE	0h 1h 2h 3h	<p>Operation mode selection. These two bits select module operation mode.</p> <p>0h I2C Fast/Standard mode</p> <p>1h Reserved</p> <p>2h Reserved</p> <p>3h Reserved</p> <p>Value after reset is 00.</p>
11	STB	0 1	<p>Start byte mode (I2C master mode only). The start byte mode bit is set to 1 by the CPU to configure the I2C in start byte mode (I2C_SA = 0000 0001). See the Philips I2C spec for more details [1].</p> <p>0 Normal mode</p> <p>1 Start byte mode</p> <p>Value after reset is low.</p>
10	MST	0 1	<p>Master/slave mode (I2C mode only). When this bit is cleared, the I2C controller is in the slave mode and the serial clock (SCL) is received from the master device. When this bit is set, the I2C controller is in the master mode and generates the serial clock.</p> <p><b>Note:</b> This bit is automatically cleared at the end of the transfer on a detected stop condition, in case of arbitration lost or when the module is configured as a master but addressed as a slave by an external master.</p> <p>0 Slave mode</p> <p>1 Master mode</p> <p>Value after reset is low.</p>

**Table 15-23. I2C\_CON Register (I2C Configuration) Field Descriptions (continued)**

Bit	Field	Value	Description															
9	TRX	0 1	<p>Transmitter/receiver mode (I2C master mode only). When this bit is cleared, the I2C controller is in the receiver mode and data on data line SDA is shifted into the receiver FIFO and can be read from I2C_DATA register. When this bit is set, the I2C controller is in the transmitter mode and the data written in the transmitter FIFO via I2C_DATA is shifted out on data line SDA.</p> <p>Receiver mode Transmitter mode</p> <p>Value after reset is low.</p> <p>The operating modes are defined as follows:</p> <table border="1"> <thead> <tr> <th>MST</th> <th>TRX</th> <th>Operating Modes</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>x</td> <td>Slave receiver</td> </tr> <tr> <td>0</td> <td>x</td> <td>Slave transmitter</td> </tr> <tr> <td>1</td> <td>0</td> <td>Master receiver</td> </tr> <tr> <td>1</td> <td>1</td> <td>Master transmitter</td> </tr> </tbody> </table>	MST	TRX	Operating Modes	0	x	Slave receiver	0	x	Slave transmitter	1	0	Master receiver	1	1	Master transmitter
MST	TRX	Operating Modes																
0	x	Slave receiver																
0	x	Slave transmitter																
1	0	Master receiver																
1	1	Master transmitter																
8	XSA	0 1	<p>Expand slave address. (I2C mode only). When set, this bit expands the slave address to 10-bit.</p> <p>7-bit address mode 10-bit address mode</p> <p>Value after reset is low.</p>															
7	XOA0	0 1	<p>Expand own address 0. (I2C mode only). When set, this bit expands the base own address (OA0) to 10-bit.</p> <p>7-bit address mode 10-bit address mode</p> <p>Value after reset is low.</p>															
6	XOA1	0 1	<p>Expand own address 1. (I2C mode only). When set, this bit expands the first alternative own address (OA1) to 10-bit.</p> <p>7-bit address mode 10-bit address mode</p> <p>Value after reset is low.</p>															
5	XOA2	0 1	<p>Expand own address 2. (I2C mode only). When set, this bit expands the second alternative own address (OA2) to 10-bit.</p> <p>7-bit address mode. 10-bit address mode</p> <p>Value after reset is low.</p>															
4	XOA3	0 1	<p>Expand own address 3. When set, this bit expands the third alternative own address (OA3) to 10-bit.</p> <p>7-bit address mode 10-bit address mode</p> <p>Value after reset is low.</p>															
3-2	Reserved	0	Reserved															
1	STP	0 1	<p>Stop condition (I2C master mode only). This bit can be set to a 1 by the CPU to generate a stop condition. It is reset to 0 by the hardware after the stop condition has been generated. The stop condition is generated when DCOUNT passes 0.</p> <p>When this bit is not set to 1 before the end of the transfer (DCOUNT = 0), the stop condition is not generated and the SCL line is hold to 0 by the master, which can re-start a new transfer by setting the STT bit to 1.</p> <p>No action or stop condition detected Stop condition queried</p> <p>Value after reset is low</p>															



**Table 15-23. I2C\_CON Register (I2C Configuration) Field Descriptions (continued)**

Bit	Field	Value	Description																				
0	STT	0 1	Start condition (I2C master mode only). This bit can be set to a 1 by the CPU to generate a start condition. It is reset to 0 by the hardware after the start condition has been generated. The start/stop bits can be configured to generate different transfer formats. No action or start condition detected Start condition queried Value after reset is low.																				
			<table border="1"> <thead> <tr> <th>STT</th> <th>STP</th> <th>Conditions</th> <th>Bus Activities</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td>Start</td> <td>S-A-D</td> </tr> <tr> <td>0</td> <td>1</td> <td>Stop</td> <td>P</td> </tr> <tr> <td>1</td> <td>1</td> <td>Start-Stop (DCOUNT= n)</td> <td>S-A-D..(n)..D-P</td> </tr> <tr> <td>1</td> <td>0</td> <td>Start (DCOUNT= n)</td> <td>S-A-D..(n)..D</td> </tr> </tbody> </table>	STT	STP	Conditions	Bus Activities	1	0	Start	S-A-D	0	1	Stop	P	1	1	Start-Stop (DCOUNT= n)	S-A-D..(n)..D-P	1	0	Start (DCOUNT= n)	S-A-D..(n)..D
STT	STP	Conditions	Bus Activities																				
1	0	Start	S-A-D																				
0	1	Stop	P																				
1	1	Start-Stop (DCOUNT= n)	S-A-D..(n)..D-P																				
1	0	Start (DCOUNT= n)	S-A-D..(n)..D																				
<b>Note:</b> DCOUNT is data count value in I2C_CNT register.																							


**15.3.21 I2C\_OA Register (I2C Own Address)**

**CAUTION**

During an active transfer phase (between STT having been set to 1 and reception of ARDY), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to specify the module's base I2C 7-bit or 10-bit address (base own address).

**Figure 15-34. I2C\_OA Register (I2C Own Address)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-24. I2C\_OA Register (I2C Own Address) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9-0	OA	0-3FFh	Own address. This field specifies either: <ul style="list-style-type: none"> <li>A 10-bit address coded on OA [9:0] when XOA (Expand Own Address, I2C_CON[7]) is set to 1.</li> <li>A 7-bit address coded on OA [6:0] when XOA (Expand Own Address, I2C_CON[7]) is cleared to 0. In this case, OA [9:7] bits must be cleared to 000 by application software.</li> </ul> Value after reset is low (all 10 bits).

### 15.3.22 I2C\_SA Register (I2C Slave Address)

**CAUTION**

During an active transfer phase (between STT having been set to 1 and reception of ARDY), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to specify the addressed I2C module 7-bit or 10-bit address (slave address).

**Figure 15-35. I2C\_SA Register (I2C Own Address)**

31		10	9		0
Reserved			SA		
R-0			R/W-3FFh		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-25. I2C\_SA Register (I2C Slave Address) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9-0	SA	0-3FFh	Slave address. This field specifies either: <ul style="list-style-type: none"> <li>A 10-bit address coded on SA [9:0] when XSA (Expand Slave Address, I2C_CON[8]) is set to 1.</li> <li>A 7-bit address coded on SA [6:0] when XSA (Expand Slave Address, I2C_CON[8]) is cleared to 0. In this case, SA [9:7] bits must be cleared to 000 by application software.</li> </ul> Value after reset is low (all 10 bits).

15.3.23 I2C\_PSC Register (I2C Clock Prescaler)

**CAUTION**

During an active mode (I2C\_EN bit in I2C\_CON register is set to 1), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to specify the internal clocking of the I2C peripheral core.

Figure 15-36. I2C\_PSC Register (I2C Own Address)


31		8 7		0
	Reserved			PSC
	R-0			R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15-26. I2C\_PSC Register (I2C Clock Prescaler) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	PSC	0-FFh	Fast/Standard mode prescale sampling clock divider value. The core uses this 8-bit value to divide the system clock (SCLK) and generates its own internal sampling clock (ICLK) for Fast and Standard operation modes. The core logic is sampled at the clock rate of the system clock for the module divided by (PSC + 1).  0h Divide by 1 1h Divide by 2 - - FFh Divide by 256 Value after reset is low (all 8 bits).

Figure 15-37. Clock Divider



### 15.3.24 I2C\_SCLL Register (I2C SCL Low Time)

#### CAUTION

During an active mode (I2C\_EN bit in I2C\_CON register is set to 1), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to determine the SCL low time value when master.

**Figure 15-38. I2C\_SCLL Register (I2C SCL Low Time)**

31	Reserved	8 7	0
	R-0		SCLL R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-27. I2C\_SCLL Register (I2C SCL Low Time) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	SCLL	0-FFh	Fast/Standard mode SCL low time. I2C master mode only (FS). This 8-bit value is used to generate the SCL low time value (tLOW) when the peripheral is operated in master mode. $t_{LOW} = (SCLL + 7) * I_{CLK}$ time period, Value after reset is low (all 8 bits).

### 15.3.25 I2C\_SCLH Register (I2C SCL High Time)

#### CAUTION

During an active mode (I2C\_EN bit in I2C\_CON register is set to 1), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to determine the SCL high time value when master.

**Figure 15-39. I2C\_SCLH Register (I2C SCL High Time)**

31	Reserved	8 7	0
	R-0		SCLH R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-28. I2C\_SCLH Register (I2C SCL High Time) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	SCLH	0-FFh	Fast/Standard mode SCL low time. I2C master mode only (FS). This 8-bit value is used to generate the SCL high time value (tHIGH) when the peripheral is operated in master mode. $t_{HIGH} = (SCLH + 5 + \text{floor}[t_{rise}/I_{CLK} \text{ Period}]) * I_{CLK}$ time period. Value after reset is low (all 8 bits).

15.3.26 I2C\_SYSTEST Register (System Test)

**CAUTION**  
Never enable this register for normal I2C operation

This register is used to facilitate system-level tests by overriding some of the standard functional features of the peripheral. It allows testing of SCL counters, controlling the signals that connect to I/O pins, or creating digital loop-back for self-test when the module is configured in system test (SYSTEST) mode. It also provides stop/non-stop functionality in the debug mode.

Figure 15-40. I2C\_SYSTEST Register (System Test)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15-29. I2C\_SYSTEST Register (System Test) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15	ST_EN	0 1	System test enable. This bit must be set to 1 to permit other system test registers bits to be set. Normal mode. All others bits in register are read only. System test enabled. Permit other system test registers bits to be set. Value after reset is low.
14	FREE	0 1	Free running mode (on breakpoint). This bit is used to determine the state of the I2C controller when a breakpoint is encountered in the HLL debugger. <b>Note:</b> This bit can be set independently of ST_EN value. FREE = 0: the I2C controller stops immediately after completion of the on-going bit transfer. Stopping the transfer is achieved by forcing the SCL line low. Note that in this case there will be no status register updates. FREE = 1: the I2C interface runs free. When Suspend indication will be asserted, there will be no accesses on the OCP Interface (the CPU is in debug mode) and consequently the FIFOs will reach full/empty state (according to RX or TX modes) and the I2C SDA line will be kept low. Note that the status registers will be updated, but no DMA, IRQ or WakeUp will be generated. The status registers likely to be updated in this mode are: I2C_IRQSTATUS_RAW.XRDY, I2C_IRQSTATUS_RAW.RRDY, I2C_IRQSTATUS_RAW.XUDF, I2C_IRQSTATUS_RAW.ROVR, I2C_IRQSTATUS_RAW.ARDY and I2C_IRQSTATUS_RAW.NACK. Stop mode (on breakpoint condition). If Master mode, it stops after completion of the on-going bit transfer. In slave mode, it stops during the phase transfer when 1 byte is completely transmitted/received. Free running mode Value after reset is low.

**Table 15-29. I2C\_SYSTEST Register (System Test) Field Descriptions (continued)**

Bit	Field	Value	Description
13-12	TMODE	0 1h 2h 3h	<p>Test mode select. In normal functional mode (ST_EN = 0), these bits are don't care. They are always read as 00 and a write is ignored.</p> <p>In system test mode (ST_EN = 1), these bits can be set according to the following table to permit various system tests.</p> <p>Functional mode (default)</p> <p>Reserved</p> <p>Test of SCL counters (SCLL, SCLH, PSC). SCL provides a permanent clock with master mode.</p> <p>Loop back mode select + SDA/SCL IO mode select</p> <p>Values after reset are low (2 bits).</p> <p>SCL counter test mode: in this mode, the SCL pin is driven with a permanent clock as if mastered with the parameters set in the I2C_PSC, I2C_SCLL, and I2C_SCLH registers.</p> <p>Loop back mode: in the master transmit mode only, data transmitted out of the I2C_DATA register (write action) is received in the same I2C_DATA register via an internal path through the FIFO buffer. The DMA and interrupt requests are normally generated if enabled.</p> <p>SDA/SCL IO mode: in this mode, the SCL IO and SDA IO are controlled via the I2C_SYSTEST [5:0] register bits.</p>
11	SSB	0 1	<p>Set status bits. Writing 1 into this bit also sets the 6 read/clear-only status bits contained in I2C_IRQSTATUS_RAW register (bits 5:0) to 1. Writing 0 into this bit doesn't clear status bits that are already set; only writing 1 into a set status bit can clear it (see I2C_IRQSTATUS_RAW operation). This bit must be cleared prior attempting to clear a status bit.</p> <p>No action</p> <p>Set all interrupt status bits to 1</p> <p>Value after reset is low.</p>
10-9	Reserved	0	Reserved
8	SCL_I_FUNC	Read:0 Read:1	<p>SCL line input value (functional mode). This read-only bit returns the logical state taken by the SCL line (either 1 or 0). It is active both in functional and test mode</p> <p>Read 0 from SCL line</p> <p>Read 1 from SCL line</p> <p>Value after reset is low.</p>
7	SCL_O_FUNC	Read:0 Read:1	<p>SCL line output value (functional mode). This read-only bit returns the value driven by the module on the SCL line (either 1 or 0). It is active both in functional and test mode.</p> <p>Driven 0 on SCL line</p> <p>Driven 1 on SCL line</p> <p>Value after reset is low.</p>
6	SDA_I_FUNC	Read:0 Read:1	<p>SDA line input value (functional mode). This read-only bit returns the logical state taken by the SDA line (either 1 or 0). It is active both in functional and test mode.</p> <p>Read 0 from SDA line</p> <p>Read 1 from SDA line</p> <p>Value after reset is low.</p>
5	SDA_O_FUNC	Read:0 Read:1	<p>SDA line output value (functional mode). This read-only bit returns the value driven by the module on the SDA line (either 1 or 0). It is active both in functional and test mode.</p> <p>Driven 0 to SDA line</p> <p>Driven 1 to SDA line</p> <p>Value after reset is low.</p>
4	Reserved	0	Reserved
3	SCL_I	Read:0 Read:1	<p>SCL line sense input value. In normal functional mode (ST_EN = 0), this read-only bit always reads 0. In system test mode (ST_EN = 1 &amp; TMODE = 11), this read-only bit returns the logical state taken by the SCL line (either 1 or 0).</p> <p>Read 0 from SCL line</p> <p>Read 1 from SCL line</p> <p>Value after reset is low.</p>


**Table 15-29. I2C\_SYSTEST Register (System Test) Field Descriptions (continued)**

Bit	Field	Value	Description
2	SCL_O	Read:0 Read:1	SCL line drive output value. In normal functional mode (ST_EN = 0), this bit is don't care. It always reads 0 and a write is ignored. In system test mode (ST_EN = 1 & TMODE = 11), a 0 forces a low level on the SCL line and a 1 puts the I2C output driver to a high-impedance state. Forces 0 on the SCL data line SCL output driver in high-impedance state Value after reset is low.
1	SDA_I	Read:0 Read:1	SDA line sense input value. In normal functional mode (ST_EN = 0), this read-only bit always reads 0. In system test mode (ST_EN = 1 & TMODE = 11), this read-only bit returns the logical state taken by the SDA line (either 1 or 0). Read 0 from SDA line Read 1 from SDA line Value after reset is low.
0	SDA_O	0 1	SDA line drive output value. In normal functional mode (ST_EN = 0), this bit is don't care. It reads as 0 and a write is ignored. In system test mode (ST_EN = 1 & TMODE = 11), a 0 forces a low level on the SDA line and a 1 puts the I2C output driver to a high-impedance state. Write 0 to SDA line Write 1 to SDA line Value after reset is low.

### 15.3.27 I2C\_BUFSTAT Register (I2C Buffer Status)

This read-only register reflects the status of the internal buffers for the FIFO management (see the FIFO Management subsection).

**Figure 15-41. I2C\_BUFSTAT Register (I2C Buffer Status)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-30. I2C\_BUFSTAT Register (I2C Buffer Status) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-14	FIFODEPTH	0 1h 2h 3h	Internal FIFO buffers depth. This read-only bit indicates the internal FIFO buffer depth. 8-bytes FIFO 16-bytes FIFO 32-bytes FIFO 64-bytes FIFO Value after reset is given by the boundary module generic parameter.
13-8	RXSTAT	0-3Fh	RX buffer status. This read-only field indicates the number of bytes to be transferred from the FIFO at the end of the I2C transfer (when RDR is asserted). It corresponds to the level indication of the RX FIFO (number of written locations). Value after reset is 0.
7-6	Reserved	0	Reserved
5-0	TXSTAT	0-3Fh	TX buffer status. This read-only field indicates the number of data bytes still left to be written in the TX FIFO (it's equal with the initial value of I2C_CNT.DCOUNT minus the number of data bytes already written in the TX FIFO through the OCP Interface). Value after reset is equal with 0.



### 15.3.28 I2C\_OA1 Register (OA1) (Own Address 1)

#### CAUTION

During an active transfer phase (between STT has been set to 1 and receiving of ARDY), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to specify the first alternative I2C 7-bit or 10-bit address (own address 1 - OA1).

**Figure 15-42. I2C\_OA1 Register (OA1) (Own Address 1)**

31	Reserved	10 9	0
	R-0		OA1 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-31. I2C\_OA1 Register (OA1) (Own Address 1) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9-0	OA1	0-3FFh	Own address 1. This field specifies either: <ul style="list-style-type: none"> <li>A 10-bit address coded on OA1 [9:0] when XOA1 (Expand Own Address 1 - XOA1, I2C_CON[6]) is set to 1.</li> <li>A 7-bit address coded on OA1 [6:0] when XOA1 (Expand Own Address 1 - XOA1, I2C_CON[6]) is cleared to 0. In this case, OA1 [9:7] bits must be cleared to 000 by application software.</li> </ul> Value after reset is low (all 10 bits).

### 15.3.29 I2C\_OA2 Register (I2C Own Address 2)

**CAUTION**

During an active transfer phase (between STT has been set to 1 and receiving of ARDY), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to specify the first alternative I2C 7-bit or 10-bit address (own address 2 - OA2).

**Figure 15-43. I2C\_OA2 Register (I2C Own Address 2)**

31		10	9		0
Reserved			OA2		
R-0			R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-32. I2C\_OA2 Register (I2C Own Address 2) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9-0	OA2	0-3FFh	Own address 2. This field specifies either: <ul style="list-style-type: none"> <li>A 10-bit address coded on OA2 [9:0] when XOA1 (Expand Own Address 2 - XOA2, I2C_CON[5]) is set to 1.</li> <li>A 7-bit address coded on OA2 [6:0] when XOA2 (Expand Own Address 2 - XOA2, I2C_CON[5]) is cleared to 0. In this case, OA2 [9:7] bits must be cleared to 000 by application software.</li> </ul> Value after reset is low (all 10 bits).

### 15.3.30 I2C\_OA3 Register (I2C Own Address 3)

#### CAUTION

During an active transfer phase (between STT has been set to 1 and receiving of ARDY), no modification must be done in this register. Changing it may result in an unpredictable behavior.

This register is used to specify the first alternative I2C 7-bit or 10-bit address (own address 3 - OA3).

**Figure 15-44. I2C\_OA3 Register (I2C Own Address 3)**

31	Reserved	10 9	0
	R-0		OA3 R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-33. I2C\_OA3 Register (I2C Own Address 3) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved
9-0	OA3	0-3FFh	Own address 2. This field specifies either: <ul style="list-style-type: none"> <li>A 10-bit address coded on OA3 [9:0] when XOA3 (Expand Own Address 3 - XOA3, I2C_CON[4]) is set to 1.</li> <li>A 7-bit address coded on OA3 [6:0] when XOA1 (Expand Own Address 3 - XOA3, I2C_CON[4]) is cleared to 0. In this case, OA3 [9:7] bits must be cleared to 000 by application software.</li> </ul> Value after reset is low (all 10 bits).

### 15.3.31 I2C\_ACTOA Register (Active Own Address)

This read-only register is used to indicate which one of the module's four own addresses the external master used when addressing the module. The CPU can read this register when the AAS indication was activated. The indication is cleared at the end of the transfer.

**Figure 15-45. I2C\_ACTOA Register (Active Own Address)**

31	Reserved					16
R-0						
15	4	3	2	1	0	
Reserved		OA3_ACT	OA2_ACT	OA1_ACT	OA0_ACT	
R-0		R-0	R-0	R-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-34. I2C\_ACTOA Register (Active Own Address) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	OA3_ACT	0 1	Own address 3 active. When a bit location is set to 1 by the core, it signalizes to the Local Host that an external master using the corresponding own address addressed the module.  Own address inactive Own address active Value after reset is low.
2	OA2_ACT	0 1	Own address 2 active. When a bit location is set to 1 by the core, it signalizes to the Local Host that an external master using the corresponding own address addressed the module.  Own address inactive Own address active Value after reset is low.
1	OA1_ACT	0 1	Own address 1 active. When a bit location is set to 1 by the core, it signalizes to the Local Host that an external master using the corresponding own address addressed the module.  Own address inactive Own address active Value after reset is low.
0	OA0_ACT	0 1	Own address 0 active. When a bit location is set to 1 by the core, it signalizes to the Local Host that an external master using the corresponding own address addressed the module.  Own address inactive Own address active Value after reset is low.

### 15.3.32 I2C\_SBLOCK Register (I2C Clock Blocking Enable)

This read/write register controls the automatic blocking of I2C clock feature in slave mode. It is used for the Local Host to configure for which of the 4 own addresses, the core must block the I2C clock (keep SCL line low) right after the Address Phase, when it is addressed as a slave.

**Figure 15-46. I2C\_SBLOCK Register (I2C Clock Blocking Enable)**

31	Reserved				16
R-0					
15	4	3	2	1	0
Reserved		OA3_EN	OA2_EN	OA1_EN	OA0_EN
R-0		R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 15-35. I2C\_SBLOCK Register (I2C Clock Blocking Enable) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	OA3_EN	0 1	Enable I2C clock blocking for own address 3. When the CPU sets a bit location to 1, if an external master using the corresponding own address addresses the core, the core will block the I2C clock right after the address phase. For releasing the I2C clock the CPU must write '0' in the corresponding field.  I2C clock released I2C clock blocked Value after reset is low.
2	OA2_EN	0 1	Enable I2C clock blocking for own address 2. When the CPU sets a bit location to 1, if an external master using the corresponding own address addresses the core, the core will block the I2C clock right after the address phase. For releasing the I2C clock the CPU must write '0' in the corresponding field.  I2C clock released I2C clock blocked Value after reset is low.
1	OA1_EN	0 1	Enable I2C clock blocking for own address 1. When the CPU sets a bit location to 1, if an external master using the corresponding own address addresses the core, the core will block the I2C clock right after the address phase. For releasing the I2C clock the CPU must write '0' in the corresponding field.  I2C clock released I2C clock blocked Value after reset is low.
0	OA0_EN	0 1	Enable I2C clock blocking for own address 0. When the CPU sets a bit location to 1, if an external master using the corresponding own address addresses the core, the core will block the I2C clock right after the address phase. For releasing the I2C clock the CPU must write '0' in the corresponding field.  I2C clock released I2C clock blocked Value after reset is low.

---

---

## ***Multichannel Audio Serial Port (McASP)***

---

---

This chapter is a description of the IP of the multichannel audio serial port (McASP).

<b>Topic</b>	<b>Page</b>
<b>16.1 Introduction .....</b>	<b>1833</b>
<b>16.2 Architecture .....</b>	<b>1845</b>
<b>16.3 McASP Registers .....</b>	<b>1888</b>

## 16.1 Introduction

### 16.1.1 Purpose of the Peripheral

The multichannel audio serial port (McASP) functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and intercomponent digital audio interface transmission (DIT). The McASP has the flexibility to gluelessly connect to a Sony / Philips digital interface (S/PDIF) transmit physical layer component. The McASP consists of transmit and receive sections that may operate synchronized, or completely independently with separate master clocks, bit clocks, and frame syncs, and using different transmit modes with different bit-stream formats. The McASP module also includes serializers that can be individually enabled to either transmit or receive.

Although intercomponent digital audio interface reception (DIR) mode (that is, S/PDIF stream receiving) is NOT natively supported by the McASP module, a specific TDM mode implementation for the McASP receivers allows an easy connection to external DIR components (for example, S/PDIF to I2S format converters).

### 16.1.2 Features

Features of the McASP include:

- Two independent clock generator modules for transmit and receive.
  - Clocking flexibility allows the McASP to receive and transmit at different rates. For example, the McASP can receive data at 48 kHz but output up-sampled data at 96 kHz or 192 kHz.
- Independent transmit and receive modules, each includes:
  - Programmable clock and frame sync generator.
  - TDM streams from 2 to 32, and 384 time slots.
  - Support for time slot sizes of 8, 12, 16, 20, 24, 28, and 32 bits.
  - Data formatter for bit manipulation.
- Individually assignable serial data pins.
- Glueless connection to audio analog-to-digital converters (ADC), digital-to-analog converters (DAC), codec, digital audio interface receiver (DIR), and S/PDIF transmit physical layer components.
- Wide variety of I2S and similar bit-stream format.
- Integrated digital audio interface transmitter (DIT) supports (up to 10 transmit pins):
  - S/PDIF, IEC60958-1, AES-3 formats.
  - Enhanced channel status/user data RAM.
- 384-slot TDM with external digital audio interface receiver (DIR) device.
  - For DIR reception, an external DIR receiver integrated circuit should be used with I2S output format and connected to the McASP receive section.
- Extensive error checking and recovery.
  - Transmit underruns and receiver overruns due to the system not meeting real-time requirements.
  - Early or late frame sync in TDM mode.
  - Out-of-range high-frequency master clock for both transmit and receive.
  - External error signal coming into the AMUTEIN input.
  - DMA error due to incorrect programming.
- up to 16 serial data pins depending of the McASP instance in use (see your device-specific data manual) - each serializer having associated one transmit (Tx) and one receive (Rx) channel, which allows support of:
  - 16 data channels, each configurable to either transmit or receive at a time
  - A single 32-bit buffer per serializer for transmit and receive operations
  - One transmit interrupt request (AXINT) and one receive interrupt request (ARINT) linked with each of the 16 serializers

---

**NOTE:** Because a serializer receive and transmit channels data is shared on the same MCASP data pin, you can choose to have either Tx or Rx function from a serializer, NOT both at the same time.

---

### 16.1.3 Protocols Supported

The McASP supports a wide variety of protocols.

- Transmit section supports:
  - Wide variety of I2S and similar bit-stream formats.
  - TDM streams from 2 to 32 time slots.
  - S/PDIF, IEC60958-1, AES-3 formats.
- Receive section supports:
  - Wide variety of I2S and similar bit-stream formats.
  - TDM streams from 2 to 32 time slots.
  - TDM stream of 384 time slots specifically designed for easy interface to external digital interface receiver (DIR) device transmitting DIR frames to McASP using the I2S protocol (one time slot for each DIR subframe).

The transmit and receive sections may each be individually programmed to support the following options on the basic serial protocol:

- Programmable clock and frame sync polarity (rising or falling edge): ACLKR/X, AHCLKR/X, and AFSR/X.
- Slot length (number of bits per time slot): 8, 12, 16, 20, 24, 28, 32 bits supported.
- Word length (bits per word): 8, 12, 16, 20, 24, 28, 32 bits; always less than or equal to the time slot length.
- First-bit data delay: 0, 1, 2 bit clocks.
- Left/right alignment of word inside slot.
- Bit order: MSB first or LSB first.
- Bit mask/pad/rotate function.
  - Automatically aligns data internally in either Q31 or integer formats.
  - Automatically masks non-significant bits (sets to 0, 1, or extends value of another bit).

In DIT mode for McASP, additional features of the transmitter are:

- Transmit-only mode 384 time slots (subframe) per frame.
- Bi-phase encoded 3.3 V output.
- Support for consumer and professional applications.
- Channel status RAM (384 bits).
- User data RAM (384 bits).
- Separate valid bit (V) for subframe A, B.

In I2S mode, the transmit and receive sections can support simultaneous transfers on up to all serial data pins operating as 192 kHz stereo channels.

In DIT mode, the transmitter can support a 192 kHz frame rate (stereo) on up to all serial data pins simultaneously (note that the internal bit clock for DIT runs two times faster than the equivalent bit clock for I2S mode, due to the need to generate Biphasic Mark Encoded Data).


The MCASP does NOT natively support DIR-mode reception (that is, receiving in the S/PDIF format). To allow this, the MCASP can use a DIR-input to I2S-output converter implemented by an external device (that is, external DIR component). To facilitate reception in this case, the TDM mode of MCASP receivers logic is extended to support a non-standard 384-slot TDM stream.



### 16.1.4 Functional Block Diagram

Figure 16-1 shows the major blocks of the McASP. The McASP has independent receive/transmit clock generators and frame sync generators.

Figure 16-1. McASP Block Diagram



- A McASP has up to 16 serial data pins depending of the McASP instance in use (see your device-specific data manual). When referring to AXRn data pins in this document, n will be up to 15.
- B AMUTEIN is not a dedicated McASP pin, but typically comes from one of the external interrupt pins.

16.1.4.1 System Level Connections

Figure 16-2 through Figure 16-6 show examples of McASP usage in digital audio encoder/decoder systems.

Figure 16-2. McASP to Parallel 2-Channel DACs




Figure 16-3. McASP to 6-Channel DAC and 2-Channel DAC




Figure 16-4. McASP to Digital Amplifier




Figure 16-5. McASP as Digital Audio Encoder





Figure 16-6. McASP as 16 Channel Digital Processor



## 16.1.5 Supported Use Case Statement

### 16.1.6 Industry Standard Compliance Statement

The McASP supports the following industry standard interfaces.

#### 16.1.6.1 TDM Format

The McASP transmitter and receiver support the multichannel, synchronous time-division-multiplexed (TDM) format via the TDM transfer mode. Within this transfer mode, a wide variety of serial data formats are supported, including formats compatible with devices using the Inter-Integrated Sound (I2S) protocol. This section briefly discusses the TDM format and the I2S protocol.

##### 16.1.6.1.1 TDM Format

The TDM format is typically used when communicating between integrated circuit devices on the same printed circuit board or on another printed circuit board within the same piece of equipment. For example, the TDM format is used to transfer data between the processor and one or more analog-to-digital converter (ADC), digital-to-analog converter (DAC), or S/PDIF receiver (DIR) devices.


The TDM format consists of three components in a basic synchronous serial transfer: clock (CLK), data (AXRn), and the frame sync (FS). In a TDM transfer, all data bits (AXRn) are synchronous to the serial clock (ACLKX or ACLKR). The data bits are grouped into words and slots (as defined in [Section 16.1.7](#)). The "slots" are also commonly referred to as "time slots" or "channels" in TDM terminology. A frame consists of multiple slots (or channels). Each TDM frame is defined by the frame sync signal (AFSX or AFSR). Data transfer is continuous and periodic, since the TDM format is most commonly used to communicate with data converters that operate at a fixed sample rate.

There are no delays between slots. The last bit of slot N is followed immediately on the next serial clock cycle with the first bit of slot N + 1, and the last bit of the last slot is followed immediately on the next serial clock with the first bit of the first slot. However, the frame sync may be offset from the first bit of the first slot with a 0, 1, or 2-cycle delay.

It is required that the transmitter and receiver in the system agree on the number of bits per slot, since the determination of a slot boundary is not made by the frame sync signal (although the frame sync marks the beginning of slot 0 and the beginning of a new frame).


[Figure 16-7](#) shows the TDM format. [Figure 16-8](#) shows the different bit delays from the frame sync.

**Figure 16-7. TDM Format—6 Channel TDM Example**



A FS duration of slot is shown. FS duration of single bit is also supported.

**Figure 16-8. TDM Format Bit Delays from Frame Sync**



- A FS duration of slot is shown. FS duration of single bit is also supported.
- B Last bit of last slot of previous frame. No gap between this bit and the first bit of slot 0 is allowed.

In a typical audio system, one frame of data is transferred during each data converter sample period  $f_s$ . To support multiple channels, the choices are to either include more time slots per frame (thus operating with a higher bit clock rate), or to use additional data pins to transfer the same number of channels (thus operating with a slower bit clock rate).

For example, a particular six channel DAC may be designed to transfer over a single serial data pin AXRn as shown in Figure 16-7. In this case the serial clock must run fast enough to transfer a total of 6 channels within each frame period. Alternatively, a similar six channel DAC may be designed to use three serial data pins AXR[0,1,2], transferring two channels of data on each pin during each sample period. In the latter case, if the sample period remains the same, the serial clock can run three times slower than the former case. The McASP is flexible enough to support either type of DAC.


### 16.1.6.1.2 Inter-Integrated Sound (I2S) Format

The inter-integrated sound (I2S) format is used extensively in audio interfaces. The TDM transfer mode of the McASP supports the I2S format when configured to 2 slots per frame.

I2S format is specifically designed to transfer a stereo channel (left and right) over a single data pin AXRn. "Slots" are also commonly referred to as "channels". The frame width duration in the I2S format is the same as the slot size. The frame signal is also referred to as "word select" in the I2S format. Figure 16-9 shows the I2S protocol.

The McASP supports transfer of multiple stereo channels over multiple AXRn pins.

**Figure 16-9. Inter-Integrated Sound (I2S) Format**



- A 1 to 16 data pins may be supported.


### 16.1.6.2 S/PDIF Coding Format

The McASP transmitter supports the S/PDIF format with 3.3V biphasemark encoded output. The S/PDIF format is supported by the digital audio interface transmit (DIT) transfer mode of the McASP. This section briefly discusses the S/PDIF coding format.

#### 16.1.6.2.1 Biphasemark Code (BMC)

In S/PDIF format, the digital signal is coded using the biphasemark code (BMC). The clock, frame, and data are embedded in only one signal—the data pin AXRn. In the BMC system, each data bit is encoded into two logical states (00, 01, 10, or 11) at the pin. These two logical states form a cell. The duration of the cell, which equals to the duration of the data bit, is called a time interval. A logical 1 is represented by two transitions of the signal within a time interval, which corresponds to a cell with logical states 01 or 10. A logical 0 is represented by one transition within a time interval, which corresponds to a cell with logical states 00 or 11. In addition, the logical level at the start of a cell is inverted from the level at the end of the previous cell. Figure 16-10 and Table 16-1 show how data is encoded to the BMC format.

As shown in Figure 16-10, the frequency of the clock is twice the unencoded data bit rate. In addition, the clock is always programmed to  $128 \times f_s$ , where  $f_s$  is the sample rate (see Section 16.1.6.2.3 for details on how this clock rate is derived based on the S/PDIF format). The device receiving in S/PDIF format can recover the clock and frame information from the BMC signal.



**Table 16-1. Biphasemark Encoder**

Data (Unencoded)	Previous State at Pin	
	AXRn	BMC-Encoded Cell Output at AXRn
0	0	11
0	1	00
1	0	10
1	1	01

### 16.1.6.2.2 Subframe Format

Every audio sample transmitted in a subframe consists of 32 S/PDIF time intervals (or cells), numbered from 0 to 31. Figure 16-11 shows a subframe.

- **Time intervals 0-3** carry one of the three permitted preambles to signify the type of audio sample in the current subframe. The preamble is *not* encoded in BMC format, and therefore the preamble code can contain more than two consecutive 0 or 1 logical states in a row. See Table 16-2.
- **Time intervals 4-27** carry the audio sample word in linear 2s-complement representation. The most-significant bit (MSB) is carried by time interval 27. When a 24-bit coding range is used, the least-significant bit (LSB) is in time interval 4. When a 20-bit coding range is used, time intervals 8-27 carry the audio sample word with the LSB in time interval 8. Time intervals 4-7 may be used for other applications and are designated auxiliary sample bits.
- If the source provides fewer bits than the interface allows (either 20 or 24), the unused LSBs are set to logical 0. For a nonlinear PCM audio application or a data application, the main data field may carry any other information.
- **Time interval 28** carries the validity bit (V) associated with the main data field in the subframe.
- **Time interval 29** carries the user data channel (U) associated with the main data field in the subframe.
- **Time interval 30** carries the channel status information (C) associated with the main data field in the subframe. The channel status indicates if the data in the subframe is digital audio or some other type of data.
- **Time interval 31** carries a parity bit (P) such that time intervals 4-31 carry an even number of 1s and an even number of 0s (even parity). As shown in Table 16-2, the preambles (time intervals 0-3) are also defined with even parity.

Figure 16-11. S/PDIF Subframe Format




Table 16-2. Preamble Codes

Preamble Code <sup>(1)</sup>	Previous Logical State	Logical States on pin AXRn <sup>(2)</sup>	Description
B (or Z)	0	1110 1000	Start of a block and subframe 1
M (or X)	0	1110 0010	Subframe 1
W (or Y)	0	1110 0100	Subframe 2

<sup>(1)</sup> Historically, preamble codes are referred to as B, M, W. For use in professional applications, preambles are referred to as Z, X, Y, respectively.

<sup>(2)</sup> The preamble is not BMC encoded. Each logical state is synchronized to the serial clock. These 8 logical states make up time slots (cells) 0 to 3 in the S/PDIF stream.

As shown in Table 16-2, the McASP DIT only generates one polarity of preambles and it assumes the previous logical state to be 0. This is because the McASP assures an even-polarity encoding scheme when transmitting in DIT mode. If an underrun condition occurs, the DIT resynchronizes to the correct logic level on the AXRn pin before continuing with the next transmission.


### 16.1.6.2.3 Frame Format

An S/PDIF frame is composed of two subframes (Figure 16-12). For linear coded audio applications, the rate of frame transmission normally corresponds exactly to the source sampling frequency  $f_s$ . The S/PDIF format clock rate is therefore  $128 \times f_s$  ( $128 = 32 \text{ cells/subframe} \times 2 \text{ clocks/cell} \times 2 \text{ subframes/sample}$ ). For example, for an S/PDIF stream at a 192 kHz sampling frequency, the serial clock is  $128 \times 192 \text{ kHz} = 24.58 \text{ MHz}$ .

In 2-channel operation mode, the samples taken from both channels are transmitted by time multiplexing in consecutive subframes. Both subframes contain valid data. The first subframe (**left** or **A** channel in stereophonic operation and **primary** channel in monophonic operation) normally starts with preamble M. However, the preamble of the first subframe changes to preamble B once every 192 frames to identify the start of the block structure used to organize the channel status information. The second subframe (**right** or **B** channel in stereophonic operation and **secondary** channel in monophonic operation) always starts with preamble W.

In single-channel operation mode in a professional application, the frame format is the same as in the 2-channel mode. Data is carried in the first subframe and may be duplicated in the second subframe. If the second subframe is not carrying duplicate data, cell 28 (validity bit) is set to logical 1.

**Figure 16-12. S/PDIF Frame Format**



### 16.1.7 Definition of Terms


The serial bit stream transmitted or received by the McASP is a long sequence of 1s and 0s, either output or input on one of the audio transmit/receive pins (AXRn). However, the sequence has a hierarchical organization that can be described in terms of frames of data, slots, words, and bits.

A basic synchronous serial interface consists of three important components: clock, frame sync, and data. Figure 16-13 shows two of the three basic components—the clock (ACLK) and the data (AXRn). Figure 16-13 does not specify whether the clock is for transmit (ACLKX) or receive (ACLKR) because the definitions of terms apply to both receive and transmit interfaces. In operation, the transmitter uses ACLKX as the serial clock, and the receiver uses ACLKR as the serial clock. Optionally, the receiver can use ACLKX as the serial clock when the transmitter and receiver of the McASP are configured to operate synchronously.

<b>Bit</b>	A bit is the smallest entity in the serial data stream. The beginning and end of each bit is marked by an edge of the serial clock. The duration of a bit is a serial clock period. A "1" is represented by a logic high on the AXRn pin for the entire duration of the bit. A "0" is represented by a logic low on the AXRn pin for the entire duration of the bit.
<b>Word</b>	A word is a group of bits that make up the data being transferred between the processor and the external device. Figure 16-13 shows an 8-bit word.
<b>Slot</b>	A slot consists of the bits that make up the word, and may consist of additional bits used to pad the word to a convenient number of bits for the interface between the processor and the external device. In Figure 16-13, the audio data consists of only 8 bits of useful data (8-bit word), but it is padded with 4 zeros (12-bit slot) to satisfy the desired protocol in interfacing to an external device. Within a slot, the bits may be shifted in/out of the McASP on the AXRn pin either MSB or LSB first. When the word size is smaller than the slot size, the word may be aligned to the left (beginning) of the slot or to the right (end) of the slot. The additional bits in the slot not belonging to the word may be padded with 0, 1, or with one of the bits (the MSB or the LSB typically) from the data word. These options are shown in Figure 16-14.




**Figure 16-13. Definition of Bit, Word, and Slot**



- (1) b7:b0 - bits. Bits b7 to b0 form a word.
- (2) P - pad bits. Bits b7 to b0, together with the four pad bits, form a slot.
- (3) In this example, the data is transmitted MSB first, left aligned.

**Figure 16-14. Bit Order and Word Alignment Within a Slot Examples**




- |   |                               |   |                          |
|---|-------------------------------|---|--------------------------|
| 1 | Unshaded: bit belongs to word | 1 | Shaded: bit is a pad bit |
|---|-------------------------------|---|--------------------------|

The third basic element of a synchronous serial interface is the frame synchronization signal, also referred to as frame sync (FS) in this document.

<b>Frame</b>	A frame contains one or multiple slots, as determined by the desired protocol. <a href="#">Figure 16-15</a> shows an example frame of data and the frame definitions. <a href="#">Figure 16-15</a> does not specify whether the frame sync (FS) is for transmit (AFSX) or receive (AFSR) because the definitions of terms apply to both receive and transmit interfaces. In operation, the transmitter uses AFSX and the receiver uses AFSR. Optionally, the receiver can use AFSX as the frame sync when the transmitter and receiver of the McASP are configured to operate synchronously.
--------------	--

This section only shows the generic definition of the frame sync. See [Section 16.1.6](#) and [Section 16.2.6.1](#) for details on the frame sync formats required for the different transfer modes and protocols (burst mode, TDM mode and I2S format, DIT mode and S/PDIF format).

**Figure 16-15. Definition of Frame and Frame Sync Width**



(1) In this example, there are two slots in a frame, and FS duration of slot length is shown.

Other terms used throughout the document:

<b>TDM</b>	Time-division multiplexed. See <a href="#">Section 16.1.6.1</a> for details on the TDM protocol.
<b>DIR</b>	Digital audio interface receive. The McASP does not natively support receiving in the S/PDIF format. The McASP supports I2S format output by an external DIR device.
<b>DIT</b>	Digital audio interface transmit. The McASP supports transmitting in S/PDIF format on up to all data pins configured as outputs.
<b>I2S</b>	Inter-Integrated Sound protocol, commonly used on audio interfaces. The McASP supports the I2S protocol as part of the TDM mode (when configured as a 2-slot frame).
<b>Slot or Time Slot</b>	For TDM format, the term time slot is interchangeable with the term slot defined in this section. For DIT format, a McASP time slot corresponds to a DIT subframe.

## 16.2 Architecture

### 16.2.1 Overview

Figure 16-1 shows the major blocks of the McASP. The McASP has independent receive/transmit clock generators and frame sync generators, error-checking logic, and up to 16 serial data pins. Refer to the device-specific data manual for the features available on your device.

All the McASP pins on the device may be individually programmed as general-purpose I/O (GPIO) if they are not used for serial port functions.

The McASP includes the following pins:

- Serializers;
  - Data pins AXRn: Up to 16 pins per McASP.
- Transmit clock generator:
  - AHCLKX: McASP transmit high-frequency master clock.
  - ACLKX: McASP transmit bit clock.
- Transmit Frame Sync Generator;
  - AFSX: McASP transmit frame sync or left/right clock (LRCLK).
- Receive clock generator;
  - AHCLKR: McASP receive high-frequency master clock.
  - ACLKR: McASP receive bit clock.
- Receive Frame Sync Generator;
  - AFSR: McASP receive frame sync or left/right clock (LRCLK).
- Mute in/out;
  - AMUTEIN: McASP mute input (from external device).
  - AMUTE: McASP mute output.

### 16.2.2 Clock and Frame Sync Generators

The McASP clock generators are able to produce two independent clock zones: transmit and receive clock zones. The serial clock generators may be programmed independently for the transmit section and the receive section, and may be completely asynchronous to each other. The serial clock (clock at the bit rate) may be sourced:

- Internally - by passing through two clock dividers off the internal clock source (AUXCLK).
- Externally - directly from ACLKR/X pin, which are configured as inputs. In this case, the Rx/Tx high-speed clock logic is bypassed for the XCLK/RCLK generation.
- Mixed - an external high-frequency clock is input to the McASP on either the AHCLKX or AHCLKR pins, and divided down to produce the bit rate clock.

In the internal/mixed cases, the bit rate clock is generated internally and should be driven out on the ACLKX (for transmit) or ACLKR (for receive) pins. In the internal case, an internally-generated high-frequency clock may be driven out onto the AHCLKX or AHCLKR pins to serve as a reference clock for other components in the system.

The McASP requires a minimum of a bit clock and a frame sync to operate, and provides the capability to reference these clocks from an external high-frequency master clock. In DIT mode, it is possible to use only internally-generated clocks and frame syncs.

A typical role of the McASP frame sync signal is to carry the left/right clock (LRCLK) signal when transmitting and receiving stereo data.

### 16.2.2.1 Transmit Clock

The transmit bit clock, ACLKX, (Figure 16-16) may be either externally sourced from the ACLKX pin or internally generated, as selected by the CLKXM bit. If internally generated (CLKXM = 1), the clock is divided down by a programmable bit clock divider (CLKXDIV) from the transmit high-frequency master clock (AHCLKX).


Internally, the McASP always shifts transmit data at the rising edge of the internal transmit clock, XCLK, (Figure 16-16). The CLKXP mux determines if ACLKX needs to be inverted to become XCLK. If CLKXP = 0, the CLKXP mux directly passes ACLKX to XCLK. As a result, the McASP shifts transmit data at the rising edge of ACLKX. If CLKXP = 1, the CLKXP mux passes the inverted version of ACLKX to XCLK. As a result, the McASP shifts transmit data at the falling edge of ACLKX.

The transmit high-frequency master clock, AHCLKX, may be either externally sourced from the AHCLKX pin or internally generated, as selected by the HCLKXM bit. If internally generated (HCLKXM = 1), the clock is divided down by a programmable high clock divider (HCLKXDIV) from McASP internal clock source AUXCLK. The transmit high-frequency master clock may be (but is not required to be) output on the AHCLKX pin where it is available to other devices in the system.

The transmit clock configuration is controlled by the following registers:

- ACLKXCTL
- AHCLKXCTL

**Figure 16-16. Transmit Clock Generator Block Diagram**



(1) Refer to the device-specific data manual for multiplexing options.

### 16.2.2.2 Receive Clock

The MCASP receive clock generator is built on a very similar circuit to the transmit clock generator (but independent) circuit. The receiver also has the option to operate synchronously from the ACLKX and AFSX signals. This is achieved when the ASYNC bit in the transmit clock control register (ACLKXCTL) is cleared to 0 (see Figure 16-17). The receiver may be configured with different polarity (CLKRP) and frame sync data delay options from those options of the transmitter.


The receive clock configuration is controlled by the following registers:

- ACLKRCTL
- AHCLKRCTL

In case the receive bit clock, ACLKR, is generated internally (but asynchronously to XCLK), the CLKRM bit (from ACLKRCTL register) must be set to 1. Thus, the clock is divided down by a programmable bit clock divider (CLKRDIV bit field in ACLKRCTL register) from the source signal. If the receive high-frequency master clock, AHCLKR, is also sourced internally, the HCLKRM bit (AHCLKRCTL register) must be set to 1. Thus, the clock is divided down by a programmable high-clock divider (HCLKRDIV bit field in AHCLKRCTL register) from the MCASP internal clock source AUXCLK.

The receive high-frequency master clock, AHCLKR, may be (but is not required to be) output on the AHCLKR pin where it is available to other devices in the system. Regardless if AHCLKR is either internally generated or externally sourced, polarity of the high-frequency clock may be programmed via bit HCLKRP to be either rising or falling edge.

Figure 16-17. Receive Clock Generator Block Diagram



(1) Refer to the device-specific date manual for multiplexing options.

### 16.2.2.3 Frame Sync Generator


There are two different modes for frame sync: burst and TDM. A block diagram of the frame sync generator is shown in Figure 16-18. The frame sync options are programmed by the receive and transmit frame sync control registers (AFSRCTL and AFSXCTL). The options are:

- Internally-generated or externally-generated via configuring bit AFSXCTL[1] FSXM for transmit or AFSRCTL[1] FSRM for receive logic
- Frame sync polarity: rising edge or falling edge via configuring bit AFSXCTL[0] FSXP for transmit or AFSRCTL[0] FSRP for receive logic
- Frame sync width: single bit or single word via configuring bit AFSXCTL[4] FXWID for transmit or AFSRCTL[4] FRWID for receive logic
- Bit delay: 0, 1, or 2 cycles before the first data bit
- Selecting the source (AFSX or AFSR) of receiver internal frame synchronization. This is done in the same bit, ACLKXCTL[6] ASYNC, used to define the receiver internal clock source.

The transmit frame sync pin is AFSX and the receive frame sync pin is AFSR. A typical usage for these pins is to carry the left/right clock (LRCLK) signal when transmitting and receiving stereo data.

Regardless if the AFSX/AFSR is internally generated or externally sourced, the polarity of AFSX/AFSR is determined by FSXP/FSRP, respectively, to be either rising or falling edge. If FSXP/FSRP = 0, the frame sync polarity is rising edge. If FSRP/FSRP = 1, the frame sync polarity is falling edge.

**Figure 16-18. Frame Sync Generator Block Diagram**



### 16.2.2.4 Clocking Examples

Some examples of processes using the McASP clocking and frame flexibility are:

- Receive data from a DVD at 48 kHz, but output up-sampled or decoded audio at 96 kHz or 192 kHz. This could be accomplished by inputting a high-frequency master clock (for example, 512 x receive FS), receiving with an internally-generated bit clock ratio of divide-by-8, and transmitting with an internally-generated bit clock ratio of divide-by-4 or divide-by-2.
- Transmit/receive data based on one sample rate (for example, 44.1 kHz), and transmit/receive data at a different sample rate (for example, 48 kHz).

### 16.2.3 Memory Map

See the device-specific data manual for information describing the device memory-map.

### 16.2.4 Signal Descriptions

The signals used on the McASP audio interface are listed in [Table 16-3](#).

**Table 16-3. McASP Interface Signals**

Pin <sup>(1)</sup>	I/O/Z	Device Reset (RESET = 0)	Description
<b>Transmitter Control</b>			
AHCLKX	I/O/Z	Input	Transmit high-frequency master clock
AFSX	I/O/Z	Input	Transmit frame sync or left/right clock (LRCLK)
ACLKX	I/O/Z	Input	Transmit bit clock
<b>Receiver Control</b>			
AHCLKR	I/O/Z	Input	Receive high-frequency master clock
AFSR	I/O/Z	Input	Receive frame sync or left/right clock (LRCLK)
ACLKR	I/O/Z	Input	Receive bit clock
<b>Mute</b>			
AMUTE	I/O/Z	Input	Mute output
AMUTEIN	I/O/Z	Input	Mute input
<b>Data</b>			
AXRn	I/O/Z	Input	TX/RX data pins. Up to 16 data pins are supported (n = 0 to 15).

<sup>(1)</sup> Due to pinout restrictions, not all interface signals are supported on all devices or all McASP instances. Refer to your device-specific data manual for details.

### 16.2.5 Pin Multiplexing

The McASP signals share pins with other processor functions. For detailed information on the McASP pin multiplexing and configuration, see the pin multiplexing information in the device-specific data manual.

## 16.2.6 Transfer Modes

### 16.2.6.1 Burst Transfer Mode

The McASP supports a burst transfer mode, which is useful for nonaudio data such as passing control information between two processors. Burst transfer mode uses a synchronous serial format similar to the TDM mode. The frame sync generation is not periodic or time-driven as in TDM mode, but data driven, and the frame sync is generated for each data word transferred.


When operating in burst frame sync mode (Figure 16-19), as specified for transmit (XMOD = 0 in AFSXCTL) and receive (RMOD = 0 in AFSRCTL), one slot is shifted for each active edge of the frame sync signal that is recognized. Additional clocks after the slot and before the next frame sync edge are ignored.

In burst frame sync mode, the frame sync delay may be specified as 0, 1, or 2 serial clock cycles. This is the delay between the frame sync active edge and the start of the slot. The frame sync signal lasts for a single bit clock duration (FRWID = 0 in AFSRCTL, FXWID = 0 in AFSXCTL).

For transmit, when generating the transmit frame sync internally, the frame sync begins when the previous transmission has completed and when all the XBUF[n] (for every serializer set to operate as a transmitter) has been updated with new data.

For receive, when generating the receive frame sync internally, frame sync begins when the previous transmission has completed and when all the RBUF[n] (for every serializer set to operate as a receiver) has been read.

**Figure 16-19. Burst Frame Sync Mode**



The control registers must be configured as follows for the burst transfer mode. The burst mode specific bit fields are in bold face:

- PFUNC: The clock, frame, data pins must be configured for McASP function.
- PDIR: The clock, frame, data pins must be configured to the direction desired.
- PDOUT, PDIN, PDSET, PDCLR: Not applicable. Leave at default.
- GBLCTL: Follow the initialization sequence in Section 16.2.10.2 to configure this register.
- AMUTE: Not applicable. Leave at default.
- DLBCTL: If loopback mode is desired, configure this register according to Section 16.2.8.5, otherwise leave this register at default.
- DITCTL: DITEN must be left at default 0 to select non-DIT mode. Leave the register at default.
- RMASK/XMASK: Mask desired bits according to Section 16.2.7.2 and Section 16.2.8.3.
- RFMT/XFMT: Program all fields according to data format desired. See Section 16.2.8.3.
- AFSRCTL/AFSXCTL: Clear **RMOD/XMOD** bits to 0 to indicate burst mode. Clear **FRWID/FXWID** bits to 0 for single bit frame sync duration. Configure other fields as desired.
- ACLKRCTL/ACLKXCTL: Program all fields according to bit clock desired. See Section 16.2.2.
- AHCLKRCTL/AHCLKXCTL: Program all fields according to high-frequency clock desired. See Section 16.2.2.



- RTDM/XTDM: Program RTDMS0/XTDMS0 to 1 to indicate one active slot only. Leave other fields at default.
- RINTCTL/XINTCTL: Program all fields according to interrupts desired.
- RCLKCHK/XCLKCHK: Not applicable. Leave at default.
- SRCTLn: Program SRMOD to inactive/transmitter/receiver as desired. DISMOD is not applicable and should be left at default.
- DITCSRA[n], DITCSRB[n], DITUDRA[n], DITUDRB[n]: Not applicable. Leave at default.

### 16.2.6.2 Time-Division Multiplexed (TDM) Transfer Mode

The McASP time-division multiplexed (TDM) transfer mode supports the TDM format discussed in [Section 16.1.6.1](#).

Transmitting data in the TDM transfer mode requires a minimum set of pins:

- ACLKX - transmit bit clock.
- AFSX - transmit frame sync (or commonly called left/right clock).
- One or more serial data pins, AXRn, whose serializers have been configured to transmit.

The transmitter has the option to receive the ACLKX bit clock as an input, or to generate the ACLKX bit clock by dividing down the AHCLKX high-frequency master clock. The transmitter can either generate AHCLKX internally or receive AHCLKX as an input. See [Section 16.2.2.1](#).

Similarly, to receive data in the TDM transfer mode requires a minimum set of pins:

- ACLKR - receive bit clock.
- AFSR - receive frame sync (or commonly called left/right clock).
- One or more serial data pins, AXRn, whose serializers have been configured to receive.

The receiver has the option to receive the ACLKR bit clock as an input or to generate the ACLKR bit clock by dividing down the AHCLKR high-frequency master clock. The receiver can either generate AHCLKR internally or receive AHCLKR as an input. See [Section 16.2.2.2](#) and [Section 16.2.2.3](#).

The control registers must be configured as follows for the TDM mode. The TDM mode specific bit fields are in bold face:

- PFUNC: The clock, frame, data pins must be configured for McASP function.
- PDIR: The clock, frame, data pins must be configured to the direction desired.
- PDOUT, PDIN, PDSET, PDCLR: Not applicable. Leave at default.
- GBLCTL: Follow the initialization sequence in [Section 16.2.10.2](#) to configure this register.
- AMUTE: Program all fields according to mute control desired.
- DLBCTL: If loopback mode is desired, configure this register according to [Section 16.2.8.5](#), otherwise leave this register at default.
- DITCTL: DITEN must be left at default 0 to select TDM mode. Leave the register at default.
- RMASK/XMASK: Mask desired bits according to [Section 16.2.7.2](#) and [Section 16.2.8.3](#).
- RFMT/XFMT: Program all fields according to data format desired. See [Section 16.2.8.3](#).
- AFSRCTL/AFSXCTL: Set **RMOD/XMOD** bits to 2-32 for TDM mode. Configure other fields as desired.
- ACLKRCTL/ACLKXCTL: Program all fields according to bit clock desired. See [Section 16.2.2](#).
- AHCLKRCTL/AHCLKXCTL: Program all fields according to high-frequency clock desired. See [Section 16.2.2](#).
- RTDM/XTDM: Program all fields according to the time slot characteristics desired.
- RINTCTL/XINTCTL: Program all fields according to interrupts desired.
- RCLKCHK/XCLKCHK: Program all fields according to clock checking desired.
- SRCTLn: Program all fields according to serializer operation desired.
- DITCSRA[n], DITCSRB[n], DITUDRA[n], DITUDRB[n]: Not applicable. Leave at default.

### 16.2.6.2.1 TDM Time Slots

TDM mode on the McASP can extend to support multiprocessor applications, with up to 32 time slots per frame. For each of the time slots, the McASP may be configured to participate or to be inactive by configuring XTDM and/or RTDM (this allows multiple processors to communicate on the same TDM serial bus).

The TDM sequencer (separate ones for transmit and receive) functions in this mode. The TDM sequencer counts the slots beginning with the frame sync. For each slot, the TDM sequencer checks the respective bit in either XTDM or RTDM to determine if the McASP should transmit/receive in that time slot.


If the transmit/receive bit is active, the McASP functions normally during that time slot; otherwise, the McASP is inactive during that time slot; no update to the buffer occurs, and no event is generated. Transmit pins are automatically set to a high-impedance state, 0, or 1 during that slot, as determined by bit DISMOD in SRCTL[n].

Figure 16-20 shows when the transmit DMA event AXEVT is generated. See Section 16.2.8.1.1 for details on data ready and the initialization period indication. The transmit DMA event for an active time slot (slot N) is generated during the previous time slot (slot N - 1), regardless if the previous time slot (slot N - 1) is active or inactive.

During an active transmit time slot (slot N), if the next time slot (slot N + 1) is configured to be active, the copy from XRBUF[n] to XRSR[n] generates the DMA event for time slot N + 1. If the next time slot (slot N + 1) is configured to be inactive, then the DMA event will be delayed to time slot M - 1. In this case, slot M is the next active time slot. The DMA event for time slot M is generated during the first bit time of slot M - 1.

The receive DMA request generation does not need this capability, since the receive DMA event is generated after data is received in the buffer (looks back in time). If a time slot is disabled, then no data is copied to the buffer for that time slot and no DMA event is generated.

**Figure 16-20. Transmit DMA Event (AXEVT) Generation in TDM Time Slots**



A See Section 16.2.10.2, step 7a.

### 16.2.6.2.2 Special 384 Slot TDM Mode for Connection to External DIR

The McASP receiver also supports a 384 time slot TDM mode (DIR mode), to support S/PDIF, AES-3, IEC-60958 receiver ICs whose natural block (block corresponds to McASP frame) size is 384 samples. The advantage to using the 384 time slot TDM mode is that interrupts may be generated synchronous to the S/PDIF, AES-3, IEC-60958, such as the last slot interrupt.

The receive TDM time slot register (RTDM) should be programmed to all 1s during reception of a DIR block. Other TDM functionalities (for example, inactive slots) are not supported (only the slot counter counts the 384 subframes in a block).

To receive data in the DIR mode, the following pins are typically needed:

- ACLKR - receive bit clock.
- AFSR - receive frame sync (or commonly called left/right clock). In this mode, AFSR should be connected to a DIR which outputs a start of block signal, instead of LRCLK.
- One or more serial data pins, AXRn, whose serializers have been configured to receive.

For this special DIR mode, the control registers can be configured just as for TDM mode, except set RMOD in AFSRCTL to 384 to receive 384 time slots.

### 16.2.6.3 Digital Audio Interface Transmit (DIT) Transfer Mode

In addition to the TDM and burst transfer modes, which are suitable for transmitting audio data between ICs inside the same system, the digital audio interface transmit (DIT) transfer mode of the McASP also supports transmission of audio data in the S/PDIF, AES-3, or IEC-60958 format. These formats are designed to carry audio data between different systems through an optical or coaxial cable. The DIT mode only applies to serializers configured as transmitters, not receivers. Refer to [Section 16.1.6.2](#) for a description of the S/PDIF format.

#### 16.2.6.3.1 Transmit DIT Encoding

The McASP operation in DIT mode is basically identical to the 2 time slot TDM mode, but the data transmitted is output as a biphase mark encoded bit stream, with preamble, channel status, user data, validity, and parity automatically stuffed into the bit stream by the McASP. The McASP includes separate validity bits for even/odd subframes and two 384-bit RAM modules to hold channel status and user data bits.

The transmit TDM time slot register (XTDM) should be programmed to all 1s during DIT mode. TDM functionality is not supported in DIT mode, except that the TDM slot counter counts the DIT subframes.

To transmit data in the DIT mode, the following pins are typically needed:

- AHCLKX - transmit high-frequency master clock.
- One or more serial data pins, AXRn, whose serializers have been configured to transmit.

AHCLKX is optional (the internal clock source may be used instead), but if used as a reference, the processor provides a clock check circuit that continually monitors the AHCLKX input for stability.

If the McASP is configured to transmit in the DIT mode on more than one serial data pin, the bit streams on all pins will be synchronized. In addition, although they will carry unique audio data, they will carry the same channel status, user data, and validity information.

The actual 24-bit audio data must always be in bit positions 23-0 after passing through the first three stages of the transmit format unit.

For left-aligned Q31 data, the following transmit format unit settings process the data into right aligned 24-bit audio data ready for transmission:

- XROT = 010 (rotate right by 8 bits).
- XRVRS = 0 (no bit reversal, LSB first).
- XMASK = FFFF FF00h-FFFF 0000h (depending upon whether 24, 23, 22, 21, 20, 19, 18, 17, or 16 valid audio data bits are present).
- XPAD = 00 (pad extra bits with 0).

For right-aligned data, the following transmit format unit settings process the data into right aligned 24-bit audio data ready for transmission:

- XROT = 000 (rotate right by 0 bits).
- XRVRS = 0 (no bit reversal, LSB first).
- XMASK = 00FF FFFFh to 0000 FFFFh (depending upon whether 24, 23, 22, 21, 20, 19, 18, 17, or 16 valid audio data bits are present).
- XPAD = 00 (pad extra bits with 0).

### 16.2.6.3.2 Transmit DIT Clock and Frame Sync Generation

The DIT transmitter only works in the following configuration:

- In transmit frame control register (AFSXCTL):
  - Internally-generated transmit frame sync, FSXM = 1.
  - Rising-edge frame sync, FSXP = 0.
  - Bit-width frame sync, FXWID = 0.
  - 384-slot TDM, XMOD = 1 1000 0000b.
- In transmit clock control register (ACLKXCTL), ASYNC = 1.
- In transmit bitstream format register (XFMT), XSSZ = 1111 (32-bit slot size).

All combinations of AHCLKX and ACLKX are supported.

This is a summary of the register configurations required for DIT mode. The DIT mode specific bit fields are in bold face:

- PFUNC: The data pins (AXRn) must be configured for McASP function. If AHCLKX is used, it must also be configured for McASP function.
- PDIR: The data pins (AXRn) must be configured as outputs. If AHCLKX is used as an input reference, it should be configured as input. If internal clock source AUXCLK is used as the reference clock, it may be output on the AHCLKX pin by configuring AHCLKX as an output.
- PDOUT, PDIN, PDSET, PDCLR: Not applicable for DIT operation. Leave at default.
- GBLCTL: Follow the initialization sequence in [Section 16.2.10.2](#) to configure this register.
- AMUTE: Program all fields according to mute control desired.
- DLBCTL: Not applicable. Loopback is not supported for DIT mode. Leave at default.
- DITCTL: **DITEN** bit must be set to 1 to enable DIT mode. Configure other bits as desired.
- RMASK: Not applicable. Leave at default.
- RFMT: Not applicable. Leave at default.
- AFSRCTL: Not applicable. Leave at default.
- ACLKRCTL: Not applicable. Leave at default.
- AHCLKRCTL: Not applicable. Leave at default.
- RTDM: Not applicable. Leave at default.
- RINTCTL: Not applicable. Leave at default.
- RCLKCHK: Not applicable. Leave at default.
- **XMASK**: Mask desired bits according to the discussion in this section, depending upon left-aligned or right-aligned internal data.

- **XFMT: XDADLY = 0. XRVRS = 0. XPAD = 0. XPBIT = default (not applicable). XSSZ = Fh (32-bit slot). XBUSEL = configured as desired. XROT bit is configured according to the discussion in this section, either 0 or 8-bit rotate.**
- **AFSXCTL:** Configure the bits according to the discussion in this section.
- **ACLKXCTL: ASYNC = 1.** Program CLKXDIV bits to obtain the bit clock rate desired. Configure CLKXP and CLKXM bits as desired, because CLKX is not actually used in the DIT protocol.
- **AHCLKXCTL:** Program all fields according to high-frequency clock desired.
- **XTDM:** Set to FFFF FFFFh for all active slots for DIT transfers.
- **XINTCTL:** Program all fields according to interrupts desired.
- **XCLKCHK:** Program all fields according to clock checking desired.
- **SRCTLn:** Set **SRMOD = 1** (transmitter) for the DIT pins. DISMOD field is don't care for DIT mode.
- **DITCSRA[n], DITCSRB[n]:** Program the channel status bits as desired.
- **DITUDRA[n], DITUDRB[n]:** Program the user data bits as desired.

### 16.2.6.3.3 DIT Channel Status and User Data Register Files

The channel status registers (DITCSRA $n$  and DITCSRB $n$ ) and user data registers (DITUDRA $n$  and DITUDRB $n$ ) are not double buffered. Typically the programmer uses one of the synchronizing interrupts, such as last slot, to create an event at a safe time so the register may be updated. In addition, the CPU reads the transmit TDM slot counter to determine which word of the register is being used.

It is a requirement that the software avoid writing to the word of user data and channel status that are being used to encode the current time slot; otherwise, it will be indeterminate whether the old or new data is used to encode the bitstream.

The DIT subframe format is defined in [Section 16.1.6.2.2](#). The channel status information (C) and User Data (U) are defined in these DIT control registers:

- DITCSRA0 to DITCSRA5: The 192 bits in these six registers contain the channel status information for the LEFT channel within each frame.
- DITCSRB0 to DITCSRB5: The 192 bits in these six registers contain the channel status information for the RIGHT channel within each frame.
- DITUDRA0 to DITUDRA5: The 192 bits in these six registers contain the user data information for the LEFT channel within each frame.
- DITUDRB0 to DITUDRB5: The 192 bits in these six registers contain the user data information for the RIGHT channel within each frame.

The S/PDIF block format is shown in [Figure 16-12](#). There are 192 frames within a block (frame 0 to frame 191). Within each frame there are two subframes (subframe 1 and 2 for left and right channels, respectively). The channel status and user data information sent on each subframe is summarized in [Table 16-4](#).

**Table 16-4. Channel Status and User Data for Each DIT Block**

Frame	Subframe	Preamble	Channel Status defined in:	User Data defined in:
<b>Defined by DITCSRA0, DITCSRB0, DITUDRA0, DITUDRB0</b>				
0	1 (L)	B	DITCSRA0[0]	DITUDRA0[0]
0	2 (R)	W	DITCSRB0[0]	DITUDRB0[0]
1	1 (L)	M	DITCSRA0[1]	DITUDRA0[1]
1	2 (R)	W	DITCSRB0[1]	DITUDRB0[1]
2	1 (L)	M	DITCSRA0[2]	DITUDRA0[2]
2	2 (R)	W	DITCSRB0[2]	DITUDRB0[2]
...	...	...	...	...
31	1 (L)	M	DITCSRA0[31]	DITUDRA0[31]
31	2 (R)	W	DITCSRB0[31]	DITUDRB0[31]
<b>Defined by DITCSRA1, DITCSRB1, DITUDRA1, DITUDRB1</b>				
32	1 (L)	M	DITCSRA1[0]	DITUDRA1[0]
32	2 (R)	W	DITCSRB1[0]	DITUDRB1[0]
...	...	...	...	...
63	1 (L)	M	DITCSRA1[31]	DITUDRA1[31]
63	2 (R)	W	DITCSRB1[31]	DITUDRB1[31]
<b>Defined by DITCSRA2, DITCSRB2, DITUDRA2, DITUDRB2</b>				
64	1 (L)	M	DITCSRA2[0]	DITUDRA2[0]
64	2 (R)	W	DITCSRB2[0]	DITUDRB2[0]
...	...	...	...	...
95	1 (L)	M	DITCSRA2[31]	DITUDRA2[31]
95	2 (R)	W	DITCSRB2[31]	DITUDRB2[31]
<b>Defined by DITCSRA3, DITCSRB3, DITUDRA3, DITUDRB3</b>				
96	1 (L)	M	DITCSRA3[0]	DITUDRA3[0]
96	2 (R)	W	DITCSRB3[0]	DITUDRB3[0]
...	...	...	...	...
127	1 (L)	M	DITCSRA3[31]	DITUDRA3[31]
127	2 (R)	W	DITCSRB3[31]	DITUDRB3[31]
<b>Defined by DITCSRA4, DITCSRB4, DITUDRA4, DITUDRB4</b>				
128	1 (L)	M	DITCSRA4[0]	DITUDRA4[0]
128	2 (R)	W	DITCSRB4[0]	DITUDRB4[0]
...	...	...	...	...
159	1 (L)	M	DITCSRA4[31]	DITUDRA4[31]
159	2 (R)	W	DITCSRB4[31]	DITUDRB4[31]
<b>Defined by DITCSRA5, DITCSRB5, DITUDRA5, DITUDRB5</b>				
160	1 (L)	M	DITCSRA5[0]	DITUDRA5[0]
160	2 (R)	W	DITCSRB5[0]	DITUDRB5[0]
...	...	...	...	...
191	1 (L)	M	DITCSRA5[31]	DITUDRA5[31]
191	2 (R)	W	DITCSRB5[31]	DITUDRB5[31]


## 16.2.7 General Architecture

### 16.2.7.1 Serializers

Figure 16-21 shows the block diagram of the serializer and its interface to other units within the McASP. The serializers take care of shifting serial data in and out of the McASP. Each serializer consists of a shift register (XRSR), a data buffer (XRBUF), a control register (SRCTL), and logic to support the data alignment options of the McASP. For each serializer (XRSR<sub>n</sub>), there is a dedicated serial data pin (AXR<sub>n</sub>) and a dedicated control register (SRCTL<sub>[n]</sub>). The control register allows the serializer to be configured as a transmitter, receiver, or as inactive. When configured as a transmitter the serializer shifts out data to the serial data pin AXR<sub>n</sub>. When configured as a receiver, the serializer shifts in data from the AXR<sub>n</sub> pin. The serializer is clocked from the transmit/receive section clock (ACLKX/ACLKR) if configured to transmit/receive respectively.

All serializers that are configured to transmit operate in lock-step. Similarly, all serializers that are configured to receive also operate in lock-step. This means that at most there are two zones per McASP, one for transmit and one for receive.

**Figure 16-21. Individual Serializer and Connections Within McASP**



For receive, data is shifted in through the AXR<sub>n</sub> pin to the shift register XRSR. Once the entire slot of data is collected in the XRSR, the data is copied to the data buffer XRBUF. The data is now ready to be read by the processor through the RBUF register, which is an alias of the XRBUF for receive. When the processor reads from the RBUF, the McASP passes the data from RBUF through the receive format unit and returns the formatted data to the processor.

For transmit, the processor services the McASP by writing data into the XBUF register, which is an alias of the XRBUF for transmit. The data automatically passes through the transmit format unit before actually reaching the XRBUF register in the serializer. The data is then copied from XRBUF to XRSR, and shifted out from the AXR<sub>n</sub> synchronously to the serial clock.

In DIT mode, in addition to the data, the serializer shifts out other DIT-specific information accordingly (preamble, user data, etc.).

The serializer configuration is controlled by SRCTL<sub>[n]</sub>. A serializer *n* is configured as inactive via setting bitfield SRCTL<sub>[n]</sub>[1:0] SRMOD to 0. For a transmitting serializer, the SRCTL<sub>[n]</sub>[3:2] DISMOD bitfield defines the AXR<sub>n</sub> pin output state during inactive slots (logic high, logic low, or 3-state). A serializer *n* is configured in a transmit function via setting bitfield SRCTL<sub>[n]</sub>[1:0] SRMOD to 1. A serializer *n* is configured in a receive function via setting bitfield SRCTL<sub>[n]</sub>[1:0] SRMOD to 2h.



### 16.2.7.2 Format Unit

The McASP has two data formatting units, one for transmit and one for receive. These units automatically remap the data bits within the transmitted and received words between a natural format for the processor (such as a Q31 representation) and the required format for the external serial device (such as "I2S format"). During the remapping process, the format unit also can mask off certain bits or perform sign extension.

Since all transmitters share the same data formatting unit, the McASP only supports one transmit format at a time. For example, the McASP will not transmit in "I2S format" on serializer 0, while transmitting "Left Justified" on serializer 1. Likewise, the receiver section of the McASP only supports one data format at a time, and this format applies to all receiving serializers. However, the McASP can transmit in one format while receiving in a completely different format.

This formatting unit consists of three stages:

- Bit mask and pad (masks off bits, performs sign extension)
- Rotate right (aligns data within word)
- Bit reversal (selects between MSB first or LSB first)

The McASP transmitter supports serial formats of:

- Slot (or Time slot) size = 8, 12, 16, 20, 24, 28, 32 bits
- Word size ≤ Slot size
- Alignment: when more bits/slot than bits/words, then:
  - Left aligned = word shifted first, remaining bits are pad
  - Right aligned = pad bits are shifted first, word occupies the last bits in slot
- Order of bits shifted out:
  - MSB: most-significant bit of word is shifted out first, last bit is LSB
  - LSB: least-significant bit of word is shifted out last, last bit is MSB

Hardware support for these serial formats comes from the programmable options in the bitstream format register, (R/X)FMT:


- XRVR: bit reverse (1) or no bit reverse (0)
- XROT: rotate right by 0, 4, 8, 12, 16, 20, 24, or 28 bits
- XSSZ: receive slot size of 8, 12, 16, 20, 24, 28, or 32 bits

[Figure 16-22](#) shows a block diagram of the receive formatting unit, and [Figure 16-23](#) shows the transmit formatting unit. Note that the order in which data flows through the three stages is different between the transmit and receive formatting units.


As shown in [Figure 16-23](#), the data to the transmit format unit (TFU) can come from the configuration port (CFG) or the data port (DATA). The selection is made through the RFMT[3] RBUSEL bit. According to port type selected, data transfer has different behavior.



**Figure 16-22. Receive Format Unit**



**Figure 16-23. Transmit Format Unit**



The bit mask and pad stage includes a full 32-bit mask register, allowing selected individual bits to either pass through the stage unchanged, or be masked off. The bit mask and pad then pad the value of the masked off bits by inserting either a 0, a 1, or one of the original 32 bits as the pad value. The last option allows for sign-extension when the sign bit is selected to pad the remaining bits.

The rotate right stage performs bitwise rotation by a multiple of 4 bits (between 0 and 28 bits), programmable by the (R/X)FMT register. Note that this is a rotation process, not a shifting process, so bit 0 gets shifted back into bit 31 during the rotation.

The bit reversal stage either passes all 32 bits directly through, or swaps them. This allows for either MSB or LSB first data formats. If bit reversal is not enabled, then the McASP will naturally transmit and receive in an LSB first order.

Finally, note that the (R/X)DATDLY bits in (R/X)FMT also determine the data format. For example, the difference between I2S format and left-justified is determined by the delay between the frame sync edge and the first data bit of a given time slot. For I2S format, (R/X)DATDLY should be set to a 1-bit delay, whereas for left-justified format, it should be set to a 0-bit delay.

The combination of all the options in (R/X)FMT means that the McASP supports a wide variety of data formats, both on the serial data lines, and in the internal processor representation.

[Section 16.2.8.3](#) provides more detail and specific examples. The examples use internal representation in integer and Q31 notation, but other fractional notations are also possible.

### 16.2.7.3 State Machine

The receive and transmit sections have independent state machines. Each state machine controls the interactions between the various units in the respective section. In addition, the state machine keeps track of error conditions and serial port status.

No serial transfers can occur until the respective state machine is released from reset. See initialization sequence for details ([Section 16.2.10](#)).

The receive state machine is controlled by the RFMT register, and it reports the McASP status and error conditions in the RSTAT register. Similarly, the transmit state machine is controlled by the XFMT register, and it reports the McASP status and error conditions in the XSTAT register.

### 16.2.7.4 TDM Sequencer

There are separate TDM sequencers for the transmit section and the receive section. Each TDM sequencer keeps track of the slot count. In addition, the TDM sequencer checks the bits of (R/X)TDM and determines if the McASP should receive/transmit in that time slot.

If the McASP should participate (transmit/receive bit is active) in the time slot, the McASP functions normally. If the McASP should not participate (transmit/receive bit is inactive) in the time slot, no transfers between the XRBUF and XRSR registers in the serializer would occur during that time slot. In addition, the serializers programmed as transmitters place their data output pins in a predetermined state (logic low, high, or high impedance) as programmed by each serializer control register (SRCTL). Refer also to [Section 16.2.6.2](#) for details on how DMA event or interrupt generations are handled during inactive time slots in TDM mode.

The receive TDM sequencer is controlled by register RTDM and reports current receive slot to RSLOT. The transmit TDM sequencer is controlled by register XTDM and reports current transmit slot to XSLOT.

### 16.2.7.5 Clock Check Circuit

A common source of error in audio systems is a serial clock failure due to instabilities in the off-chip DIR circuit. To detect a clock error quickly, a clock-check circuit is included in the McASP for both transmit and receive clocks, since both may be sourced from off chip.

The clock check circuit can detect and recover from transmit and receive clock failures. See [Section 16.2.8.4.6](#) for implementation and programming details.


### 16.2.7.6 Pin Function Control

All McASP pins except AMUTEIN are bidirectional input/output pins. In addition, these bidirectional pins function either as McASP or general-purpose I/O (GPIO) pins. The following registers control the pin functions:

- Pin function register (PFUNC): selects pin to function as McASP or GPIO.
- Pin direction register (PDIR): selects pin to be input or output.
- Pin data input register (PDIN): shows data input at the pin.
- Pin data output register (PDOUT): data to be output at the pin if the pin is configured as GPIO output (PFUNC[n] = 1 and PDIR[n] = 1). Not applicable when the pin is configured as McASP pin (PFUNC[n] = 0).
- Pin data set register (PDSET): alias of PDOUT. Writing a 1 to PDSET[n] sets the respective PDOUT[n] to 1. Writing a 0 has no effect. Applicable only when the pin is configured as GPIO output (PFUNC[n] = 1 and PDIR[n] = 1).
- Pin data clear register (PDCLR): alias of PDOUT. Writing a 1 to PDCLR[n] clears the respective PDOUT[n] to 0. Writing a 0 has no effect. Applicable only when the pin is configured as GPIO output (PFUNC[n] = 1 and PDIR[n] = 1).

See the register descriptions in [Section 16.3](#) for details on the mapping of each McASP pin to the register bits. [Figure 16-24](#) shows the pin control block diagram.

**Figure 16-24. McASP I/O Pin Control Block Diagram**



#### 16.2.7.6.1 McASP Pin Control-Transmit and Receive

You must correctly set the McASP GPIO registers PFUNC and PDIR, even when McASP pins are used for their serial port (non-GPIO) function.

Serial port functions include:

- Clock pins (ACLKX, ACLKR, AHCLKX, AHCLKR, AFSX, AFSR) used as clock inputs and outputs.
- Serializer data pins (AXRn) used to transmit or receive.
- AMUTE used as a mute output signal.

When using these pins in their serial port function, you must clear PFUNC[n] to 0 for each pin.

Also, certain outputs require PDIR[n] = 1, such as clock pins used as clock outputs, serializer data pins used to transmit, and AMUTE used as mute output.

Clock inputs and serializers configured to receive must have PDIR[n] = 0.

PFUNC and PDIR do not control the AMUTEIN signal, it is usually tied to a device level interrupt pin (consult device datasheet). If used as a mute input, this pin needs to be configured as an input in the appropriate peripheral.

Finally, there is an important advantage to having separate control of pin direction (by PDIR), and the choice of internal versus external clocking (by CLKRM/CLKXM). Depending on the specific device and usage, you might select an external clock (CLKRM = 0), while enabling the internal clock divider, and the clock pin as an output in the PDIR register (PDIR[ACLKR] = 1). In this case, the bit clock is an output (PDIR[ACLKR] = 1) and, therefore, routed to the ACLKR pin. However, because CLKRM = 0, the bit clock is then routed back to the McASP module as an "external" clock source. This may result in less skew between the clock inside the McASP and the clock in the external device, thus producing more balanced setup and hold times for a particular system. As a result, this may allow a higher serial clock rate interface.

## 16.2.8 Operation

This section discusses the operation of the McASP.

### 16.2.8.1 Data Transmission and Reception

The processor services the McASP by writing data to the XBUF register(s) for transmit operations, and by reading data from the RBUF register(s) for receive operations. The McASP sets status flag and notifies the processor whenever data is ready to be serviced. [Section 16.2.8.1.1](#) discusses data ready status in detail.

The XBUF and RBUF registers can be accessed through one of the two peripheral ports of the device:

- The data port (DAT): This port is dedicated for data transfers on the device.
- The configuration bus (CFG): This port is used for both data transfers and peripheral configuration control on the device.

[Section 16.2.8.1.2](#) and [Section 16.2.8.1.3](#) discuss how to perform transfers through the data port and the configuration bus.

Either the CPU or the DMA can be used to service the McASP through any of these two peripheral ports. The CPU and DMA usages are discussed in [Section 16.2.8.1.4](#) and [Section 16.2.12.2](#).

#### 16.2.8.1.1 Data Ready Status and Event/Interrupt Generation

##### 16.2.8.1.1.1 Transmit Data Ready

The transmit data ready flag XDATA bit in the XSTAT register reflects the status of the XBUF register. The XDATA flag is set when data is transferred from the XRBUF[n] buffers to the XRSR[n] shift registers, indicating that the XBUF is empty and ready to accept new data from the processor. The transmit data ready event is individually indicated per serializer in its corresponding control register SRCTLn[4] XRDY status bit. When this bit is set to 1, it notifies the host that this serializer Tx buffer must be serviced (written). When XBUFn is written to by the host, the SRCTLn[4] XRDY is deasserted to 0. As XDATA global flag is an OR-event of all active serializers XRDY flags, it indicates to software the moment, when write service operation has to be initiated by the MCASP host (XDATA = 1). The XRDY flags have to be sequentially scanned by user software to determine which serializer TXBUFn register has to be currently written. Once all requested TXBUFn are written, the serializers control XRDY flags are cleared to 0. As a consequence, XDATA flag is deasserted to 0 to indicate to software that write operation is completed for all serializers. The global XDATA flag can be cleared when the XSTAT[5] XDATA bit is written to 1 or once TXBUFn registers of all the serializers, that have previously raised their XRDY flags, are written with corresponding active slot data by the host.

Whenever XDATA is set, an DMA event AXEVT is automatically generated to notify the DMA of the XBUF empty status. An interrupt AXINT is also generated if XDATA interrupt is enabled in the XINTCTL register (See [Section 16.2.11.1](#) for details).

For DMA requests, the McASP does not require XSTAT to be read between DMA events. This means that even if XSTAT already has the XDATA flag set to 1 from a previous request, the next transfer triggers another DMA request.


Since all serializers act in lockstep, only one DMA event is generated to indicate that all active transmit serializers are ready to be written to with new data.

Figure 16-25 shows the timing details of when AXEVT is generated at the McASP boundary. In this example, as soon as the last bit (bit A0) of Word A is transmitted, the McASP sets the XDATA flag and generates an AXEVT event. However, it takes up to 5 McASP system clocks (AXEVT Latency) before AXEVT is active at the McASP boundary. Upon AXEVT, the processor can begin servicing the McASP by writing Word C into the XBUF (Processor Service Time). The processor must write Word C into the XBUF no later than the setup time required by the McASP (Setup Time).

The maximum Processor Service Time (Figure 16-25) can be calculated as:

$$\text{Processor Service Time} = \text{Time Slot} - \text{AXEVT Latency} - \text{Setup Time}$$

**Figure 16-25. Processor Service Time Upon Transmit DMA Event (AXEVT)**



A Refer to the device-specific data manual for the McASP system clock source. This is not the same as AUXCLK.

**Example 16-1. Processor Service Time Calculation for Transmit DMA Event (AXEVT)**

The following is an example to show how to calculate Processor Service Time. Assume the following setup:

- Device: C64x+ DSP at 300 MHz.
- McASP transmits in I2S format at 192 kHz frame rate. Assume slot size is 32 bit.

With the above setup, we obtain the following parameters corresponding to [Figure 16-25](#):

- Calculation of McASP system clock cycle:
  - C64x+ DSP uses SYSCLK2 as the McASP system clock. It runs at 150 MHz (half of device frequency).
  - Therefore, McASP system clock cycle =  $1/150 \text{ MHz} = 6.7 \text{ ns}$ .
- Calculation of ACLKX clock cycle:
  - This example has two 32-bit slots per frame, for a total of 64 bits per frame.
  - ACLKX clock cycle is  $(1/192 \text{ kHz})/64 = 81.4 \text{ ns}$ .
- Time Slot between AXEVT events:
  - For I2S format, McASP generates two AXEVT events per 192 kHz frame.
  - Therefore, Time Slot between AXEVT events is  $(1/192 \text{ kHz})/2 = 2604 \text{ ns}$ .
- AXEVT Latency:
  - = 5 McASP system clocks
  - =  $6.7 \text{ ns} \times 5 = 33.5 \text{ ns}$
- Setup Time
  - = 3 McASP system clocks + 4 ACLKX cycles
  - =  $(6.7 \text{ ns} \times 3) + (81.4 \text{ ns} \times 4)$
  - = 345.7 ns
- Processor Service Time
  - = Time Slot - AXEVT Latency - Setup Time
  - =  $2604 \text{ ns} - 33.5 \text{ ns} - 345.7 \text{ ns}$
  - = 2225 ns

### 16.2.8.1.1.2 Receive Data Ready

Similarly, the receive data ready flag, RDATA, in the RSTAT register reflects the data ready status of XRBUF<sub>n</sub> buffers for all of the active slot receiving serializers. The RDATA flag is set whenever data is transferred from a receiving serializer shift register XRSR<sub>n</sub> to its corresponding XRBUF<sub>n</sub> data buffer. Thus, the RDATA bit indicates the global event that some of the receivers data buffer, RXBUF<sub>n</sub>, already contains received data (that is, a buffer is full) and is ready to transfer it to the host (MPU). The receive data ready event is individually indicated per serializer in its corresponding control register SRCTL<sub>n</sub> [5] RRDY status bit. When this bit is set to 1, it notifies to host that this serializer Rx buffer must be serviced (read). When RXBUF<sub>n</sub> is read from the host, the SRCTL<sub>n</sub> [5] RRDY is deasserted to 0. As RDATA global flag is an OR-event of all active serializers RRDY flags, it indicates to software the moment, when read service operation has to be initiated by the MCASP host (RDATA = 1). The RRDY flags have to be sequentially scanned by user software to determine which serializer RXBUF<sub>n</sub> register has to be currently read. Once all requested RXBUF<sub>n</sub> are read, the serializers control RRDY flags are cleared to 0. As a consequence, RDATA flag is deasserted to 0, to indicate to software that read operation is completed for all n serializers. The global RDATA flag can be cleared when the RSTAT[5] RDATA bit is written to 1 or once RXBUF<sub>n</sub> registers of all the serializers, that have previously raised their RRDY flags, are read by the host. (See Section 16.2.11.2 for details).

For DMA requests, the McASP does not require RSTAT to be read between DMA events. This means that even if RSTAT already has the RDATA flag set to 1 from a previous request, the next transfer triggers another DMA request.

Since all serializers act in lockstep, only one DMA event is generated to indicate that all active receive serializers are ready to receive new data.


Figure 16-26 shows the timing details of when AREVT is generated at the McASP boundary. In this example, as soon as the last bit (bit A0) of Word A is received, the McASP sets the RDATA flag and generates an AREVT event. However, it takes up to 5 McASP system clocks (AREVT Latency) before AREVT is active at the McASP boundary. Upon AREVT, the processor can begin servicing the McASP by reading Word A from the RBUF (Processor Service Time). The processor must read Word A from the XBUF no later than the setup time required by the McASP (Setup Time).

The maximum Processor Service Time (Figure 16-26) can be calculated as:

$$\text{Processor Service Time} = \text{Time Slot} - \text{AREVT Latency} - \text{Setup Time}$$

The Processor Service Time calculation for receive is similar to the calculation for transmit. See Example 16-1 for Processor Service Time calculation using transmit as an example.

Figure 16-26. Processor Service Time Upon Receive DMA Event (AREVT)



A The device uses SYSCLK2 as the McASP system clock source.



### 16.2.8.1.2 Transfers Through the Data Port (DAT)

---

**NOTE:** The data port (DAT) addresses are located in L3 and L4 tables in the device data sheet for the appropriate data peripheral registers. To perform internal transfers through the data port, clear XBUSEL/RBUSEL bit to 0 in the respective XFMT/RFMT registers. Failure to do so will result in software malfunction.

---

Typically, you will access the McASP XRBUF registers through the data port. To access through the data port, simply have the CPU or DMA access the XRBUF through its data port location. Refer to the device-specific data manual for the exact memory address. Through the data port, the DMA/CPU can service all the serializers through a single address. The McASP automatically cycles through the appropriate serializers.

For transmit operations through the data port, the DMA/CPU should write to the same XBUF data port address to service all of the active transmit serializers. In addition, the DMA/CPU should write to the XBUF for all active transmit serializers in incremental (although not necessarily consecutive) order. For example, if serializers 0, 4, and 5, are set up as active transmitters, the DMA/CPU should write to the XBUF data port address four times with data for serializers 0, 4, and 5, upon each transmit data ready event. This exact servicing order must be followed so that data appears in the appropriate serializers.

Similarly, for receive operations through the data port, the DMA/CPU should read from the same RBUF data port address to service all of the active receive serializers. In addition, reads from the active receive serializers through the data port return data in incremental (although not necessarily consecutive) order. For example, if serializers 1, 2, and 3, are set up as active receivers, the DMA/CPU should read from the RBUF data port address four times to obtain data for serializers 1, 2, and 3, in this exact order, upon each receive data ready event.

When transmitting, the DMA/CPU must write data to each serializer configured as "active" (active slot in XTDM register) and "transmit" (Tx enabled in SCRCTLn register) within each time slot. Failure to do so results in a buffer underrun condition ([Section 16.2.8.4.2](#)). Similarly, when receiving, data must be read from each serializer configured as "active" (active slot in RTDM register) and "receive" (Rx enabled in SCRCTLn register) within each time slot. Failure to do results in a buffer overrun condition ([Section 16.2.8.4.3](#)).

To perform internal transfers through the data port, clear XBUSEL/RBUSEL bit to 0 in the respective XFMT/RFMT registers.

### 16.2.8.1.3 Transfers Through the Configuration Bus (CFG)

---

**NOTE:** To perform internal transfers through the configuration bus, set XBUSEL/RBUSEL bit to 1 in the respective XFMT/RFMT registers. Failure to do so will result in software malfunction.

---

In this method, the DMA/CPU accesses the XRBUF registers through the configuration bus address. The exact XRBUF register address for any particular serializer is determined by adding the offset for that particular serializer to the base address for the particular McASP (found in the device-specific data manual). XRBUF for the serializers configured as transmitters is given the name XBUF $n$ . For example, the XRBUF associated with transmit serializer 2 is named XBUF2. Similarly, XRBUF for the serializers configured as receivers is given the name RBUF $n$ .

Accessing the XRBUF registers through the data port is different because the CPU/DMA only needs to access one single address. When accessing through the configuration bus, the CPU/DMA must provide the exact XBUF $n$  or RBUF $n$  address for each access.

When transmitting, DMA/CPU must write data to each serializer configured as "active" and "transmit" within each time slot. Failure to do so results in a buffer underrun condition ([Section 16.2.8.4.2](#)). Similarly when receiving, data must be read from each serializer configured as "active" and "receive" within each time slot. Failure to do results in a buffer overrun condition ([Section 16.2.8.4.3](#)).

To perform internal transfers through the configuration bus, set XBUSEL/RBUSEL bit to 1 in the respective XFMT/RFMT registers.



### 16.2.8.1.4 Using the CPU for McASP Servicing

The CPU can be used to service the McASP through interrupt (upon AXINT/ARINT interrupts) or through polling the XDATA bit in the XSTAT register and the RDATA bit in the RSTAT register. As discussed in [Section 16.2.8.1.2](#) and [Section 16.2.8.1.3](#), the CPU can access XRBUF serializer buffer through either the data port or through the configuration bus.


To use the CPU to service the McASP through interrupts, the XDATA/RDATA bit must be enabled in the respective XINTCTL/RINTCTL registers, to generate interrupts AXINT/ARINT to the CPU upon data ready.

### 16.2.8.2 McASP Audio FIFO (AFIFO)

The AFIFO contains two FIFOs: one Read FIFO (RFIFO), and one Write FIFO (WFIFO). To ensure backward compatibility with existing software, both the Read and Write FIFOs are disabled by default. See [Figure 16-27](#) for a high-level block diagram of the AFIFO.

The AFIFO may be enabled/disabled and configured via the WFIFOCTL and RFIFOCTL registers. Note that if the Read or Write FIFO is to be enabled, it must be enabled prior to initializing the receive/transmit section of the McASP (see [Section 16.2.10.2](#) for details).

**Figure 16-27. McASP Audio FIFO (AFIFO) Block Diagram**



#### 16.2.8.2.1 AFIFO Data Transmission

When the Write FIFO is disabled, transmit DMA requests pass through directly from the McASP to the host/DMA controller. Whether the WFIFO is enabled or disabled, the McASP generates transmit DMA requests as needed; the AFIFO is “invisible” to the McASP.

When the Write FIFO is enabled, transmit DMA requests from the McASP are sent to the AFIFO, which in turn generates transmit DMA requests to the host/DMA controller.

If the Write FIFO is enabled, upon a transmit DMA request from the McASP, the WFIFO writes *WNUMDMA* 32-bit words to the McASP if and when there are at least *WNUMDMA* words in the Write FIFO. If there are not, the WFIFO waits until this condition has been satisfied. At that point, it writes *WNUMDMA* words to the McASP. (See description for WFIFOCTL.WNUMDMA in [Section 16.3.43](#).)

If the host CPU writes to the Write FIFO, independent of a transmit DMA request, the WFIFO will accept host writes until full. After this point, excess data will be discarded.

Note that when the WFIFO is first enabled, it will immediately issue a transmit DMA request to the host. This is because it begins in an empty state, and is therefore ready to accept data.

#### 16.2.8.2.1.1 Transmit DMA Event Pacer

The AFIFO may be configured to delay making a transmit DMA request to the host until the Write FIFO has enough space for a specified number of words. In this situation, the number of transmit DMA requests to the host or DMA controller is reduced.

If the Write FIFO has space to accept *WNUMEVT* 32-bit words, it generates a transmit DMA request to the host and then waits for a response. Once *WNUMEVT* words have been written to the FIFO, it checks again to see if there is space for *WNUMEVT* 32-bit words. If there is space, it generates another transmit DMA request to the host, and so on. In this fashion, the Write FIFO will attempt to stay filled.

Note that if transmit DMA event pacing is desired, *WFIFOCTL.WNUMEVT* should be set to a non-zero integer multiple of the value in *WFIFOCTL.WNUMDMA*. If transmit DMA event pacing is not desired, then the value in *WFIFOCTL.WNUMEVT* should be set equal to the value in *WFIFOCTL.WNUMDMA*.

#### 16.2.8.2.2 AFIFO Data Reception

When the Read FIFO is disabled, receive DMA requests pass through directly from McASP to the host/DMA controller. Whether the RFIFO is enabled or disabled, the McASP generates receive DMA requests as needed; the AFIFO is “invisible” to the McASP.

When the Read FIFO is enabled, receive DMA requests from the McASP are sent to the AFIFO, which in turn generates receive DMA requests to the host/DMA controller.

If the Read FIFO is enabled and the McASP makes a receive DMA request, the RFIFO reads *RNUMDMA* 32-bit words from the McASP, if and when the RFIFO has space for *RNUMDMA* words. If it does not, the RFIFO waits until this condition has been satisfied; at that point, it reads *RNUMDMA* words from the McASP. (See description for *RFIFOCTL.RNUMDMA* in [Section 16.3.45](#).)

If the host CPU reads the Read FIFO, independent of a receive DMA request, and the RFIFO at that time contains less than *RNUMEVT* words, those words will be read correctly, emptying the FIFO.

#### 16.2.8.2.2.1 Receive DMA Event Pacer

The AFIFO may be configured to delay making a receive DMA request to the host until the Read FIFO contains a specified number of words. In this situation, the number of receive DMA requests to the host or DMA controller is reduced.

If the Read FIFO contains at least *RNUMEVT* 32-bit words, it generates a receive DMA request to the host and then waits for a response. Once *RNUMEVT* 32-bit words have been read from the RFIFO, the RFIFO checks again to see if it contains at least another *RNUMEVT* words. If it does, it generates another receive DMA request to the host, and so on. In this fashion, the Read FIFO will attempt to stay empty.

Note that if receive DMA event pacing is desired, *RFIFOCTL.RNUMEVT* should be set to a non-zero integer multiple of the value in *RFIFOCTL.RNUMDMA*. If receive DMA event pacing is not desired, then the value in *RFIFOCTL.RNUMEVT* should be set equal to the value in *RFIFOCTL.RNUMDMA*.

#### 16.2.8.2.3 Arbitration Between Transmit and Receive DMA Requests

If both the WFIFO and the RFIFO are enabled and a transmit DMA request and receive DMA request occur simultaneously, priority is given to the transmit DMA request. Once a transfer is in progress, it is allowed to complete.

If only the WFIFO is enabled and a transmit DMA request and receive DMA request occur simultaneously, priority is given to the transmit DMA request. Once a transfer is in progress, it is allowed to complete.

If only the RFIFO is enabled and a transmit DMA request and receive DMA request occur simultaneously, priority is given to the receive DMA request. Once a transfer is in progress, it is allowed to complete.

### 16.2.8.3 Formatter

#### 16.2.8.3.1 Transmit Bit Stream Data Alignment

The McASP transmitter supports serial formats of:

- Slot or time slot size = 8, 12, 16, 20, 24, 28, 32 bits.
- Word size  $\leq$  Slot size.
- Alignment when more bits/slot than bits/words, then:
  - Left aligned = word shifted first, remaining bits are pad.
  - Right aligned = pad bits are shifted first, word occupies the last bits in slot.
- Order of bits shifted out:
  - MSB: most-significant bit of word is shifted out first, last bit is LSB.
  - LSB: least-significant bit of word is shifted out last, last bit is MSB.

Hardware support for these serial formats comes from the programmable options in the transmit bitstream format register (XFMT):

- XRVRS: bit reverse (1) or no bit reverse (0).
- XROT: rotate right by 0, 4, 8, 12, 16, 20, 24, or 28 bits.
- XSSZ: transmit slot size of 8, 12, 16, 20, 24, 28, or 32 bits.

XSSZ should always be programmed to match the slot size of the serial stream. The word size is not directly programmed into the McASP, but rather is used to determine the rotation needed in the XROT field.

Table 16-5 and Figure 16-28 show the XRVRS and XROT fields for each serial format and for both integer and Q31 fractional internal representations.

This discussion assumes that all slot size (SLOT in Table 16-5) and word size (WORD in Table 16-5) options are multiples of 4, since the transmit rotate right unit only supports rotation by multiples of 4. However, the bit mask/pad unit does allow for any number of significant digits. For example, a Q31 number may have 19 significant digits (word) and be transmitted in a 24-bit slot; this would be formatted as a word size of 20 bits and a slot size of 24 bits. However, it is possible to set the bit mask unit to only pass the 19 most-significant digits (program the mask value to FFFF E000h). The digits that are not significant can be set to a selected pad value, which can be any one of the significant digits, a fixed value of 0, or a fixed value of 1.


The transmit bit mask/pad unit operates on data as an initial step of the transmit format unit (see Figure 16-23), and the data is aligned in the same representation as it is written to the transmitter by the processor (typically Q31 or integer).

**Table 16-5. Transmit Bitstream Data Alignment**

Figure 16-28	Bit Stream Order	Bit Stream Alignment	Internal Numeric Representation	XFMT Bit	
				XROT <sup>(1)</sup>	XRVRS
(a) <sup>(2)</sup>	MSB first	Left aligned	Q31 fraction	0	1
(b)	MSB first	Right aligned	Q31 fraction	SLOT - WORD	1
(c)	LSB first	Left aligned	Q31 fraction	32 - WORD	0
(d)	LSB first	Right aligned	Q31 fraction	32 - SLOT	0
(e) <sup>(2)</sup>	MSB first	Left aligned	Integer	WORD	1
(f)	MSB first	Right aligned	Integer	SLOT	1
(g)	LSB first	Left aligned	Integer	0	0
(h)	LSB first	Right aligned	Integer	(32 - (SLOT - WORD)) % 32	0

<sup>(1)</sup> WORD = Word size rounded up to the nearest multiple of 4; SLOT = slot size; % = modulo operator

<sup>(2)</sup> To transmit in I2S format, use MSB first, left aligned, and also select XDATDLY = 01 (1 bit delay)

**Figure 16-28. Data Flow Through Transmit Format Unit, Illustrated**


### 16.2.8.3.2 Receive Bit Stream Data Alignment

The McASP receiver supports serial formats of:

- Slot or time slot size = 8, 12, 16, 20, 24, 28, 32 bits.
- Word size ≤ Slot size.
- Alignment when more bits/slot than bits/words, then:
  - Left aligned = word shifted first, remaining bits are pad.
  - Right aligned = pad bits are shifted first, word occupies the last bits in slot.
- Order of bits shifted out:
  - MSB: most-significant bit of word is shifted out first, last bit is LSB.
  - LSB: least-significant bit of word is shifted out last, last bit is MSB.

Hardware support for these serial formats comes from the programmable options in the receive bitstream format register (RFMT):

- RRVRS: bit reverse (1) or no bit reverse (0).
- RROT: rotate right by 0, 4, 8, 12, 16, 20, 24, or 28 bits.
- RSSZ: receive slot size of 8, 12, 16, 20, 24, 28, or 32 bits.

RSSZ should always be programmed to match the slot size of the serial stream. The word size is not directly programmed into the McASP, but rather is used to determine the rotation needed in the RROT field.

Table 16-6 and Figure 16-29 show the RRVRS and RROT fields for each serial format and for both integer and Q31 fractional internal representations.

This discussion assumes that all slot size and word size options are multiples of 4; since the receive rotate right unit only supports rotation by multiples of 4. However, the bit mask/pad unit does allow for any number of significant digits. For example, a Q31 number may have 19 significant digits (word) and be transmitted in a 24-bit slot; this would be formatted as a word size of 20 bits and a slot size of 24 bits. However, it is possible to set the bit mask unit to only pass the 19 most-significant digits (program the mask value to FFFF E000h). The digits that are not significant can be set to a selected pad value, which can be any one of the significant digits, a fixed value of 0, or a fixed value of 1.

The receive bit mask/pad unit operates on data as the final step of the receive format unit (see Figure 16-22), and the data is aligned in the same representation as it is read from the receiver by the processor (typically Q31 or integer).


**Table 16-6. Receive Bitstream Data Alignment**

Figure 16-29	Bit Stream Order	Bit Stream Alignment	Internal Numeric Representation	RFMT Bit	
				RROT <sup>(1)</sup>	RRVRS
(a) <sup>(2)</sup>	MSB first	Left aligned	Q31 fraction	SLOT	1
(b)	MSB first	Right aligned	Q31 fraction	WORD	1
(c)	LSB first	Left aligned	Q31 fraction	(32 - (SLOT - WORD)) % 32	0
(d)	LSB first	Right aligned	Q31 fraction	0	0
(e) <sup>(2)</sup>	MSB first	Left aligned	Integer	SLOT - WORD	1
(f)	MSB first	Right aligned	Integer	0	1
(g)	LSB first	Left aligned	Integer	32 - SLOT	0
(h)	LSB first	Right aligned	Integer	32 - WORD	0

<sup>(1)</sup> WORD = Word size rounded up to the nearest multiple of 4; SLOT = slot size; % = modulo operator

<sup>(2)</sup> To transmit in I2S format, select MSB first, left aligned, and also select RDATDLY = 01 (1 bit delay)

**Figure 16-29. Data Flow Through Receive Format Unit, Illustrated**



### 16.2.8.4 Error Handling and Management

To support the design of a robust audio system, the McASP includes error-checking capability for the serial protocol, data underrun, and data overrun. In addition, the McASP includes a timer that continually measures the high-frequency master clock every 32 AHCLKX/AHCLKR clock cycles. The timer value can be read to get a measurement of the clock frequency and has a minimum and maximum range setting that can set an error flag if the master clock goes out of a specified range.

Upon the detection of any one or more errors (software selectable), or the assertion of the AMUTEIN input pin, the AMUTE output pin may be asserted to a high or low level to immediately mute the audio output. In addition, an interrupt may be generated if desired, based on any one or more of the error sources.

#### 16.2.8.4.1 Unexpected Frame Sync Error

An unexpected frame sync occurs when:

- In burst mode, when the next active edge of the frame sync occurs early such that the current slot will not be completed by the time the next slot is scheduled to begin.
- In TDM mode, a further constraint is that the frame sync must occur exactly during the correct bit clock (not a cycle earlier or later) and only before slot 0. An unexpected frame sync occurs if this condition is not met.

When an unexpected frame sync occurs, there are two possible actions depending upon when the unexpected frame sync occurs:

1. Early: An early unexpected frame sync occurs when the McASP is in the process of completing the current frame and a new frame sync is detected (not including overlap that occurs due to a 1 or 2 bit frame sync delay). When an early unexpected frame sync occurs:
  - Error interrupt flag is set (XSYNCERR, if an unexpected transmit frame sync occurs; RSYNCERR, if an unexpected receive frame sync occurs).
  - Current frame is not resynchronized. The number of bits in the current frame is completed. The next frame sync, which occurs after the current frame is completed, will be resynchronized.
2. Late: A late unexpected frame sync occurs when there is a gap or delay between the last bit of the previous frame and the first bit of the next frame. When a late unexpected frame sync occurs (as soon as the gap is detected):
  - Error interrupt flag is set (XSYNCERR, if an unexpected transmit frame sync occurs; RSYNCERR, if an unexpected receive frame sync occurs).
  - Resynchronization occurs upon the arrival of the next frame sync.

Late frame sync is detected the same way in both burst mode and TDM mode; however, in burst mode, late frame sync is not meaningful and its interrupt enable should not be set.

#### 16.2.8.4.2 Buffer Underrun Error - Transmitter

A buffer underrun can only occur for serializers programmed to be transmitters. A buffer underrun occurs when the serializer is instructed by the transmit state machine to transfer data from XRBUF[n] to XRSR[n], but XRBUF[n] has not yet been written with new data since the last time the transfer occurred. When this occurs, the transmit state machine sets the XUNDRN flag.

An underrun is checked only once per time slot. The XUNDRN flag is set when an underrun condition occurs. Once set, the XUNDRN flag remains set until the processor explicitly writes a 1 to the XUNDRN bit to clear the XUNDRN bit.

In DIT mode, a pair of BMC zeros is shifted out when an underrun occurs (four bit times at  $128 \times f_s$ ). By shifting out a pair of zeros, a clock may be recovered on the receiver. To recover, reset the McASP and start again with the proper initialization.

In TDM mode, during an underrun case, a long stream of zeros are shifted out causing the DACs to mute. To recover, reset the McASP and start again with the proper initialization.



#### 16.2.8.4.3 Buffer Overrun Error - Receiver

A buffer overrun can only occur for serializers programmed to be receivers. A buffer overrun occurs when the serializer is instructed to transfer data from XRSR[n] to XRBUF[n], but XRBUF[n] has not yet been read by either the DMA or the processor. When this occurs, the receiver state machine sets the ROVRN flag. However, the individual serializer writes over the data in the XRBUF[n] register (destroying the previous sample) and continues shifting.

An overrun is checked only once per time slot. The ROVRN flag is set when an overrun condition occurs. It is possible that an overrun occurs on one time slot but then the processor catches up and does not cause an overrun on the following time slots. However, once the ROVRN flag is set, it remains set until the processor explicitly writes a 1 to the ROVRN bit to clear the ROVRN bit.

#### 16.2.8.4.4 DMA Error - Transmitter

A transmit DMA error, as indicated by the XDMAERR flag in the XSTAT register, occurs when the DMA (or CPU) writes more words to the DAT port of the McASP than it should. For each DMA event, the DMA should write exactly as many words as there are serializers enabled as transmitters.

XDMAERR indicates that the DMA (or CPU) wrote too many words to the McASP for a given transmit DMA event. Writing too few words results in a transmit underrun error setting XUNDRN in XSTAT.

While XDMAERR occurs infrequently, an occurrence indicates a serious loss of synchronization between the McASP and the DMA or CPU. You should reinitialize both the McASP transmitter and the DMA to resynchronize them.

#### 16.2.8.4.5 DMA Error - Receiver

A receive DMA error, as indicated by the RDMAERR flag in the RSTAT register, occurs when the DMA (or CPU) reads more words from the DAT port of the McASP than it should. For each DMA event, the DMA should read exactly as many words as there are serializers enabled as receivers.

RDMAERR indicates that the DMA (or CPU) read too many words from the McASP for a given receive DMA event. Reading too few words results in a receiver overrun error setting ROVRN in RSTAT.

While RDMAERR occurs infrequently, an occurrence indicates a serious loss of synchronization between the McASP and the DMA or CPU. You should reinitialize both the McASP receiver and the DMA to resynchronize them.



#### 16.2.8.4.6 Clock Failure Detection

##### 16.2.8.4.6.1 Clock-Failure Check Startup

It is expected, initially, that the clock-failure circuits will generate an error until at least one measurement has been taken. Therefore, the clock failure interrupts, clock switch, and mute functions should not immediately be enabled, but be enabled only after a specific startup procedure. The startup procedure is:

1. For the transmit clock failure check:
  - (a) Configure transmit clock failure detect logic (XMIN, XMAX, XPS) in the transmit clock check control register (XCLKCHK).
  - (b) Clear transmit clock failure flag (XCKFAIL) in the transmit status register (XSTAT).
  - (c) Wait until first measurement is taken (> 32 AHCLKX clock periods).
  - (d) Verify no clock failure is detected.
  - (e) Repeat steps b–d until clock is running and is no longer issuing clock failure errors.
  - (f) After the transmit clock is measured and falls within the acceptable range, the following may be enabled:
    - (i) transmit clock failure interrupt enable bit (XCKFAIL) in the transmitter interrupt control register (XINTCTL).
    - (ii) mute option (XCKFAIL) in the mute control register (AMUTE).
2. For the receive clock failure check:
  - (a) Configure receive clock failure detect logic (RMIN, RMAX, RPS) in the receive clock check control register (RCLKCHK).
  - (b) Clear receive clock failure flag (RCKFAIL) in the receive status register (RSTAT).
  - (c) Wait until first measurement is taken (> 32 AHCLKR clock periods).
  - (d) Verify no clock failure is detected.
  - (e) Repeat steps b–d until clock is running and is no longer issuing clock failure errors.
  - (f) After the receive clock is measured and falls within the acceptable range, the following may be enabled:
    - (i) receive clock failure interrupt enable bit (RCKFAIL) in the receiver interrupt control register (RINTCTL).
    - (ii) mute option (RCKFAIL) in the mute control register (AMUTE).

### 16.2.8.4.6.2 Transmit Clock Failure Check and Recovery


The transmit clock failure check circuit (Figure 16-30) works off both the internal McASP system clock and the external high-frequency serial clock (AHCLKX). It continually counts the number of system clocks for every 32 high rate serial clock (AHCLKX) periods, and stores the count in XCNT of the transmit clock check control register (XCLKCHK) every 32 high rate serial clock cycles.

The logic compares the count against a user-defined minimum allowable boundary (XMIN), and automatically flags an interrupt (XCKFAIL in XSTAT) when an out-of-range condition occurs. An out-of-range minimum condition occurs when the count is smaller than XMIN. The logic continually compares the current count (from the running system clock counter) against the maximum allowable boundary (XMAX). This is in case the external clock completely stops, so that the counter value is not copied to XCNT. An out-of-range maximum condition occurs when the count is greater than XMAX. Note that the XMIN and XMAX fields are 8-bit unsigned values, and the comparison is performed using unsigned arithmetic.

An out-of-range count may indicate either that an unstable clock was detected, or that the audio source has changed and a new sample rate is being used.

In order for the transmit clock failure check circuit to operate correctly, the high-frequency serial clock divider must be taken out of reset regardless if AHCLKX is internally generated or externally sourced.

Figure 16-30. Transmit Clock Failure Detection Circuit Block Diagram



A Refer to the device data manual for the McASP system clock source. This is not the same as AUXCLK.

If a clock failure is detected, the transmit clock failure flag (XCKFAIL) in XSTAT is set. This causes an interrupt if the transmit clock failure interrupt enable bit (XCKFAIL) in XINTCTL is set.

### 16.2.8.4.6.3 Receive Clock Failure Check and Recovery


The receive clock failure check circuit (Figure 16-31) works off both the internal McASP system clock and the external high-frequency serial clock (AHCLKR). It continually counts the number of system clocks for every 32 high rate serial clock (AHCLKR) periods, and stores the count in RCNT of the receive clock check control register (RCLKCHK) every 32 high rate serial clock cycles.

The logic compares the count against a user-defined minimum allowable boundary (RMIN) and automatically flags an interrupt (RCKFAIL in RSTAT) when an out-of-range condition occurs. An out-of-range minimum condition occurs when the count is smaller than RMIN. The logic continually compares the current count (from the running system clock counter) against the maximum allowable boundary (RMAX). This is in case the external clock completely stops, so that the counter value is not copied to RCNT. An out-of-range maximum condition occurs when the count is greater than RMAX. Note that the RMIN and RMAX fields are 8-bit unsigned values, and the comparison is performed using unsigned arithmetic.

An out-of-range count may indicate either that an unstable clock was detected or that the audio source has changed and a new sample rate is being used.

In order for the receive clock failure check circuit to operate correctly, the high-frequency serial clock divider must be taken out of reset regardless if AHCLKR is internally generated or externally sourced.

Figure 16-31. Receive Clock Failure Detection Circuit Block Diagram



A Refer to device data manual for the McASP system clock source. This is not the same as AUXCLK.

### 16.2.8.5 Loopback Modes

The McASP features a digital loopback mode (DLB) that allows testing of the McASP code in TDM mode with a single processor device. In loopback mode, output of the transmit serializers is connected internally to the input of the receive serializers. Therefore, you can check the receive data against the transmit data to ensure that the McASP settings are correct. Digital loopback mode applies to TDM mode only (2 to 32 slots in a frame). It does not apply to DIT mode (XMOD = 180h) or burst mode (XMOD = 0).


Figure 16-32 shows the basic logical connection of the serializers in loopback mode. Two types of loopback connections are possible, selected by the ORD bit in the digital loopback control register (DLBCTL) as follows:

- ORD = 0: Outputs of odd serializers are connected to inputs of even serializers. If this mode is selected, you should configure odd serializers to be transmitters and even serializers to be receivers.
- ORD = 1: Outputs of even serializers are connected to inputs of odd serializers. If this mode is selected, you should configure even serializers to be transmitters and odd serializers to be receivers.

Data can be externally visible at the I/O pin of the transmit serializer if the pin is configured as a McASP output pin by setting the corresponding PFUNC bit to 0 and PDIR bit to 1.

In loopback mode, the transmit clock and frame sync are used by both the transmit and receive sections of the McASP. The transmit and receive sections operate synchronously. This is achieved by setting the MODE bit of the DLBCTL register to 01b and the ASYNC bit of the ACLKXCTL register to 0.

**Figure 16-32. Serializers in Loopback Mode**



### 16.2.8.5.1 Loopback Mode Configurations

This is a summary of the settings required for digital loopback mode for TDM format:

- The DLBEN bit in DLBCTL must be set to 1 to enable loopback mode.
- The MODE bits in DLBCTL must be set to 01b for both the transmit and receive sections to use the transmit clock and frame sync generator.
- The ORD bit in DLBCTL must be programmed appropriately to select odd or even serializers to be transmitters or receivers. The corresponding serializers must be configured accordingly.
- The ASYNC bit in ACLKXCTL must be cleared to 0 to ensure synchronous transmit and receive operations.
- RMOD field in AFSRCTL and XMOD field in AFSXCTL must be set to 2h to 20h to indicate TDM mode. Loopback mode does not apply to DIT or burst mode.

### 16.2.9 Reset Considerations

The McASP has two reset sources: software reset and hardware reset.

#### 16.2.9.1 Software Reset Considerations

The transmitter and receiver portions of the McASP may be put in reset through the global control register (GBLCTL). Note that a valid serial clock must be supplied to the desired portion of the McASP (transmit and/or receive) in order to assert the software reset bits in GBLCTL. see [Section 16.2.10.2](#) for details on how to ensure reset has occurred.

The entire McASP module may also be reset through the Power and Sleep Controller (PSC). Note that from the McASP perspective, this reset appears as a hardware reset to the entire module.

#### 16.2.9.2 Hardware Reset Considerations

When the McASP is reset due to device reset, the entire serial port (including the transmitter and receiver state machines, and other registers) is reset.

### 16.2.10 Setup and Initialization

This section discusses steps necessary to use the McASP module.

#### 16.2.10.1 Considerations When Using a McASP

The following is a list of things to be considered for systems using a McASP:

##### 16.2.10.1.1 Clocks

For each receive and transmit section:

- External or internal generated bit clock and high frequency clock?
- If internally generated, what is the bit clock speed and the high frequency clock speed?
- Clock polarity?
- External or internal generated frame sync?
- If internally generated, what is frame sync speed?
- Frame sync polarity?
- Frame sync width?
- Transmit and receive sync or asynchronous?

##### 16.2.10.1.2 Data Pins

For each pin of each McASP:

- McASP or GPIO?
- Input or output?

### 16.2.10.1.3 Data Format

For each transmit and receive data:

- Internal numeric representation (integer, Q31 fraction)?
- I2S or DIT (transmit only)?
- Time slot delay (0, 1, or 2 bit)?
- Alignment (left or right)?
- Order (MSB first, LSB first)?
- Pad (if yes, pad with what value)?
- Slot size?
- Rotate?
- Mask?

### 16.2.10.1.4 Data Transfers

- Internal: DMA or CPU?
- External: TDM or burst?
- Bus: configuration bus (CFG) or data port (DAT)?

### 16.2.10.2 Transmit/Receive Section Initialization

You must follow the following steps to properly configure the McASP. If external clocks are used, they should be present prior to the following initialization steps.

1. Reset McASP to default values by setting GBLCTL = 0. Poll the bits to ensure that the active reset value (0) is successfully latched into the GBLCTL register.
2. Configure all McASP registers except GBLCTL in the following order:
  - (a) Receive registers: RMASK, RFMT, AFSRCTL, ACLKRCTL, AHCLKRCTL, RTDM, RINTCTL, RCLKCHK. If external clocks AHCLKR and/or ACLKR are used, they must be running already for proper synchronization of the GBLCTL register.
  - (b) Transmit registers: XMASK, XFMT, AFSXCTL, ACLKXCTL, AHCLKXCTL, XTDM, XINTCTL, XCLKCHK. If external clocks AHCLKX and/or ACLKX are used, they must be running already for proper synchronization of the GBLCTL register.
  - (c) Serializer registers: SRCTL[n].
  - (d) Global registers: Registers PFUNC, PDIR, DITCTL, DLBCTL, AMUTE. Note that PDIR should only be programmed after the clocks and frames are set up in the steps above. This is because the moment a clock pin is configured as an output in PDIR, the clock pin starts toggling at the rate defined in the corresponding clock control register. Therefore you must ensure that the clock control register is configured appropriately before you set the pin to be an output. A similar argument applies to the frame sync pins. Also note that the reset state for the transmit high-frequency clock divide register (HCLKXDIV) is divide-by-1, and the divide-by-1 clocks are not gated by the transmit high-frequency clock divider reset enable (XHCLKRST).
  - (e) DIT registers: For DIT mode operation, set up registers DITCSRA[n], DITCSR[n], DITUDRA[n], and DITUDRB[n].
3. Start the respective high-frequency serial clocks AHCLKX and/or AHCLKR. This step is necessary even if external high-frequency serial clocks are used:
  - (a) Take the respective internal high-frequency serial clock divider(s) out of reset by setting the RHCLKRST bit for the receiver and/or the XHCLKRST bit for the transmitter in GBLCTL. All other bits in GBLCTL should be held at 0.
  - (b) Software must read back from GBLCTL to ensure the bit(s) to which you wrote are successfully latched in GBLCTL before you proceed.

4. Start the respective serial clocks ACLKX and/or ACLKR. This step can be skipped if external serial clocks are used and they are running:
  - (a) Take the respective internal serial clock divider(s) out of reset by setting the RCLKRST bit for the receiver and/or the XCLKRST bit for the transmitter in GBLCTL. All other bits in GBLCTL should be left at the previous state.
  - (b) Read back from GBLCTL to ensure the bit(s) to which you wrote are successfully latched in GBLCTL before you proceed.
5. Setup data acquisition as required:
  - (a) If DMA is used to service the McASP, set up data acquisition as desired and start the DMA in this step, before the McASP is taken out of reset.
  - (b) If CPU interrupt is used to service the McASP, enable the transmit and/ or receive interrupt as required.
  - (c) If CPU polling is used to service the McASP, no action is required in this step.
6. Activate serializers.
  - (a) Before starting, clear the respective transmitter and receiver status registers by writing XSTAT = FFFFh and RSTAT = FFFFh.
  - (b) Take the respective serializers out of reset by setting the RSRCLR bit for the receiver and/or the XSRCLR bit for the transmitter in GBLCTL. All other bits in GBLCTL should be left at the previous state.
  - (c) Read back from GBLCTL to ensure the bit(s) to which you wrote are successfully latched in GBLCTL before you proceed.
7. Verify that all transmit buffers are serviced. Skip this step if the transmitter is not used. Also, skip this step if time slot 0 is selected as inactive (special cases, see [Figure 16-20](#), second waveform). As soon as the transmit serializer is taken out of reset, XDATA in the XSTAT register is set, indicating that XBUF is empty and ready to be serviced. The XDATA status causes an DMA event AXEVT to be generated, and can cause an interrupt AXINT to be generated if it is enabled in the XINTCTL register.
  - (a) If DMA is used to service the McASP, the DMA automatically services the McASP upon receiving AXEVT. Before proceeding in this step, you should verify that the XDATA bit in the XSTAT is cleared to 0, indicating that all transmit buffers are already serviced by the DMA.
  - (b) If CPU interrupt is used to service the McASP, interrupt service routine is entered upon the AXINT interrupt. The interrupt service routine should service the XBUF registers. Before proceeding in this step, you should verify that the XDATA bit in XSTAT is cleared to 0, indicating that all transmit buffers are already serviced by the CPU.
  - (c) If CPU polling is used to service the McASP, the XBUF registers should be written to in this step.
8. Release state machines from reset.
  - (a) Take the respective state machine(s) out of reset by setting the RSMRST bit for the receiver and/or the XSMRST bit for the transmitter in GBLCTL. All other bits in GBLCTL should be left at the previous state.
  - (b) Read back from GBLCTL to ensure the bit(s) to which you wrote are successfully latched in GBLCTL before you proceed.
9. Release frame sync generators from reset. Note that it is necessary to release the internal frame sync generators from reset, even if an external frame sync is being used, because the frame sync error detection logic is built into the frame sync generator.
  - (a) Take the respective frame sync generator(s) out of reset by setting the RFRST bit for the receiver, and/or the XFRST bit for the transmitter in GBLCTL. All other bits in GBLCTL should be left at the previous state.
  - (b) Read back from GBLCTL to ensure the bit(s) to which you wrote are successfully latched in GBLCTL before you proceed.



10. Upon the first frame sync signal, McASP transfers begin. The McASP synchronizes to an edge on the frame sync pin, not the level on the frame sync pin. This makes it easy to release the state machine and frame sync generators from reset.
  - (a) For example, if you configure the McASP for a rising edge transmit frame sync, then you do not need to wait for a low level on the frame sync pin before releasing the McASP transmitter state machine and frame sync generators from reset.

### 16.2.10.3 Separate Transmit and Receive Initialization

In many cases, it is desirable to separately initialize the McASP transmitter and receiver. For example, you may delay the initialization of the transmitter until the type of data coming in on the receiver is recognized. Or a change in the incoming data stream on the receiver may necessitate a reinitialization of the transmitter.

In this case, you may still follow the sequence outlined in [Section 16.2.10.2](#), but use it for each section (transmit, receive) individually. The GBLCTL register is aliased to RGBLCTL and XGBLCTL to facilitate separate initialization of transmit and receive sections.

### 16.2.10.4 Importance of Reading Back GBLCTL

In [Section 16.2.10.2](#), steps 3b, 4b, 6c, 8b, and 9b state that GBLCTL should be read back until the bits that were written are successfully latched. This is important, because the transmitter and receiver state machines run off of the respective bit clocks, which are typically about tens to hundreds of times slower than the processor's internal bus clock. Therefore, it takes many cycles between when the processor writes to GBLCTL (or RGBLCTL and XGBLCTL), and when the McASP actually recognizes the write operation. If you skip this step, then the McASP may never see the reset bits in the global control registers get asserted and de-asserted; resulting in an uninitialized McASP.

Therefore, the logic in McASP has been implemented such that once the processor writes GBLCTL, RGBLCTL, or XGBLCTL, the resulting write is not visible by reading back GBLCTL until the McASP has recognized the change. This typically requires two bit clocks plus two processor bus clocks to occur.

Also, if the bit clocks can be completely stopped, any software that polls GBLCTL should be implemented with a time-out. If GBLCTL does not have a time-out, and the bit clock stops, the changes written to GBLCTL will not be reflected until the bit clock restarts.

Finally, please note that while RGBLCTL and XGBLCTL allow separate changing of the receive and transmit halves of GBLCTL, they also immediately reflect the updated value (useful for debug purposes). Only GBLCTL can be used for the read back step.

### 16.2.10.5 Synchronous Transmit and Receive Operation (ASYNC = 0)

When ASYNC = 0 in ACLKXCTL, the transmit and receive sections operate synchronously from the transmit section clock and transmit frame sync signals ([Figure 16-16](#)). The receive section may have a different (but compatible in terms of slot size) data format.

When ASYNC = 0, the receive frame sync generator is internally disabled. If the AFSX pin is configured as an output, it serves as the frame sync signal for both transmit and receive. The AFSR pin should not be used because the transmit frame sync generator output, which is used by both the transmitter and the receiver when ASYNC = 0, is not propagated to the AFSR pin ([Figure 16-18](#)).

When ASYNC = 0, the transmit and receive sections must share some common settings, since they both use the same clock and frame sync signals:

- DITEN = 0 in DITCTL (TDM mode is enabled).
- The total number of bits per frame must be the same (that is, RSSZ × RMOD must equal to XSSZ × XMOD).
- Both transmit and receive should either be specified as burst or TDM mode, but not mixed.
- The settings in ACLKRCTL are irrelevant.
- FSXM must match FSRM.
- FXWID must match FRWID.



For all other settings, the transmit and receive sections may be programmed independently.

### 16.2.10.6 Asynchronous Transmit and Receive Operation (ASYNC = 1)

When ASYNC = 1 in ACLKXCTL, the transmit and receive sections operate completely independently and have separate clock and frame sync signals (Figure 16-16, Figure 16-17, and Figure 16-18). The events generated by each section come asynchronously.

## 16.2.11 Interrupts

### 16.2.11.1 Transmit Data Ready Interrupt

The transmit data ready interrupt (XDATA) is generated if XDATA is 1 in the XSTAT register and XDATA is also enabled in XINTCTL. Section 16.2.8.1.1 provides details on when XDATA is set in the XSTAT register.

A transmit start of frame interrupt (XSTAFRM) is triggered by the recognition of transmit frame sync. A transmit last slot interrupt (XLAST) is a qualified version of the data ready interrupt (XDATA). It has the same behavior as the data ready interrupt, but is further qualified by having the data requested belonging to the last slot (the slot that just ended was next-to-last TDM slot, current slot is last slot).

### 16.2.11.2 Receive Data Ready Interrupt

The receive data ready interrupt (RDATA) is generated if RDATA is 1 in the RSTAT register and RDATA is also enabled in RINTCTL. Section 16.2.8.1.2 provides details on when RDATA is set in the RSTAT register.

A receiver start of frame interrupt (RSTAFRM) is triggered by the recognition of a receiver frame sync. A receiver last slot interrupt (RLAST) is a qualified version of the data ready interrupt (RDATA). It has the same behavior as the data ready interrupt, but is further qualified by having the data in the buffer come from the last TDM time slot (the slot that just ended was last TDM slot).

### 16.2.11.3 Error Interrupts

Upon detection, the following error conditions generate interrupt flags:

- In the receive status register (RSTAT):
  - Receiver overrun (ROVRN).
  - Unexpected receive frame sync (RSYNCERR).
  - Receive clock failure (RCKFAIL).
  - Receive DMA error (RDMAERR).
- In the transmit status register (XSTAT):
  - Transmit underrun (XUNDRN).
  - Unexpected transmit frame sync (XSYNCERR).
  - Transmit clock failure (XCKFAIL).
  - Transmit DMA error (XDMAERR).

Each interrupt source also has a corresponding enable bit in the receive interrupt control register (RINTCTL) and transmit interrupt control register (XINTCTL). If the enable bit is set in RINTCTL or XINTCTL, an interrupt is requested when the interrupt flag is set in RSTAT or XSTAT. If the enable bit is not set, no interrupt request is generated. However, the interrupt flag may be polled.

### 16.2.11.4 Audio Mute (AMUTE) Function


The McASP includes an automatic audio mute function (Figure 16-33) that asserts in hardware the AMUTE pin to a preprogrammed output state, as selected by the MUTEN bit in the audio mute control register (AMUTE). The AMUTE pin is asserted when one of the interrupt flags is set or an external device issues an error signal on the AMUTEIN input. Typically, the AMUTEIN input is shared with a device interrupt pin (for example EXT\_INT4).

The AMUTEIN input allows the on-chip logic to consider a mute input from other devices in the system, so that all errors may be considered. The AMUTEIN input has a programmable polarity to allow it to adapt to different devices, as selected by the INPOL bit in AMUTE, and it must be enabled explicitly.

In addition to the external AMUTEIN input, the AMUTE pin output may be asserted when one of the error interrupt flags is set and its mute function is enabled in AMUTE.

When one or more of the errors is detected and enabled, the AMUTE pin is driven to an active state that is selected by MUTEN in AMUTE. The active polarity of the AMUTE pin is programmable by MUTEN (and the inactive polarity is the opposite of the active polarity). The AMUTE pin remains driven active until software clears all the error interrupt flags that are enabled to mute, and until the AMUTEIN is inactive.

Figure 16-33. Audio Mute (AMUTE) Block Diagram



### 16.2.11.5 Multiple Interrupts

This only applies to interrupts and not to DMA requests. The following terms are defined:

- **Active Interrupt Request:** a flag in RSTAT or XSTAT is set and the interrupt is enabled in RINTCTL or XINTCTL.
- **Outstanding Interrupt Request:** An interrupt request has been issued on one of the McASP transmit/receive interrupt ports, but that request has not yet been serviced.
- **Serviced:** The CPU writes to RSTAT or XSTAT to clear one or more of the active interrupt request flags.

The first interrupt request to become active for the transmitter with the interrupt flag set in XSTAT and the interrupt enabled in XINTCTL generates a request on the McASP transmit interrupt port AXINT.

If more than one interrupt request becomes active in the same cycle, a single interrupt request is generated on the McASP transmit interrupt port. Subsequent interrupt requests that become active while the first interrupt request is outstanding do not immediately generate a new request pulse on the McASP transmit interrupt port.

The transmit interrupt is serviced with the CPU writing to XSTAT. If any interrupt requests are active after the write, a new request is generated on the McASP transmit interrupt port.

The receiver operates in a similar way, but using RSTAT, RINTCTL, and the McASP receive interrupt port ARINT.

One outstanding interrupt request is allowed on each port, so a transmit and a receive interrupt request may both be outstanding at the same time.

## 16.2.12 EDMA Event Support

### 16.2.12.1 EDMA Events

There are six EDMA events.

### 16.2.12.2 Using the DMA for McASP Servicing

The most typical scenario is to use the DMA to service the McASP through the data port, although the DMA can also service the McASP through the configuration bus. Two possibilities exist for using the DMA events to service the McASP:

1. Use **AXEVT/AREVT**: Triggered upon each XDATA/RDATA transition from 0 to 1.
2. Use **AXEVTO/AREVTO** and **AXEVTE/AREVTE**: Alternating AXEVT/AREVT events for odd/even slots. Upon AXEVT/AREVT, AXEVTO/AREVTO is triggered if the event is for an odd channel, and AXEVTE/AREVTE is triggered if the event is for an even channel.



---

**NOTE:** Check the device-specific data manual to see if AXEVTO/AREVTO and AXEVTE/AREVTE are supported. These are optional.

---

[Figure 16-34](#) and [Figure 16-35](#) show an example audio system with six audio channels (LF, RF, LS, RS, C, and LFE) transmitted from three AXRn pins on the McASP. [Figure 16-34](#) and [Figure 16-35](#) show when events AXEVT, AXEVTO, and AXEVTE are triggered. [Figure 16-34](#) and [Figure 16-35](#) also apply for the receive audio channels and show when events AREVT, AREVTO, and AREVTE are triggered.

You can either use the DMA to service the McASP upon events AXEVT and AREVT ([Figure 16-34](#)) or upon events AXEVTO, AREVTO, AXEVTE, and AREVTE ([Figure 16-35](#)).

**Figure 16-34. DMA Events in an Audio Example—Two Events (Scenario 1)**

**Figure 16-35. DMA Events in an Audio Example—Four Events (Scenario 2)**


In scenario 1 (Figure 16-34), a DMA event AXEVT/AREVT is triggered on each time slot. In the example, AXEVT is triggered for each of the transmit audio channel time slot (Time slot for channels LF, LS, and C; and time slot for channels RF, RS, LFE). Similarly, AREVT is triggered for each of the receive audio channel time slot. Scenario 1 allows for the use of a single DMA to transmit all audio channels, and a single DMA to receive all audio channels.

In scenario 2 (Figure 16-35), two alternating DMA events are triggered for each time slot. In the example, AXEVT (even) is triggered for the time slot for the even audio channels (LF, LS, C) and AXEVT (odd) is triggered for the time slot for the odd audio channels (RF, RS, LFE). AXEVT (even) and AXEVT (odd) alternate in time. The same is true in the receive direction with the use of AREVT (even) and AREVT (odd). This scenario allows for the use of two DMA channels (odd and even) to transmit all audio channels, and two DMA channels to receive all audio channels.

Here are some guidelines on using the different DMA events:


- Either use AXEVT, or the combination of AXEVTO and AXEVTE, to service the McASP. Never use all three at the same time. Similarly for receive, either use AREVT, or the combination of AREVTO and AREVTE.
- The McASP generates transmit DMA events independently from receive DMA events; therefore, separate schemes can be used for transmit and receive DMA. For example, scenario 1 could be used for the transmit data (AXEVT) and scenario 2 could be used for the receive data (AREVTO, AREVTE), and conversely.

Note the difference between DMA event generation and the CPU interrupt generation. DMA events are generated automatically upon data ready; whereas CPU interrupt generation needs to be enabled in the XINTCTL/RINTCTL register.

In Figure 16-35, scenario 2, each transmit DMA request is for data in the next time slot, while each receive DMA request is for data in the previous time slot. For example, Figure 16-36 shows a circled AXEVTE event for an even time slot transmit DMA request. The transmitter always requests a DMA transfer for data it will need to transmit during the next time slot. So, in this example, the circled event AXEVTE is a request for data for samples LF2, LS2, and C2.

On the other hand, the circled AREVTE event is an even time slot receive DMA request. The receiver always requests a DMA transfer for data it received during the previous time slot. In this example, the circled event AREVTE is a request for samples LF1, LS1, and C1.

Figure 16-36. DMA Events in an Audio Example



### 16.2.13 Power Management

The McASP can be placed in reduced power modes to conserve power during periods of low activity.

### 16.2.14 Emulation Considerations

**NOTE:** The receive buffer registers (RBUF $n$ ) and transmit buffer registers (XBUF $n$ ) should not be accessed by the emulator when the McASP is running. Such an access will cause the RDY/XRDY bit in the serializer control register  $n$  (SRCTL $n$ ) to be updated.

The McASP does not support the emulation suspend. If the McASP is placed into a suspended state, software needs to ensure that the registers/internal logic is reset to its default values by performing a module power cycle before restarting the initialization sequence.

## 16.3 McASP Registers

Table 16-7 lists the control registers for the McASP. For the base address of these registers, see . The control registers are accessed through the configuration bus of the device. The receive buffer registers (RBUF $n$ ) and transmit buffer registers (XBUF $n$ ) can also be accessed through the data port of the device, as listed in Table 16-8.

Control registers for the McASP Audio FIFO (AFIFO) are summarized in Table 16-9. Note that the AFIFO Write FIFO (WFIFO) and Read FIFO (RFIFO) have independent control and status registers. The AFIFO control registers are accessed through the peripheral configuration port.

**Table 16-7. McASP Registers Accessed Through Configuration Bus**

Offset	Acronym	Register Description	Section
0h	REV	Revision identification register	<a href="#">Section 16.3.1</a>
10h	PFUNC	Pin function register	<a href="#">Section 16.3.2</a>
14h	PDIR	Pin direction register	<a href="#">Section 16.3.3</a>
18h	PDOUT	Pin data output register	<a href="#">Section 16.3.4</a>
1Ch	PDIN	Read returns: Pin data input register	<a href="#">Section 16.3.5</a>
1Ch	PDSET	Writes affect: Pin data set register (alternate write address: PDOUT)	<a href="#">Section 16.3.6</a>
20h	PDCLR	Pin data clear register (alternate write address: PDOUT)	<a href="#">Section 16.3.7</a>
44h	GBLCTL	Global control register	<a href="#">Section 16.3.8</a>
48h	AMUTE	Audio mute control register	<a href="#">Section 16.3.9</a>
4Ch	DLBCTL	Digital loopback control register	<a href="#">Section 16.3.10</a>
50h	DITCTL	DIT mode control register	<a href="#">Section 16.3.11</a>
60h	RGBLCTL	Receiver global control register: Alias of GBLCTL, only receive bits are affected - allows receiver to be reset independently from transmitter	<a href="#">Section 16.3.12</a>
64h	RMASK	Receive format unit bit mask register	<a href="#">Section 16.3.13</a>
68h	RFMT	Receive bit stream format register	<a href="#">Section 16.3.14</a>
6Ch	AFSRCTL	Receive frame sync control register	<a href="#">Section 16.3.15</a>
70h	ACLKRCTL	Receive clock control register	<a href="#">Section 16.3.16</a>
74h	AHCLKRCTL	Receive high-frequency clock control register	<a href="#">Section 16.3.17</a>
78h	RTDM	Receive TDM time slot 0-31 register	<a href="#">Section 16.3.18</a>
7Ch	RINTCTL	Receiver interrupt control register	<a href="#">Section 16.3.19</a>
80h	RSTAT	Receiver status register	<a href="#">Section 16.3.20</a>
84h	RSLOT	Current receive TDM time slot register	<a href="#">Section 16.3.21</a>
88h	RCLKCHK	Receive clock check control register	<a href="#">Section 16.3.22</a>
8Ch	REVTCTL	Receiver DMA event control register	<a href="#">Section 16.3.23</a>
A0h	XGBLCTL	Transmitter global control register. Alias of GBLCTL, only transmit bits are affected - allows transmitter to be reset independently from receiver	<a href="#">Section 16.3.24</a>
A4h	XMASK	Transmit format unit bit mask register	<a href="#">Section 16.3.25</a>
A8h	XFMT	Transmit bit stream format register	<a href="#">Section 16.3.26</a>
ACh	AFSXCTL	Transmit frame sync control register	<a href="#">Section 16.3.27</a>
B0h	ACLKXCTL	Transmit clock control register	<a href="#">Section 16.3.28</a>
B4h	AHCLKXCTL	Transmit high-frequency clock control register	<a href="#">Section 16.3.29</a>
B8h	XTDM	Transmit TDM time slot 0-31 register	<a href="#">Section 16.3.30</a>
BCh	XINTCTL	Transmitter interrupt control register	<a href="#">Section 16.3.31</a>
C0h	XSTAT	Transmitter status register	<a href="#">Section 16.3.32</a>
C4h	XSLOT	Current transmit TDM time slot register	<a href="#">Section 16.3.33</a>
C8h	XCLKCHK	Transmit clock check control register	<a href="#">Section 16.3.34</a>
CCh	XEVTCTL	Transmitter DMA event control register	<a href="#">Section 16.3.35</a>
100h	DITCSRA0	Left (even TDM time slot) channel status register (DIT mode) 0	<a href="#">Section 16.3.37</a>
104h	DITCSRA1	Left (even TDM time slot) channel status register (DIT mode) 1	<a href="#">Section 16.3.37</a>

**Table 16-7. McASP Registers Accessed Through Configuration Bus (continued)**

Offset	Acronym	Register Description	Section
108h	DITCSRA2	Left (even TDM time slot) channel status register (DIT mode) 2	<a href="#">Section 16.3.37</a>
10Ch	DITCSRA3	Left (even TDM time slot) channel status register (DIT mode) 3	<a href="#">Section 16.3.37</a>
110h	DITCSRA4	Left (even TDM time slot) channel status register (DIT mode) 4	<a href="#">Section 16.3.37</a>
114h	DITCSRA5	Left (even TDM time slot) channel status register (DIT mode) 5	<a href="#">Section 16.3.37</a>
118h	DITCSRB0	Right (odd TDM time slot) channel status register (DIT mode) 0	<a href="#">Section 16.3.38</a>
11Ch	DITCSRB1	Right (odd TDM time slot) channel status register (DIT mode) 1	<a href="#">Section 16.3.38</a>
120h	DITCSRB2	Right (odd TDM time slot) channel status register (DIT mode) 2	<a href="#">Section 16.3.38</a>
124h	DITCSRB3	Right (odd TDM time slot) channel status register (DIT mode) 3	<a href="#">Section 16.3.38</a>
128h	DITCSRB4	Right (odd TDM time slot) channel status register (DIT mode) 4	<a href="#">Section 16.3.38</a>
12Ch	DITCSRB5	Right (odd TDM time slot) channel status register (DIT mode) 5	<a href="#">Section 16.3.38</a>
130h	DITUDRA0	Left (even TDM time slot) channel user data register (DIT mode) 0	<a href="#">Section 16.3.39</a>
134h	DITUDRA1	Left (even TDM time slot) channel user data register (DIT mode) 1	<a href="#">Section 16.3.39</a>
138h	DITUDRA2	Left (even TDM time slot) channel user data register (DIT mode) 2	<a href="#">Section 16.3.39</a>
13Ch	DITUDRA3	Left (even TDM time slot) channel user data register (DIT mode) 3	<a href="#">Section 16.3.39</a>
140h	DITUDRA4	Left (even TDM time slot) channel user data register (DIT mode) 4	<a href="#">Section 16.3.39</a>
144h	DITUDRA5	Left (even TDM time slot) channel user data register (DIT mode) 5	<a href="#">Section 16.3.39</a>
148h	DITUDRB0	Right (odd TDM time slot) channel user data register (DIT mode) 0	<a href="#">Section 16.3.40</a>
14Ch	DITUDRB1	Right (odd TDM time slot) channel user data register (DIT mode) 1	<a href="#">Section 16.3.40</a>
150h	DITUDRB2	Right (odd TDM time slot) channel user data register (DIT mode) 2	<a href="#">Section 16.3.40</a>
154h	DITUDRB3	Right (odd TDM time slot) channel user data register (DIT mode) 3	<a href="#">Section 16.3.40</a>
158h	DITUDRB4	Right (odd TDM time slot) channel user data register (DIT mode) 4	<a href="#">Section 16.3.40</a>
15Ch	DITUDRB5	Right (odd TDM time slot) channel user data register (DIT mode) 5	<a href="#">Section 16.3.40</a>
180h	SRCTL0	Serializer control register 0	<a href="#">Section 16.3.36</a>
184h	SRCTL1	Serializer control register 1	<a href="#">Section 16.3.36</a>
188h	SRCTL2	Serializer control register 2	<a href="#">Section 16.3.36</a>
18Ch	SRCTL3	Serializer control register 3	<a href="#">Section 16.3.36</a>
190h	SRCTL4	Serializer control register 4	<a href="#">Section 16.3.36</a>
194h	SRCTL5	Serializer control register 5	<a href="#">Section 16.3.36</a>
198h	SRCTL6	Serializer control register 6	<a href="#">Section 16.3.36</a>
19Ch	SRCTL7	Serializer control register 7	<a href="#">Section 16.3.36</a>
1A0h	SRCTL8	Serializer control register 8	<a href="#">Section 16.3.36</a>
1A4h	SRCTL9	Serializer control register 9	<a href="#">Section 16.3.36</a>
1A8h	SRCTL10	Serializer control register 10	<a href="#">Section 16.3.36</a>
1ACh	SRCTL11	Serializer control register 11	<a href="#">Section 16.3.36</a>
1B0h	SRCTL12	Serializer control register 12	<a href="#">Section 16.3.36</a>
1B4h	SRCTL13	Serializer control register 13	<a href="#">Section 16.3.36</a>
1B8h	SRCTL14	Serializer control register 14	<a href="#">Section 16.3.36</a>
1BCh	SRCTL15	Serializer control register 15	<a href="#">Section 16.3.36</a>
200h	XBUF0	Transmit buffer register for serializer 0	<a href="#">Section 16.3.41</a>
204h	XBUF1	Transmit buffer register for serializer 1	<a href="#">Section 16.3.41</a>
208h	XBUF2	Transmit buffer register for serializer 2	<a href="#">Section 16.3.41</a>
20Ch	XBUF3	Transmit buffer register for serializer 3	<a href="#">Section 16.3.41</a>
210h	XBUF4	Transmit buffer register for serializer 4	<a href="#">Section 16.3.41</a>
214h	XBUF5	Transmit buffer register for serializer 5	<a href="#">Section 16.3.41</a>
218h	XBUF6	Transmit buffer register for serializer 6	<a href="#">Section 16.3.41</a>
21Ch	XBUF7	Transmit buffer register for serializer 7	<a href="#">Section 16.3.41</a>
220h	XBUF8	Transmit buffer register for serializer 8	<a href="#">Section 16.3.41</a>



**Table 16-7. McASP Registers Accessed Through Configuration Bus (continued)**

Offset	Acronym	Register Description	Section
224h	XBUF9	Transmit buffer register for serializer 9	<a href="#">Section 16.3.41</a>
228h	XBUF10	Transmit buffer register for serializer 10	<a href="#">Section 16.3.41</a>
22Ch	XBUF11	Transmit buffer register for serializer 11	<a href="#">Section 16.3.41</a>
230h	XBUF12	Transmit buffer register for serializer 12	<a href="#">Section 16.3.41</a>
234h	XBUF13	Transmit buffer register for serializer 13	<a href="#">Section 16.3.41</a>
238h	XBUF14	Transmit buffer register for serializer 14	<a href="#">Section 16.3.41</a>
23Ch	XBUF15	Transmit buffer register for serializer 15	<a href="#">Section 16.3.41</a>
280h	RBUF0	Receive buffer register for serializer 0	<a href="#">Section 16.3.42</a>
284h	RBUF1	Receive buffer register for serializer 1	<a href="#">Section 16.3.42</a>
288h	RBUF2	Receive buffer register for serializer 2	<a href="#">Section 16.3.42</a>
28Ch	RBUF3	Receive buffer register for serializer 3	<a href="#">Section 16.3.42</a>
290h	RBUF4	Receive buffer register for serializer 4	<a href="#">Section 16.3.42</a>
294h	RBUF5	Receive buffer register for serializer 5	<a href="#">Section 16.3.42</a>
298h	RBUF6	Receive buffer register for serializer 6	<a href="#">Section 16.3.42</a>
29Ch	RBUF7	Receive buffer register for serializer 7	<a href="#">Section 16.3.42</a>
2A0h	RBUF8	Receive buffer register for serializer 8	<a href="#">Section 16.3.42</a>
2A4h	RBUF9	Receive buffer register for serializer 9	<a href="#">Section 16.3.42</a>
2A8h	RBUF10	Receive buffer register for serializer 10	<a href="#">Section 16.3.42</a>
2ACh	RBUF11	Receive buffer register for serializer 11	<a href="#">Section 16.3.42</a>
2B0h	RBUF12	Receive buffer register for serializer 12	<a href="#">Section 16.3.42</a>
2B4h	RBUF13	Receive buffer register for serializer 13	<a href="#">Section 16.3.42</a>
2B8h	RBUF14	Receive buffer register for serializer 14	<a href="#">Section 16.3.42</a>
2BCh	RBUF15	Receive buffer register for serializer 15	<a href="#">Section 16.3.42</a>

**Table 16-8. McASP Registers Accessed Through Data Port**

Hex Address	Register Name	Register Description
Read Accesses	RBUF <sup>(1)</sup>	Receive buffer data peripheral register address. Cycles through receive serializers, skipping over transmit serializers and inactive serializers. Starts at the lowest serializer at the beginning of each time slot. DAT BUS only if XBUSEL = 0. See the device specific data manual for address location.
Write Accesses	XBUF <sup>(1)</sup>	Transmit buffer data peripheral register address. Cycles through transmit serializers, skipping over receive and inactive serializers. Starts at the lowest serializer at the beginning of each time slot. DAT BUS only if RBUSEL = 0. See the device specific data manual for address location.

<sup>(1)</sup> RBUF and XBUF are at the same address location. Reads access RBUF and writes access XBUF.

**Table 16-9. McASP AFIFO Registers Accessed Through Peripheral Configuration Port**

Offset	Acronym	Register Description	Section
1000h	WFIFOCTL	Write FIFO control register	<a href="#">Section 16.3.43</a>
1004h	WFIFOSTS	Write FIFO status register	<a href="#">Section 16.3.44</a>
1008h	RFIFOCTL	Read FIFO control register	<a href="#">Section 16.3.45</a>
100Ch	RFIFOSTS	Read FIFO status register	<a href="#">Section 16.3.46</a>



### 16.3.1 Revision Identification Register (REV)

The revision identification register (REV) contains identification data for the peripheral. The REV is shown in [Figure 16-37](#) and described in [Table 16-10](#).

**Figure 16-37. Revision Identification Register (REV)**



LEGEND: R = Read only; -n = value after reset

**Table 16-10. Revision Identification Register (REV) Field Descriptions**

Bit	Field	Value	Description
31-0	REV	4430 7302h	Identifies revision of peripheral.

### 16.3.2 Pin Function Register (PFUNC)


The pin function register (PFUNC) specifies the function of AXRn, ACLKX, AHCLKX, AFSX, ACLKR, AHCLKR, and AFSR pins as either a McASP pin or a general-purpose input/output (GPIO) pin. The PFUNC is shown in [Figure 16-38](#) and described in [Table 16-11](#).

**CAUTION**

Writing to Reserved Bits

Writing a value other than 0 to reserved bits in this register may cause improper device operation.

**Figure 16-38. Pin Function Register (PFUNC)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-11. Pin Function Register (PFUNC) Field Descriptions**

Bit	Field	Value	Description
31	AFSR		Determines if AFSR pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
30	AHCLKR		Determines if AHCLKR pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
29	ACLKR		Determines if ACLKR pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
28	AFSX		Determines if AFSX pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
27	AHCLKX		Determines if AHCLKX pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
26	ACLKX		Determines if ACLKX pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
25	AMUTE		Determines if AMUTE pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.
24-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-0	AXR[15-0]		Determines if AXRn pin functions as McASP or GPIO.
		0	Pin functions as McASP pin.
		1	Pin functions as GPIO pin.

### 16.3.3 Pin Direction Register (PDIR)

The pin direction register (PDIR) specifies the direction of AXR<sub>n</sub>, ACLKX, AHCLKX, AFSX, ACLKR, AHCLKR, and AFSR pins as either an input or an output pin. The PDIR is shown in [Figure 16-39](#) and described in [Table 16-12](#). Refer to the device-specific data manual for the number of pins available on your device.

Regardless of the pin function register (PFUNC) setting, each PDIR bit must be set to 1 for the specified pin to be enabled as an output and each PDIR bit must be cleared to 0 for the specified pin to be an input.

For example, if the McASP is configured to use an internally-generated bit clock and the clock is to be driven out to the system, the PFUNC bit must be cleared to 0 (McASP function) and the PDIR bit must be set to 1 (an output).

When AXR<sub>n</sub> is configured to transmit, the PFUNC bit must be cleared to 0 (McASP function) and the PDIR bit must be set to 1 (an output). Similarly, when AXR<sub>n</sub> is configured to receive, the PFUNC bit must be cleared to 0 (McASP function) and the PDIR bit must be cleared to 0 (an input).

#### CAUTION

Writing to Reserved Bits

Writing a value other than 0 to reserved bits in this register may cause improper device operation.

**Figure 16-39. Pin Direction Register (PDIR)**

31	30	29	28	27	26	25	24
AFSR	AHCLKR	ACLKR	AFSX	AHCLKX	ACLKX	AMUTE	Reserved
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
23	Reserved						16
R-0							
15	14	13	12	11	10	9	8
AXR15	AXR14	AXR13	AXR12	AXR11	AXR10	AXR9	AXR8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AXR7	AXR6	AXR5	AXR4	AXR3	AXR2	AXR1	AXR0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-12. Pin Direction Register (PDIR) Field Descriptions**

Bit	Field	Value	Description
31	AFSR	0	Determines if AFSR pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
30	AHCLKR	0	Determines if AHCLKR pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
29	ACLKR	0	Determines if ACLKR pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
28	AFSX	0	Determines if AFSX pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
27	AHCLKX	0	Determines if AHCLKX pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
26	ACLKX	0	Determines if ACLKX pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
25	AMUTE	0	Determines if AMUTE pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.
24-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-0	AXR[15-0]	0	Determines if AXRn pin functions as an input or output. Pin functions as input.
		1	Pin functions as output.

### 16.3.4 Pin Data Output Register (PDOUT)

The pin data output register (PDOUT) holds a value for data out at all times, and may be read back at all times. The value held by PDOUT is not affected by writing to PDIR and PFUNC. However, the data value in PDOUT is driven out onto the McASP pin only if the corresponding bit in PFUNC is set to 1 (GPIO function) and the corresponding bit in PDIR is set to 1 (output).

When reading data, it returns the corresponding PDOUT[n] bit value and does not return the input from I/O pin. When writing data, it writes to the corresponding PDOUT[n] bit.

The PDOUT is shown in [Figure 16-40](#) and described in [Table 16-13](#).

PDOUT has these aliases or alternate addresses:

- PDSET - when written to at this address, writing a 1 to a bit in PDSET sets the corresponding bit in PDOUT to 1; writing a 0 has no effect and keeps the bits in PDOUT unchanged.
- PDCLR - when written to at this address, writing a 1 to a bit in PDCLR clears the corresponding bit in PDOUT to 0; writing a 0 has no effect and keeps the bits in PDOUT unchanged.

There is only one set of data out bits, PDOUT[31-0]. The other registers, PDSET and PDCLR, are just different addresses for the same control bits, with different behaviors during writes.

**CAUTION**

Writing to Reserved Bits

Writing a value other than 0 to reserved bits in this register may cause improper device operation.

**Figure 16-40. Pin Data Output Register (PDOUT)**

31	30	29	28	27	26	25	24
AFSR	AHCLKR	ACLKR	AFSX	AHCLKX	ACLKX	AMUTE	Reserved
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
23	Reserved						16
R-0							
15	14	13	12	11	10	9	8
AXR15	AXR14	AXR13	AXR12	AXR11	AXR10	AXR9	AXR8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AXR7	AXR6	AXR5	AXR4	AXR3	AXR2	AXR1	AXR0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-13. Pin Data Output Register (PDOUT) Field Descriptions**

Bit	Field	Value	Description
31	AFSR	0 1	Determines drive on AFSR output pin when the corresponding PFUNC[31] and PDIR[31] bits are set to 1. Pin drives low. Pin drives high.
30	AHCLKR	0 1	Determines drive on AHCLKR output pin when the corresponding PFUNC[30] and PDIR[30] bits are set to 1. Pin drives low. Pin drives high.
29	ACLKR	0 1	Determines drive on ACLKR output pin when the corresponding PFUNC[29] and PDIR[29] bits are set to 1. Pin drives low. Pin drives high.
28	AFSX	0 1	Determines drive on AFSX output pin when the corresponding PFUNC[28] and PDIR[28] bits are set to 1. Pin drives low. Pin drives high.
27	AHCLKX	0 1	Determines drive on AHCLKX output pin when the corresponding PFUNC[27] and PDIR[27] bits are set to 1. Pin drives low. Pin drives high.
26	ACLKX	0 1	Determines drive on ACLKX output pin when the corresponding PFUNC[26] and PDIR[26] bits are set to 1. Pin drives low. Pin drives high.
25	AMUTE	0 1	Determines drive on AMUTE output pin when the corresponding PFUNC[25] and PDIR[25] bits are set to 1. Pin drives low. Pin drives high.
24-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-0	AXR[15-0]	0 1	Determines drive on AXR[n] output pin when the corresponding PFUNC[n] and PDIR[n] bits are set to 1. Pin drives low. Pin drives high.

### 16.3.5 Pin Data Input Register (PDIN)

The pin data input register (PDIN) holds the I/O pin state of each of the McASP pins. PDIN allows the actual value of the pin to be read, regardless of the state of PFUNC and PDIR. The value after reset for registers 1 through 15 and 24 through 31 depends on how the pins are being driven. The PDIN is shown in [Figure 16-41](#) and described in [Table 16-14](#).

**CAUTION**

Writing to Reserved Bits

Writing a value other than 0 to reserved bits in this register may cause improper device operation.

**Figure 16-41. Pin Data Input Register (PDIN)**

31	30	29	28	27	26	25	24
AFSR	AHCLKR	ACLKR	AFSX	AHCLKX	ACLKX	AMUTE	Reserved
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
23	Reserved						16
R-0							
15	14	13	12	11	10	9	8
AXR15	AXR14	AXR13	AXR12	AXR11	AXR10	AXR9	AXR8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AXR7	AXR6	AXR5	AXR4	AXR3	AXR2	AXR1	AXR0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-14. Pin Data Input Register (PDIN) Field Descriptions**

Bit	Field	Value	Description
31	AFSR	0	Logic level on AFSR pin. Pin is logic low.
		1	Pin is logic high.
30	AHCLKR	0	Logic level on AHCLKR pin. Pin is logic low.
		1	Pin is logic high.
29	ACLKR	0	Logic level on ACLKR pin. Pin is logic low.
		1	Pin is logic high.
28	AFSX	0	Logic level on AFSX pin. Pin is logic low.
		1	Pin is logic high.
27	AHCLKX	0	Logic level on AHCLKX pin. Pin is logic low.
		1	Pin is logic high.
26	ACLKX	0	Logic level on ACLKX pin. Pin is logic low.
		1	Pin is logic high.
25	AMUTE	0	Logic level on AMUTE pin. Pin is logic low.
		1	Pin is logic high.
24-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-0	AXR[15-0]	0	Logic level on AXR[n] pin. Pin is logic low.
		1	Pin is logic high.



### 16.3.6 Pin Data Set Register (PDSET)

The pin data set register (PDSET) is an alias of the pin data output register (PDOOUT) for writes only. Writing a 1 to the PDSET bit sets the corresponding bit in PDOOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic high on the pin. PDSET is useful for a multitasking system because it allows you to set to a logic high only the desired pin(s) within a system without affecting other I/O pins controlled by the same McASP. The PDSET is shown in [Figure 16-42](#) and described in [Table 16-15](#).

#### CAUTION

Writing to Reserved Bits

Writing a value other than 0 to reserved bits in this register may cause improper device operation.

**Figure 16-42. Pin Data Set Register (PDSET)**

31	30	29	28	27	26	25	24
AFSR	AHCLKR	ACLKR	AFSX	AHCLKX	ACLKX	AMUTE	Reserved
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
23	Reserved						16
R-0							
15	14	13	12	11	10	9	8
AXR15	AXR14	AXR13	AXR12	AXR11	AXR10	AXR9	AXR8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AXR7	AXR6	AXR5	AXR4	AXR3	AXR2	AXR1	AXR0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-15. Pin Data Set Register (PDSET) Field Descriptions**

Bit	Field	Value	Description
31	AFSR		Allows the corresponding AFSR bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[31] bit is set to 1.
30	AHCLKR		Allows the corresponding AHCLKR bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[30] bit is set to 1.
29	ACLKR		Allows the corresponding ACLKR bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[29] bit is set to 1.
28	AFSX		Allows the corresponding AFSX bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[28] bit is set to 1.
27	AHCLKX		Allows the corresponding AHCLKX bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[27] bit is set to 1.
26	ACLKX		Allows the corresponding ACLKX bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[26] bit is set to 1.
25	AMUTE		Allows the corresponding AMUTE bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[25] bit is set to 1.
24-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-0	AXR[15-0]		Allows the corresponding AXR[n] bit in PDOUT to be set to a logic high without affecting other I/O pins controlled by the same port.
		0	No effect.
		1	PDOUT[n] bit is set to 1.

### 16.3.7 Pin Data Clear Register (PDCLR)

The pin data clear register (PDCLR) is an alias of the pin data output register (PDOOUT) for writes only. Writing a 1 to the PDCLR bit clears the corresponding bit in PDOOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic low on the pin. PDCLR is useful for a multitasking system because it allows you to clear to a logic low only the desired pin(s) within a system without affecting other I/O pins controlled by the same McASP. The PDCLR is shown in [Figure 16-43](#) and described in [Table 16-16](#).

#### CAUTION

Writing to Reserved Bits

Writing a value other than 0 to reserved bits in this register may cause improper device operation.

**Figure 16-43. Pin Data Clear Register (PDCLR)**

31	30	29	28	27	26	25	24
AFSR	AHCLKR	ACLKR	AFSX	AHCLKX	ACLKX	AMUTE	Reserved
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0
23	Reserved						16
R-0							
15	14	13	12	11	10	9	8
AXR15	AXR14	AXR13	AXR12	AXR11	AXR10	AXR9	AXR8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
AXR7	AXR6	AXR5	AXR4	AXR3	AXR2	AXR1	AXR0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-16. Pin Data Clear Register (PDCLR) Field Descriptions**

Bit	Field	Value	Description
31	AFSR	0	Allows the corresponding AFSR bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[31] bit is cleared to 0.
30	AHCLKR	0	Allows the corresponding AHCLKR bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[30] bit is cleared to 0.
29	ACLKR	0	Allows the corresponding ACLKR bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[29] bit is cleared to 0.
28	AFSX	0	Allows the corresponding AFSX bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[28] bit is cleared to 0.
27	AHCLKX	0	Allows the corresponding AHCLKX bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[27] bit is cleared to 0.
26	ACLKX	0	Allows the corresponding ACLKX bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[26] bit is cleared to 0.
25	AMUTE	0	Allows the corresponding AMUTE bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[25] bit is cleared to 0.
24-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-0	AXR[15-0]	0	Allows the corresponding AXR[n] bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port. No effect.
		1	PDOUT[n] bit is cleared to 0.

### 16.3.8 Global Control Register (GBLCTL)

The global control register (GBLCTL) provides initialization of the transmit and receive sections. The GBLCTL is shown in [Figure 16-44](#) and described in [Table 16-17](#).

The bit fields in GBLCTL are synchronized and latched by the corresponding clocks (ACLKX for bits 12-8 and ACLKR for bits 4-0). Before GBLCTL is programmed, you must ensure that serial clocks are running. If the corresponding external serial clocks, ACLKX and ACLKR, are not yet running, you should select the internal serial clock source in AHCLKXCTL, AHCLKRCTL, ACLKXCTL, and ACLKRCTL before GBLCTL is programmed. Also, after programming any bits in GBLCTL you should not proceed until you have read back from GBLCTL and verified that the bits are latched in GBLCTL.

**Figure 16-44. Global Control Register (GBLCTL)**

31	Reserved						16
R-0							
15	13	12	11	10	9	8	
Reserved	XFRST	XSMRST	XSRCLR	XHCLKRST	XCLKRST		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7	5	4	3	2	1	0	
Reserved	RFRST	RSMRST	RSRCLR	RHCLKRST	RCLKRST		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-17. Global Control Register (GBLCTL) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
12	XFRST	0 1	Transmit frame sync generator reset enable bit. 0 Transmit frame sync generator is reset. 1 Transmit frame sync generator is active. When released from reset, the transmit frame sync generator begins counting serial clocks and generating frame sync as programmed.
11	XSMRST	0 1	Transmit state machine reset enable bit. 0 Transmit state machine is held in reset. AXRn pin state: If PFUNC[n] = 0 and PDIR[n] = 1; then the serializer drives the AXRn pin to the state specified for inactive time slot (as determined by DISMOD bits in SRCTL). 1 Transmit state machine is released from reset. When released from reset, the transmit state machine immediately transfers data from XRBUF[n] to XRSR[n]. The transmit state machine sets the underrun flag (XUNDRN) in XSTAT, if XRBUF[n] have not been preloaded with data before reset is released. The transmit state machine also immediately begins detecting frame sync and is ready to transmit. Transmit TDM time slot begins at slot 0 after reset is released.
10	XSRCLR	0 1	Transmit serializer clear enable bit. By clearing then setting this bit, the transmit buffer is flushed to an empty state (XDATA = 1). If XSMRST = 1, XSRCLR = 1, XDATA = 1, and XBUF is not loaded with new data before the start of the next active time slot, an underrun will occur. 0 Transmit serializers are cleared. 1 Transmit serializers are active. When the transmit serializers are first taken out of reset (XSRCLR changes from 0 to 1), the transmit data ready bit (XDATA) in XSTAT is set to indicate XBUF is ready to be written.
9	XHCLKRST	0 1	Transmit high-frequency clock divider reset enable bit. 0 Transmit high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1 Transmit high-frequency clock divider is running.
8	XCLKRST	0 1	Transmit clock divider reset enable bit. 0 Transmit clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1 Transmit clock divider is running.

**Table 16-17. Global Control Register (GBLCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
7-5	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
4	RFRST	0 1	Receive frame sync generator reset enable bit. 0 Receive frame sync generator is reset. 1 Receive frame sync generator is active. When released from reset, the receive frame sync generator begins counting serial clocks and generating frame sync as programmed.
3	RSMRST	0 1	Receive state machine reset enable bit. 0 Receive state machine is held in reset. 1 Receive state machine is released from reset. When released from reset, the receive state machine immediately begins detecting frame sync and is ready to receive. Receive TDM time slot begins at slot 0 after reset is released.
2	RSRCLR	0 1	Receive serializer clear enable bit. By clearing then setting this bit, the receive buffer is flushed. 0 Receive serializers are cleared. 1 Receive serializers are active.
1	RHCLKRST	0 1	Receive high-frequency clock divider reset enable bit. 0 Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1 Receive high-frequency clock divider is running.
0	RCLKRST	0 1	Receive clock divider reset enable bit. 0 Receive clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1 Receive clock divider is running.

### 16.3.9 Audio Mute Control Register (AMUTE)

The audio mute control register (AMUTE) controls the McASP audio mute (AMUTE) output pin. The value after reset for register 4 depends on how the pins are being driven. The AMUTE is shown in [Figure 16-45](#) and described in [Table 16-18](#).

**Figure 16-45. Audio Mute Control Register (AMUTE)**

31	Reserved						16
R-0							
15	13	12	11	10	9	8	
Reserved		XDMAERR	RDMAERR	XCKFAIL	RCKFAIL	XSYNCERR	
R-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7	6	5	4	3	2	1	
RSYNCERR	XUNDRN	ROVRN	INSTAT	INEN	INPOL	MUTEN	
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-18. Audio Mute Control Register (AMUTE) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
12	XDMAERR	0 1	If transmit DMA error (XDMAERR), drive AMUTE active enable bit. 0 Drive is disabled. Detection of transmit DMA error is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of transmit DMA error, AMUTE is active and is driven according to MUTEN bit.
11	RDMAERR	0 1	If receive DMA error (RDMAERR), drive AMUTE active enable bit. 0 Drive is disabled. Detection of receive DMA error is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of receive DMA error, AMUTE is active and is driven according to MUTEN bit.
10	XCKFAIL	0 1	If transmit clock failure (XCKFAIL), drive AMUTE active enable bit. 0 Drive is disabled. Detection of transmit clock failure is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of transmit clock failure, AMUTE is active and is driven according to MUTEN bit.
9	RCKFAIL	0 1	If receive clock failure (RCKFAIL), drive AMUTE active enable bit. 0 Drive is disabled. Detection of receive clock failure is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of receive clock failure, AMUTE is active and is driven according to MUTEN bit.
8	XSYNCERR	0 1	If unexpected transmit frame sync error (XSYNCERR), drive AMUTE active enable bit. 0 Drive is disabled. Detection of unexpected transmit frame sync error is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of unexpected transmit frame sync error, AMUTE is active and is driven according to MUTEN bit.
7	RSYNCERR	0 1	If unexpected receive frame sync error (RSYNCERR), drive AMUTE active enable bit. 0 Drive is disabled. Detection of unexpected receive frame sync error is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of unexpected receive frame sync error, AMUTE is active and is driven according to MUTEN bit.
6	XUNDRN	0 1	If transmit underrun error (XUNDRN), drive AMUTE active enable bit. 0 Drive is disabled. Detection of transmit underrun error is ignored by AMUTE. 1 Drive is enabled (active). Upon detection of transmit underrun error, AMUTE is active and is driven according to MUTEN bit.

**Table 16-18. Audio Mute Control Register (AMUTE) Field Descriptions (continued)**


Bit	Field	Value	Description
5	ROVRN		If receiver overrun error (ROVRN), drive AMUTE active enable bit.
		0	Drive is disabled. Detection of receiver overrun error is ignored by AMUTE.
		1	Drive is enabled (active). Upon detection of receiver overrun error, AMUTE is active and is driven according to MUTEN bit.
4	INSTAT		Status of mute in pin, determines drive on AXRn pin when PFUNC[n] and PDIR[n] bits are set to 1.
		0	AMUTEIN pin is inactive.
		1	AMUTEIN pin is active. Audio mute in error is detected.
3	INEN		Drive AMUTE active when AMUTEIN error is active (INSTAT = 1).
		0	Drive is disabled. AMUTEIN is ignored by AMUTE.
		1	Drive is enabled (active). INSTAT = 1 drives AMUTE active.
2	INPOL		Audio mute in (AMUTEIN) polarity select bit.
		0	Polarity is active high. A high on AMUTEIN sets INSTAT to 1.
		1	Polarity is active low. A low on AMUTEIN sets INSTAT to 1.
1-0	MUTEN	0-3h	AMUTE pin enable bit (unless overridden by GPIO registers).
		0	AMUTE pin is disabled, pin goes to tri-state condition.
		1h	AMUTE pin is driven high if error is detected.
		2h	AMUTE pin is driven low if error is detected.
		3h	Reserved



### 16.3.10 Digital Loopback Control Register (DLBCTL)

The digital loopback control register (DLBCTL) controls the internal loopback settings of the McASP in TDM mode. The DLBCTL is shown in [Figure 16-46](#) and described in [Table 16-19](#). Note that loopback is NOT supported if McASP is configured in DIT mode.

**Figure 16-46. Digital Loopback Control Register (DLBCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 16-19. Digital Loopback Control Register (DLBCTL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
3-2	MODE	0-3h 0 1h 2h-3h	<p>Loopback generator mode bits. Applies only when loopback mode is enabled (DLBEN = 1).</p> <p>0 Default and reserved on loopback mode (DLBEN = 1). When in non-loopback mode (DLBEN = 0), MODE should be left at default (00). When in loopback mode (DLBEN = 1), MODE = 00 is reserved and is not applicable.</p> <p>1h MODE must be set to 01 when McASP operates in loopback mode (DLBEN = 1). This is necessary to allow transmit clock and frame sync generators to be used by both transmit and receive sections.</p> <p>2h-3h Reserved.</p>
1	ORD	0 1	<p>Loopback order bit when loopback mode is enabled (DLBEN = 1).</p> <p>0 Odd serializers N + 1 transmit to even serializers N that receive. The corresponding serializers must be programmed properly.</p> <p>1 Even serializers N transmit to odd serializers N + 1 that receive. The corresponding serializers must be programmed properly.</p>
0	DLBEN	0 1	<p>Loopback mode enable bit.</p> <p>0 Loopback mode is disabled (normal McASP operation)</p> <p>1 Loopback mode is enabled (TDM mode only).</p>

### 16.3.11 Digital Mode Control Register (DITCTL)

The DIT mode control register (DITCTL) controls DIT operations of the McASP. The DITCTL is shown in Figure 16-47 and described in Table 16-20.

**Figure 16-47. Digital Mode Control Register (DITCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-20. Digital Mode Control Register (DITCTL) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
3	VB	0 1	Valid bit for odd time slots (DIT right subframe). V bit is 0 during odd DIT subframes. V bit is 1 during odd DIT subframes.
2	VA	0 1	Valid bit for even time slots (DIT left subframe). V bit is 0 during even DIT subframes. V bit is 1 during even DIT subframes.
1	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
0	DITEN	0 1	DIT mode enable bit. DITEN should only be changed while the XSMRST bit in GBLCTL is in reset (and for startup, XSRCLR also in reset). However, it is not necessary to reset the XCLKRST or XHCLKRST bits in GBLCTL to change DITEN. 0 DIT mode is disabled. Transmitter operates in TDM or burst mode. 1 DIT mode is enabled. Transmitter operates in DIT encoded mode.

### 16.3.12 Receiver Global Control Register (RGLCTL)

Alias of the global control register (GBLCTL). Writing to the receiver global control register (RGLCTL) affects only the receive bits of GBLCTL (bits 4-0). Reads from RGLCTL return the value of GBLCTL. RGLCTL allows the receiver to be reset independently from the transmitter. The RGLCTL is shown in Figure 16-48 and described in Table 16-21. See Section 16.3.8 for a detailed description of GBLCTL.

**Figure 16-48. Receiver Global Control Register (RGLCTL)**

31	Reserved						16
R-0							
15	Reserved	13	12	11	10	9	8
	R-0	R-0	XFRST	XSMRST	XSRCLR	XHCLKRST	XCLKRST
			R-0	R-0	R-0	R-0	R-0
7	Reserved	5	4	3	2	1	0
	R-0	R/W-0	RFRST	RSMRST	RSRCLR	RHCLKRST	RCLKRST
			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 16-21. Receiver Global Control Register (RGLCTL) Field Descriptions**

Bit	Field	Value	Description
31-13	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
12	XFRST	x	Transmit frame sync generator reset enable bit. A read of this bit returns the XFRST bit value of GBLCTL. Writes have no effect.
11	XSMRST	x	Transmit state machine reset enable bit. A read of this bit returns the XSMRST bit value of GBLCTL. Writes have no effect.
10	XSRCLR	x	Transmit serializer clear enable bit. A read of this bit returns the XSRCLR bit value of GBLCTL. Writes have no effect.
9	XHCLKRST	x	Transmit high-frequency clock divider reset enable bit. A read of this bit returns the XHCLKRST bit value of GBLCTL. Writes have no effect.
8	XCLKRST	x	Transmit clock divider reset enable bit. A read of this bit returns the XCLKRST bit value of GBLCTL. Writes have no effect.
7-5	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
4	RFRST	0 1	Receive frame sync generator reset enable bit. A write to this bit affects the RFRST bit of GBLCTL. 0 Receive frame sync generator is reset. 1 Receive frame sync generator is active.
3	RSMRST	0 1	Receive state machine reset enable bit. A write to this bit affects the RSMRST bit of GBLCTL. 0 Receive state machine is held in reset. 1 Receive state machine is released from reset.
2	RSRCLR	0 1	Receive serializer clear enable bit. A write to this bit affects the RSRCLR bit of GBLCTL. 0 Receive serializers are cleared. 1 Receive serializers are active.
1	RHCLKRST	0 1	Receive high-frequency clock divider reset enable bit. A write to this bit affects the RHCLKRST bit of GBLCTL. 0 Receive high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1 Receive high-frequency clock divider is running.
0	RCLKRST	0 1	Receive clock divider reset enable bit. A write to this bit affects the RCLKRST bit of GBLCTL. 0 Receive clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1 Receive clock divider is running.

### 16.3.13 Receive Format Unit Bit Mask Register (RMASK)

The receive format unit bit mask register (RMASK) determines which bits of the received data are masked off and padded with a known value before being read by the CPU or DMA. The RMASK is shown in Figure 16-49 and described in Table 16-22.

**Figure 16-49. Receive Format Unit Bit Mask Register (RMASK)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 16-22. Receive Format Unit Bit Mask Register (RMASK) Field Descriptions**

Bit	Field	Value	Description
31-0	RMASK[31-0]	0	Receive data mask <i>n</i> enable bit.
		0	Corresponding bit of receive data (after passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (RPAD and RPBIT bits in RFMT).
		1	Corresponding bit of receive data (after passing through reverse and rotate units) is returned to CPU or DMA.

### 16.3.14 Receive Bit Stream Format Register (RFMT)

The receive bit stream format register (RFMT) configures the receive data format. The RFMT is shown in Figure 16-50 and described in Table 16-23.

**Figure 16-50. Receive Bit Stream Format Register (RFMT)**

Reserved										RDATDLY	
R-0										R/W-0	
31									18	17	16
15	14	13	12	8		7	4		3	2	0
RRVRS	RPAD		RPBIT			RSSZ		RBUSEL	RROT		
R/W-0	R/W-0		R/W-0			R/W-0		R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-23. Receive Bit Stream Format Register (RFMT) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
17-16	RDATDLY	0-3h	Receive frame sync delay of AXRn.
		0	0-bit delay. The first receive data bit, AXRn, occurs in same ACLKR cycle as the receive frame sync (AFSR).
		1h	1-bit delay. The first receive data bit, AXRn, occurs one ACLKR cycle after the receive frame sync (AFSR).
		2h	2-bit delay. The first receive data bit, AXRn, occurs two ACLKR cycles after the receive frame sync (AFSR).
		3h	Reserved.
15	RRVRS		Receive serial bitstream order.
		0	Bitstream is LSB first. No bit reversal is performed in receive format bit reverse unit.
		1	Bitstream is MSB first. Bit reversal is performed in receive format bit reverse unit.
14-13	RPAD	0-3h	Pad value for extra bits in slot not belonging to the word. This field only applies to bits when RMASK[n] = 0.
		0	Pad extra bits with 0.
		1h	Pad extra bits with 1.
		2h	Pad extra bits with one of the bits from the word as specified by RPBIT bits.
		3h	Reserved.
12-8	RPBIT	0-1Fh	RPBIT value determines which bit (as read by the CPU or DMA from RBUF[n]) is used to pad the extra bits. This field only applies when RPAD = 2h.
		0	Pad with bit 0 value.
		1h-1Fh	Pad with bit 1 to bit 31 value.


**Table 16-23. Receive Bit Stream Format Register (RFMT) Field Descriptions (continued)**

Bit	Field	Value	Description
7-4	RSSZ	0-Fh 0-2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	Receive slot size. Reserved Slot size is 8 bits. Reserved Slot size is 12 bits. Reserved Slot size is 16 bits. Reserved Slot size is 20 bits. Reserved Slot size is 24 bits Reserved Slot size is 28 bits. Reserved Slot size is 32 bits.
3	RBUSEL	0 1	Selects whether reads from serializer buffer XRBUF[n] originate from the configuration bus (CFG) or the data (DAT) port. Reads from XRBUF[n] originate on data port. Reads from XRBUF[n] on configuration bus are ignored. Reads from XRBUF[n] originate on configuration bus. Reads from XRBUF[n] on data port are ignored.
2-0	RROT	0-7h 0 1h 2h 3h 4h 5h 6h 7h	Right-rotation value for receive rotate right format unit. Rotate right by 0 (no rotation). Rotate right by 4 bit positions. Rotate right by 8 bit positions. Rotate right by 12 bit positions. Rotate right by 16 bit positions. Rotate right by 20 bit positions. Rotate right by 24 bit positions. Rotate right by 28 bit positions.

### 16.3.15 Receive Frame Sync Control Register (AFSRCTL)

The receive frame sync control register (AFSRCTL) configures the receive frame sync (AFSR). The AFSRCTL is shown in [Figure 16-51](#) and described in [Table 16-24](#).

**Figure 16-51. Receive Frame Sync Control Register (AFSRCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-24. Receive Frame Sync Control Register (AFSRCTL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-7	RMOD	0-1FFh 0 1h 2h-20h 21h-17Fh 180h 181h-1FFh	Receive frame sync mode select bits. Burst mode. Reserved. 2-slot TDM (I2S mode) to 32-slot TDM. Reserved. 384-slot TDM (external DIR IC inputting 384-slot DIR frames to McASP over I2S interface). Reserved.
6-5	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
4	FRWID	0 1	Receive frame sync width select bit indicates the width of the receive frame sync (AFSR) during its active period. Single bit. Single word. Single word is not supported if RMOD is set to burst mode.
3-2	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
1	FSRM	0 1	Receive frame sync generation select bit. Externally-generated receive frame sync. Internally-generated receive frame sync.
0	FSRP	0 1	Receive frame sync polarity select bit. A rising edge on receive frame sync (AFSR) indicates the beginning of a frame. A falling edge on receive frame sync (AFSR) indicates the beginning of a frame.

### 16.3.16 Receive Clock Control Register (ACLKRCTL)

The receive clock control register (ACLKRCTL) configures the receive bit clock (ACLKR) and the receive clock generator. The ACLKRCTL is shown in [Figure 16-52](#) and described in [Table 16-25](#).

**Figure 16-52. Receive Clock Control Register (ACLKRCTL)**

31	Reserved	16
	R-0	
15	8    7    6    5    4	0
	Reserved	CLKRP    Rsvd    CLKRM    CLKRDIV
	R-0	R/W-0    R-0    R/W-1    R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-25. Receive Clock Control Register (ACLKRCTL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
7	CLKRP	0 1	Receive bitstream clock polarity select bit. 0 Falling edge. Receiver samples data on the falling edge of the serial clock, so the external transmitter driving this receiver must shift data out on the rising edge of the serial clock. 1 Rising edge. Receiver samples data on the rising edge of the serial clock, so the external transmitter driving this receiver must shift data out on the falling edge of the serial clock.
6	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
5	CLKRM	0 1	Receive bit clock source bit. Note that this bit does not have any effect, if ACLKXCTL.ASYNC = 0. 0 External receive clock source from ACLKR pin. 1 Internal receive clock source from output of programmable bit clock divider.
4-0	CLKRDIV	0-1Fh 0 1h 2h-1Fh	Receive bit clock divide ratio bits determine the divide-down ratio from AHCLKR to ACLKR. Note that this bit does not have any effect, if ACLKXCTL.ASYNC = 0. 0 Divide-by-1. 1h Divide-by-2. 2h-1Fh Divide-by-3 to divide-by-32.



### 16.3.17 Receive High-Frequency Clock Control Register (AHCLKRCTL)

The receive high-frequency clock control register (AHCLKRCTL) configures the receive high-frequency master clock (AHCLKR) and the receive clock generator. The AHCLKRCTL is shown in [Figure 16-53](#) and described in [Table 16-26](#).

**Figure 16-53. Receive High-Frequency Clock Control Register (AHCLKRCTL)**

Reserved					16
R-0					
31					
15	14	13	12	11	0
HCLKRM	HCLKRP	Reserved	HCLKRDIV		
R/W-1	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 16-26. Receive High-Frequency Clock Control Register (AHCLKRCTL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15	HCLKRM	0	Receive high-frequency clock source bit. External receive high-frequency clock source from AHCLKR pin.
		1	Internal receive high-frequency clock source from output of programmable high clock divider.
14	HCLKRP	0	Receive bitstream high-frequency clock polarity select bit. AHCLKR is not inverted before programmable bit clock divider. In the special case where the receive bit clock (ACLKR) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKRDIV = 0 in ACLKRCTL), AHCLKR is directly passed through to the ACLKR pin.
		1	AHCLKR is inverted before programmable bit clock divider. In the special case where the receive bit clock (ACLKR) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKRDIV = 0 in ACLKRCTL), AHCLKR is directly passed through to the ACLKR pin.
13-12	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
11-0	HCLKRDIV	0-FFFh	Receive high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKR.
		0	Divide-by-1.
		1h	Divide-by-2.
		2h-FFFh	Divide-by-3 to divide-by-4096.

### 16.3.18 Receive TDM Time Slot Register (RTDM)

The receive TDM time slot register (RTDM) specifies which TDM time slot the receiver is active. The RTDM is shown in [Figure 16-54](#) and described in [Table 16-27](#).

**Figure 16-54. Receive TDM Time Slot Register (RTDM)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 16-27. Receive TDM Time Slot Register (RTDM) Field Descriptions**

Bit	Field	Value	Description
31-0	RTDMS[31-0]	0	Receiver mode during TDM time slot <i>n</i> . Receive TDM time slot <i>n</i> is inactive. The receive serializer does not shift in data during this slot.
		1	Receive TDM time slot <i>n</i> is active. The receive serializer shifts in data during this slot.

### 16.3.19 Receiver Interrupt Control Register (RINTCTL)

The receiver interrupt control register (RINTCTL) controls generation of the McASP receive interrupt (RINT). When the register bit(s) is set to 1, the occurrence of the enabled McASP condition(s) generates RINT. The RINTCTL is shown in Figure 16-55 and described in Table 16-28. See Section 16.3.20 for a description of the interrupt conditions.

**Figure 16-55. Receiver Interrupt Control Register (RINTCTL)**

31	Reserved							8
R-0								
7	6	5	4	3	2	1	0	
RSTAFRM	Reserved	RDATA	RLAST	RDMAERR	RCKFAIL	RSYNCERR	ROVRN	
R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-28. Receiver Interrupt Control Register (RINTCTL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
7	RSTAFRM	0	Receive start of frame interrupt enable bit. Interrupt is disabled. A receive start of frame interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. A receive start of frame interrupt generates a McASP receive interrupt (RINT).
6	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
5	RDATA	0	Receive data ready interrupt enable bit. Interrupt is disabled. A receive data ready interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. A receive data ready interrupt generates a McASP receive interrupt (RINT).
4	RLAST	0	Receive last slot interrupt enable bit. Interrupt is disabled. A receive last slot interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. A receive last slot interrupt generates a McASP receive interrupt (RINT).
3	RDMAERR	0	Receive DMA error interrupt enable bit. Interrupt is disabled. A receive DMA error interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. A receive DMA error interrupt generates a McASP receive interrupt (RINT).
2	RCKFAIL	0	Receive clock failure interrupt enable bit. Interrupt is disabled. A receive clock failure interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. A receive clock failure interrupt generates a McASP receive interrupt (RINT).
1	RSYNCERR	0	Unexpected receive frame sync interrupt enable bit. Interrupt is disabled. An unexpected receive frame sync interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. An unexpected receive frame sync interrupt generates a McASP receive interrupt (RINT).
0	ROVRN	0	Receiver overrun interrupt enable bit. Interrupt is disabled. A receiver overrun interrupt does not generate a McASP receive interrupt (RINT).
		1	Interrupt is enabled. A receiver overrun interrupt generates a McASP receive interrupt (RINT).

### 16.3.20 Receiver Status Register (RSTAT)

The receiver status register (RSTAT) provides the receiver status and receive TDM time slot number. If the McASP logic attempts to set an interrupt flag in the same cycle that the CPU writes to the flag to clear it, the McASP logic has priority and the flag remains set. This also causes a new interrupt request to be generated. The RSTAT is shown in [Figure 16-56](#) and described in [Table 16-29](#).

**Figure 16-56. Receiver Status Register (RSTAT)**

31							9	8
Reserved							RERR	
R-0							R/W-0	
7	6	5	4	3	2	1	0	
RDMAERR	RSTAFRM	RDATA	RLAST	RTDMSLOT	RCKFAIL	RSYNCERR	ROVRN	
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R-0	R/W1C-0	R/W1C-0	R/W1C-0	

LEGEND: R/W = Read/Write; R = Read only; W1C = Writing a 1 clears this bit; writing a 0 has no effect.; -n = value after reset

**Table 16-29. Receiver Status Register (RSTAT) Field Descriptions**


Bit	Field	Value	Description
31-9	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
8	RERR	0 1	RERR bit always returns a logic-OR of:ROVRN   RSYNCERR   RCKFAIL   RDMAERR Allows a single bit to be checked to determine if a receiver error interrupt has occurred. 0 No errors have occurred. 1 An error has occurred.
7	RDMAERR	0 1	Receive DMA error flag. RDMAERR is set when the CPU or DMA reads more serializers through the data port in a given time slot than were programmed as receivers. Causes a receive interrupt (RINT), if this bit is set and RDMAERR in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0 Receive DMA error did not occur. 1 Receive DMA error did occur.
6	RSTAFRM	0 1	Receive start of frame flag. Causes a receive interrupt (RINT), if this bit is set and RSTAFRM in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0 No new receive frame sync (AFSR) is detected. 1 A new receive frame sync (AFSR) is detected.
5	RDATA	0 1	Receive data ready flag. Causes a receive interrupt (RINT), if this bit is set and RDATA in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0 No new data in RBUF. 1 Data is transferred from XRSR to RBUF and ready to be serviced by the CPU or DMA. When RDATA is set, it always causes a DMA event (AREVT).
4	RLAST	0 1	Receive last slot flag. RLAST is set along with RDATA, if the current slot is the last slot in a frame. Causes a receive interrupt (RINT), if this bit is set and RLAST in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0 Current slot is not the last slot in a frame. 1 Current slot is the last slot in a frame. RDATA is also set.
3	RTDMSLOT	0 1	Returns the LSB of RSLOT. Allows a single read of RSTAT to determine whether the current TDM time slot is even or odd. 0 Current TDM time slot is odd. 1 Current TDM time slot is even.
2	RCKFAIL	0 1	Receive clock failure flag. RCKFAIL is set when the receive clock failure detection circuit reports an error (see <i>Clock Failure Detection</i> ). Causes a receive interrupt (RINT), if this bit is set and RCKFAIL in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. 0 Receive clock failure did not occur. 1 Receive clock failure did occur.

**Table 16-29. Receiver Status Register (RSTAT) Field Descriptions (continued)**

Bit	Field	Value	Description
1	RSYNCERR	0 1	Unexpected receive frame sync flag. RSYNCERR is set when a new receive frame sync (AFSR) occurs before it is expected. Causes a receive interrupt (RINT), if this bit is set and RSYNCERR in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. Unexpected receive frame sync did not occur. Unexpected receive frame sync did occur.
0	ROVRN	0 1	Receiver overrun flag. ROVRN is set when the receive serializer is instructed to transfer data from XRSR to RBUF, but the former data in RBUF has not yet been read by the CPU or DMA. Causes a receive interrupt (RINT), if this bit is set and ROVRN in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. Receiver overrun did not occur. Receiver overrun did occur.

### 16.3.21 Current Receive TDM Time Slot Registers (RSLOT)

The current receive TDM time slot register (RSLOT) indicates the current time slot for the receive data frame. The RSLOT is shown in [Figure 16-57](#) and described in [Table 16-30](#).

**Figure 16-57. Current Receive TDM Time Slot Registers (RSLOT)**


LEGEND: R = Read only; -n = value after reset

**Table 16-30. Current Receive TDM Time Slot Registers (RSLOT) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
8-0	RSLOTCNT	0-17Fh	Current receive time slot count. Legal values: 0 to 383 (17Fh). TDM function is not supported for > 32 time slots. However, TDM time slot counter may count to 383 when used to receive a DIR block (transferred over TDM format). In I2S mode, this should only be read by the DSP since frame sync initializes it to zero.

### 16.3.22 Receive Clock Check Control Register (RCLKCHK)

The receive clock check control register (RCLKCHK) configures the receive clock failure detection circuit. The RCLKCHK is shown in [Figure 16-58](#) and described in [Table 16-31](#).

**Figure 16-58. Receive Clock Check Control Register (RCLKCHK)**

31	24	23	16
RCNT		RMAX	
R-0		R/W-0	
15	8	7	0
RMIN		Reserved	RPS
R/W-0		R-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-31. Receive Clock Check Control Register (RCLKCHK) Field Descriptions**

Bit	Field	Value	Description
31-24	RCNT	0-FFh	Receive clock count value (from previous measurement). The clock circuit continually counts the number of system clocks for every 32 receive high-frequency master clock (AHCLKR) signals, and stores the count in RCNT until the next measurement is taken.
23-16	RMAX	0-FFh	Receive clock maximum boundary. This 8-bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 receive high-frequency master clock (AHCLKR) signals have been received. If the current counter value is greater than RMAX after counting 32 AHCLKR signals, RCKFAIL in RSTAT is set. The comparison is performed using unsigned arithmetic.
15-8	RMIN	0-FFh	Receive clock minimum boundary. This 8-bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 receive high-frequency master clock (AHCLKR) signals have been received. If RCNT is less than RMIN after counting 32 AHCLKR signals, RCKFAIL in RSTAT is set. The comparison is performed using unsigned arithmetic.
7-4	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
3-0	RPS	0-Fh	Receive clock check prescaler value.
		0	McASP system clock divided by 1.
		1h	McASP system clock divided by 2.
		2h	McASP system clock divided by 4.
		3h	McASP system clock divided by 8.
		4h	McASP system clock divided by 16.
		5h	McASP system clock divided by 32.
		6h	McASP system clock divided by 64.
		7h	McASP system clock divided by 128.
		8h	McASP system clock divided by 256.
		9h-Fh	Reserved.


### 16.3.23 Receiver DMA Event Control Register (REVTCTL)

The receiver DMA event control register (REVTCTL) contains a disable bit for the receiver DMA event. The REVTCTL is shown in [Figure 16-59](#) and described in [Table 16-32](#).

**NOTE: Device-specific registers**

Accessing REVTCTL not implemented on a specific device may cause improper device operation.

**Figure 16-59. Receiver DMA Event Control Register (REVTCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-32. Receiver DMA Event Control Register (REVTCTL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
0	RDATDMA	0	Receive data DMA request enable bit. If writing to this bit, always write the default value of 0.
		1	Reserved

### 16.3.24 Transmitter Global Control Register (XGBLCTL)

Alias of the global control register (GBLCTL). Writing to the transmitter global control register (XGBLCTL) affects only the transmit bits of GBLCTL (bits 12-8). Reads from XGBLCTL return the value of GBLCTL. XGBLCTL allows the transmitter to be reset independently from the receiver. The XGBLCTL is shown in Figure 16-60 and described in Table 16-33. See Section 16.3.8 for a detailed description of GBLCTL.

**Figure 16-60. Transmitter Global Control Register (XGBLCTL)**

31	Reserved						16
R-0							
15	13	12	11	10	9	8	
Reserved	XFRST	XSMRST	XSRCLR	XHCLKRST	XCLKRST		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7	5	4	3	2	1	0	
Reserved	RFRST	RSMRST	RSRCLR	RHCLKRST	RCLKRST		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-33. Transmitter Global Control Register (XGBLCTL) Field Descriptions**


Bit	Field	Value	Description
31-13	Reserved	0-FFh	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
12	XFRST	0 1	Transmit frame sync generator reset enable bit. A write to this bit affects the XFRST bit of GBLCTL. 0 Transmit frame sync generator is reset. 1 Transmit frame sync generator is active.
11	XSMRST	0 1	Transmit state machine reset enable bit. A write to this bit affects the XSMRST bit of GBLCTL. 0 Transmit state machine is held in reset. 1 Transmit state machine is released from reset.
10	XSRCLR	0 1	Transmit serializer clear enable bit. A write to this bit affects the XSRCLR bit of GBLCTL. 0 Transmit serializers are cleared. 1 Transmit serializers are active.
9	XHCLKRST	0 1	Transmit high-frequency clock divider reset enable bit. A write to this bit affects the XHCLKRST bit of GBLCTL. 0 Transmit high-frequency clock divider is held in reset and passes through its input as divide-by-1. 1 Transmit high-frequency clock divider is running.
8	XCLKRST	0 1	Transmit clock divider reset enable bit. A write to this bit affects the XCLKRST bit of GBLCTL. 0 Transmit clock divider is held in reset. When the clock divider is in reset, it passes through a divide-by-1 of its input. 1 Transmit clock divider is running.
7-5	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
4	RFRST	x	Receive frame sync generator reset enable bit. A read of this bit returns the RFRST bit value of GBLCTL. Writes have no effect.
3	RSMRST	x	Receive state machine reset enable bit. A read of this bit returns the RSMRST bit value of GBLCTL. Writes have no effect.
2	RSRCLR	x	Receive serializer clear enable bit. A read of this bit returns the RSRCLR bit value of GBLCTL. Writes have no effect.
1	RHCLKRST	x	Receive high-frequency clock divider reset enable bit. A read of this bit returns the RHCLKRST bit value of GBLCTL. Writes have no effect.
0	RCLKRST	x	Receive clock divider reset enable bit. A read of this bit returns the RCLKRST bit value of GBLCTL. Writes have no effect.



### 16.3.25 Transmit Format Unit Bit Mask Register (XMASK)

The transmit format unit bit mask register (XMASK) determines which bits of the transmitted data are masked off and padded with a known value before being shifted out the McASP. The XMASK is shown in [Figure 16-61](#) and described in [Table 16-34](#).

**Figure 16-61. Transmit Format Unit Bit Mask Register (XMASK)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 16-34. Transmit Format Unit Bit Mask Register (XMASK) Field Descriptions**

Bit	Field	Value	Description
31-0	XMASK[31-0]	0	Corresponding bit of transmit data (before passing through reverse and rotate units) is masked out and then padded with the selected bit pad value (XPAD and XPBIT bits in XFMT), which is transmitted out the McASP in place of the original bit.
		1	Corresponding bit of transmit data (before passing through reverse and rotate units) is transmitted out the McASP.

### 16.3.26 Transmit Bit Stream Format Register (XFMT)

The transmit bit stream format register (XFMT) configures the transmit data format. The XFMT is shown in Figure 16-62 and described in Table 16-35.

**Figure 16-62. Transmit Bit Stream Format Register (XFMT)**

31										18		17	16			
Reserved												XDATDLY				
R-0												R/W-0				
15			14		13		12		8		7	4		3	2	0
XRVRS		XPAD		XPBIT				XSSZ			XBUSEL		XROT			
R/W-0		R/W-0		R/W-0				R/W-0			R/W-0		R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-35. Transmit Bit Stream Format Register (XFMT) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
17-16	XDATDLY	0-3h	Transmit frame sync delay of AXRn.
		0	0-bit delay. The first transmit data bit, AXRn, occurs in same ACLKX cycle as the transmit frame sync (AFSX).
		1h	1-bit delay. The first transmit data bit, AXRn, occurs one ACLKX cycle after the transmit frame sync (AFSX).
		2h	2-bit delay. The first transmit data bit, AXRn, occurs two ACLKX cycles after the transmit frame sync (AFSX).
		3h	Reserved.
15	XRVRS		Transmit serial bitstream order.
		0	Bitstream is LSB first. No bit reversal is performed in transmit format bit reverse unit.
		1	Bitstream is MSB first. Bit reversal is performed in transmit format bit reverse unit.
14-13	XPAD	0-3h	Pad value for extra bits in slot not belonging to word defined by XMASK. This field only applies to bits when XMASK[n] = 0.
		0	Pad extra bits with 0.
		1h	Pad extra bits with 1.
		2h	Pad extra bits with one of the bits from the word as specified by XPBIT bits.
		3h	Reserved.
12-8	XPBIT	0-1Fh	XPBIT value determines which bit (as written by the CPU or DMA to XBUF[n]) is used to pad the extra bits before shifting. This field only applies when XPAD = 2h.
		0	Pad with bit 0 value.
		1-1Fh	Pad with bit 1 to bit 31 value.


**Table 16-35. Transmit Bit Stream Format Register (XFMT) Field Descriptions (continued)**

Bit	Field	Value	Description
7-4	XSSZ	0-Fh 0-2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	Transmit slot size. Reserved. Slot size is 8 bits. Reserved. Slot size is 12 bits. Reserved. Slot size is 16 bits. Reserved. Slot size is 20 bits. Reserved. Slot size is 24 bits. Reserved. Slot size is 28 bits. Reserved. Slot size is 32 bits.
3	XBUSEL	0 1	Selects whether writes to serializer buffer XRBUF[n] originate from the configuration bus (CFG) or the data (DAT) port. Writes to XRBUF[n] originate from the data port. Writes to XRBUF[n] from the configuration bus are ignored with no effect to the McASP. Writes to XRBUF[n] originate from the configuration bus. Writes to XRBUF[n] from the data port are ignored with no effect to the McASP.
2-0	XROT	0-7h 0 1h 2h 3h 4h 5h 6h 7h	Right-rotation value for transmit rotate right format unit. Rotate right by 0 (no rotation). Rotate right by 4 bit positions. Rotate right by 8 bit positions. Rotate right by 12 bit positions. Rotate right by 16 bit positions. Rotate right by 20 bit positions. Rotate right by 24 bit positions. Rotate right by 28 bit positions.

### 16.3.27 Transmit Frame Sync Control Register (AFSXCTL)

The transmit frame sync control register (AFSXCTL) configures the transmit frame sync (AFSX). The AFSXCTL is shown in [Figure 16-63](#) and described in [Table 16-36](#).

**Figure 16-63. Transmit Frame Sync Control Register (AFSXCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-36. Transmit Frame Sync Control Register (AFSXCTL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15-7	XMOD	0-1FFh 0 1h 2h-20h 21h-17Fh 180h 181h-1FFh	Transmit frame sync mode select bits. Burst mode. Reserved. 2-slot TDM (I2S mode) to 32-slot TDM. Reserved. 384-slot DIT mode. Reserved.
6-5	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
4	FXWID	0 1	Transmit frame sync width select bit indicates the width of the transmit frame sync (AFSX) during its active period. Single bit. Single word. Single word is not supported if XMOD is set to burst mode.
3-2	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
1	FSXM	0 1	Transmit frame sync generation select bit. Externally-generated transmit frame sync. Internally-generated transmit frame sync.
0	FSXP	0 1	Transmit frame sync polarity select bit. A rising edge on transmit frame sync (AFSX) indicates the beginning of a frame. A falling edge on transmit frame sync (AFSX) indicates the beginning of a frame.

### 16.3.28 Transmit Clock Control Register (ACLKXCTL)

The transmit clock control register (ACLKXCTL) configures the transmit bit clock (ACLKX) and the transmit clock generator. The ACLKXCTL is shown in [Figure 16-64](#) and described in [Table 16-37](#).

**Figure 16-64. Transmit Clock Control Register (ACLKXCTL)**

31	Reserved										16
R-0											
15	Reserved				8	7	6	5	4	0	
R-0				CLKXP	ASYNC	CLKXM	CLKXDIV				
R-0				R/W-0	R/W-1	R/W-1	R/W-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 16-37. Transmit Clock Control Register (ACLKXCTL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
7	CLKXP	0	Rising edge. External receiver samples data on the falling edge of the serial clock, so the transmitter must shift data out on the rising edge of the serial clock.
		1	Falling edge. External receiver samples data on the rising edge of the serial clock, so the transmitter must shift data out on the falling edge of the serial clock.
6	ASYNC	0	Synchronous. Transmit clock and frame sync provides the source for both the transmit and receive sections. Note that in this mode, the receive bit clock is an inverted version of the transmit bit clock.
		1	Asynchronous. Separate clock and frame sync used by transmit and receive sections.
5	CLKXM	0	External transmit clock source from ACLKX pin.
		1	Internal transmit clock source from output of programmable bit clock divider.
4-0	CLKXDIV	0-1Fh	Transmit bit clock divide ratio bits determine the divide-down ratio from AHCLKX to ACLKX.
		0	Divide-by-1.
		1h	Divide-by-2.
		2h-1Fh	Divide-by-3 to divide-by-32.

### 16.3.29 Transmit High-Frequency Clock Control Register (AHCLKXCTL)

The transmit high-frequency clock control register (AHCLKXCTL) configures the transmit high-frequency master clock (AHCLKX) and the transmit clock generator. The AHCLKXCTL is shown in [Figure 16-65](#) and described in [Table 16-38](#).

**Figure 16-65. Transmit High-Frequency Clock Control Register (AHCLKXCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 16-38. Transmit High-Frequency Clock Control Register (AHCLKXCTL) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
15	HCLKXM	0	External transmit high-frequency clock source from AHCLKX pin.
		1	Internal transmit high-frequency clock source from output of programmable high clock divider.
14	HCLKXP	0	AHCLKX is not inverted before programmable bit clock divider. In the special case where the transmit bit clock (ACLKX) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKXDIV = 0 in ACLXCTL), AHCLKX is directly passed through to the ACLKX pin.
		1	AHCLKX is inverted before programmable bit clock divider. In the special case where the transmit bit clock (ACLKX) is internally generated and the programmable bit clock divider is set to divide-by-1 (CLKXDIV = 0 in ACLXCTL), AHCLKX is directly passed through to the ACLKX pin.
13-12	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
11-0	HCLKXDIV	0-FFFh	Transmit high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKX.
		0	Divide-by-1.
		1h	Divide-by-2.
		2h-FFFh	Divide-by-3 to divide-by-4096.

### 16.3.30 Transmit TDM Time Slot Register (XTDM)

The transmit TDM time slot register (XTDM) specifies in which TDM time slot the transmitter is active. TDM time slot counter range is extended to 384 slots (to support SPDIF blocks of 384 subframes). XTDM operates modulo 32, that is, XTDM specifies the TDM activity for time slots 0, 32, 64, 96, 128, etc. The XTDM is shown in [Figure 16-66](#) and described in [Table 16-39](#).

**Figure 16-66. Transmit TDM Time Slot Register (XTDM)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 16-39. Transmit TDM Time Slot Register (XTDM) Field Descriptions**

Bit	Field	Value	Description
31-0	XTDMS[31-0]	0	Transmitter mode during TDM time slot <i>n</i> . Transmit TDM time slot <i>n</i> is inactive. The transmit serializer does not shift out data during this slot.
		1	Transmit TDM time slot <i>n</i> is active. The transmit serializer shifts out data during this slot according to the serializer control register (SRCTL).

### 16.3.31 Transmitter Interrupt Control Register (XINTCTL)

The transmitter interrupt control register (XINTCTL) controls generation of the McASP transmit interrupt (XINT). When the register bit(s) is set to 1, the occurrence of the enabled McASP condition(s) generates XINT. The XINTCTL is shown in Figure 16-67 and described in Table 16-40. See Section 16.3.32 for a description of the interrupt conditions.

**Figure 16-67. Transmitter Interrupt Control Register (XINTCTL)**

	Reserved						
	R-0						
7	6	5	4	3	2	1	0
XSTAFRM	Reserved	XDATA	XLAST	XDMAERR	XCKFAIL	XSYNCERR	XUNDRN
R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-40. Transmitter Interrupt Control Register (XINTCTL) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
7	XSTAFRM	0	Interrupt is disabled. A transmit start of frame interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. A transmit start of frame interrupt generates a McASP transmit interrupt (XINT).
6	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
5	XDATA	0	Interrupt is disabled. A transmit data ready interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. A transmit data ready interrupt generates a McASP transmit interrupt (XINT).
4	XLAST	0	Interrupt is disabled. A transmit last slot interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. A transmit last slot interrupt generates a McASP transmit interrupt (XINT).
3	XDMAERR	0	Interrupt is disabled. A transmit DMA error interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. A transmit DMA error interrupt generates a McASP transmit interrupt (XINT).
2	XCKFAIL	0	Interrupt is disabled. A transmit clock failure interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. A transmit clock failure interrupt generates a McASP transmit interrupt (XINT).
1	XSYNCERR	0	Interrupt is disabled. An unexpected transmit frame sync interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. An unexpected transmit frame sync interrupt generates a McASP transmit interrupt (XINT).
0	XUNDRN	0	Interrupt is disabled. A transmitter underrun interrupt does not generate a McASP transmit interrupt (XINT).
		1	Interrupt is enabled. A transmitter underrun interrupt generates a McASP transmit interrupt (XINT).



### 16.3.32 Transmitter Status Register (XSTAT)

The transmitter status register (XSTAT) provides the transmitter status and transmit TDM time slot number. If the McASP logic attempts to set an interrupt flag in the same cycle that the CPU writes to the flag to clear it, the McASP logic has priority and the flag remains set. This also causes a new interrupt request to be generated. The XSTAT is shown in [Figure 16-68](#) and described in [Table 16-41](#).

**Figure 16-68. Transmitter Status Register (XSTAT)**

31							9	8
Reserved							XERR	
R-0							R/W-0	
7	6	5	4	3	2	1	0	
XDMAERR	XSTAFRM	XDATA	XLAST	XTDMSLOT	XCKFAIL	XSYNCERR	XUNDRN	
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R-0	R/W1C-0	R/W1C-0	R/W1C-0	

LEGEND: R/W = Read/Write; R = Read only; W1C = Writing a 1 clears this bit; writing a 0 has no effect; -n = value after reset

**Table 16-41. Transmitter Status Register (XSTAT) Field Descriptions**


Bit	Field	Value	Description
31-9	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
8	XERR	0 1	XERR bit always returns a logic-OR of: XUNDRN   XSYNCERR   XCKFAIL   XDMAERR Allows a single bit to be checked to determine if a transmitter error interrupt has occurred. 0 No errors have occurred. 1 An error has occurred.
7	XDMAERR	0 1	Transmit DMA error flag. XDMAERR is set when the CPU or DMA writes more serializers through the data port in a given time slot than were programmed as transmitters. Causes a transmit interrupt (XINT), if this bit is set and XDMAERR in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 Transmit DMA error did not occur. 1 Transmit DMA error did occur.
6	XSTAFRM	0 1	Transmit start of frame flag. Causes a transmit interrupt (XINT), if this bit is set and XSTAFRM in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 No new transmit frame sync (AFSX) is detected. 1 A new transmit frame sync (AFSX) is detected.
5	XDATA	0 1	Transmit data ready flag. Causes a transmit interrupt (XINT), if this bit is set and XDATA in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 XBUF is written and is full. 1 Data is copied from XBUF to XRSR. XBUF is empty and ready to be written. XDATA is also set when the transmit serializers are taken out of reset. When XDATA is set, it always causes a DMA event (AXEVT).
4	XLAST	0 1	Transmit last slot flag. XLAST is set along with XDATA, if the current slot is the last slot in a frame. Causes a transmit interrupt (XINT), if this bit is set and XLAST in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 Current slot is not the last slot in a frame. 1 Current slot is the last slot in a frame. XDATA is also set.
3	XTDMSLOT	0 1	Returns the LSB of XSLOT. Allows a single read of XSTAT to determine whether the current TDM time slot is even or odd. 0 Current TDM time slot is odd. 1 Current TDM time slot is even.
2	XCKFAIL	0 1	Transmit clock failure flag. XCKFAIL is set when the transmit clock failure detection circuit reports an error (see <i>Clock Failure Detection</i> ). Causes a transmit interrupt (XINT), if this bit is set and XCKFAIL in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. 0 Transmit clock failure did not occur. 1 Transmit clock failure did occur.

**Table 16-41. Transmitter Status Register (XSTAT) Field Descriptions (continued)**

Bit	Field	Value	Description
1	XSYNCERR	0 1	Unexpected transmit frame sync flag. XSYNCERR is set when a new transmit frame sync (AFSX) occurs before it is expected. Causes a transmit interrupt (XINT), if this bit is set and XSYNCERR in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. Unexpected transmit frame sync did not occur. Unexpected transmit frame sync did occur.
0	XUNDRN	0 1	Transmitter underrun flag. XUNDRN is set when the transmit serializer is instructed to transfer data from XBUF to XRSR, but XBUF has not yet been serviced with new data since the last transfer. Causes a transmit interrupt (XINT), if this bit is set and XUNDRN in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. Transmitter underrun did not occur. Transmitter underrun did occur. For details on McASP action upon underrun conditions, see <i>Buffer Underrun Error - Transmitter</i> .

### 16.3.33 Current Transmit TDM Time Slot Register (XSLOT)

The current transmit TDM time slot register (XSLOT) indicates the current time slot for the transmit data frame. The XSLOT is shown in [Figure 16-69](#) and described in [Table 16-42](#).

**Figure 16-69. Current Transmit TDM Time Slot Register (XSLOT)**


LEGEND: R = Read only; -n = value after reset

**Table 16-42. Current Transmit TDM Time Slot Register (XSLOT) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
9-0	XSLOT CNT	0-17Fh	Current transmit time slot count. Legal values: 0 to 383 (17Fh). During reset, this counter value is 383 so the next count value, which is used to encode the first DIT group of data, will be 0 and encodes the B preamble. TDM function is not supported for >32 time slots. However, TDM time slot counter may count to 383 when used to transmit a DIT block.

### 16.3.34 Transmit Clock Check Control Register (XCLKCHK)

The transmit clock check control register (XCLKCHK) configures the transmit clock failure detection circuit. The XCLKCHK is shown in [Figure 16-70](#) and described in [Table 16-43](#).

**Figure 16-70. Transmit Clock Check Control Register (XCLKCHK)**

31	24	23	16
XCNT			XMAX
R-0			R/W-0
15	8	7	0
XMIN	Reserved		XPS
R/W-0	R-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-43. Transmit Clock Check Control Register (XCLKCHK) Field Descriptions**

Bit	Field	Value	Description
31-24	XCNT	0	Transmit clock count value (from previous measurement). The clock circuit continually counts the number of system clocks for every 32 transmit high-frequency master clock (AHCLKX) signals, and stores the count in XCNT until the next measurement is taken.
23-16	XMAX	0-FFh	Transmit clock maximum boundary. This 8-bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 transmit high-frequency master clock (AHCLKX) signals have been received. If the current counter value is greater than XMAX after counting 32 AHCLKX signals, XCKFAIL in XSTAT is set. The comparison is performed using unsigned arithmetic.
15-8	XMIN	0-FFh	Transmit clock minimum boundary. This 8-bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 transmit high-frequency master clock (AHCLKX) signals have been received. If XCNT is less than XMIN after counting 32 AHCLKX signals, XCKFAIL in XSTAT is set. The comparison is performed using unsigned arithmetic.
7-4	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
3-0	XPS	0-Fh	Transmit clock check prescaler value.
		0	McASP system clock divided by 1.
		1h	McASP system clock divided by 2.
		2h	McASP system clock divided by 4.
		3h	McASP system clock divided by 8.
		4h	McASP system clock divided by 16.
		5h	McASP system clock divided by 32.
		6h	McASP system clock divided by 64.
		7h	McASP system clock divided by 128.
		8h	McASP system clock divided by 256.
		9h-Fh	Reserved.

### 16.3.35 Transmitter DMA Event Control Register (XEVTCTL)

The transmitter DMA event control register (XEVTCTL) contains a disable bit for the transmit DMA event. The XEVTCTL is shown in [Figure 16-71](#) and described in [Table 16-44](#).


---

**NOTE: Device-specific registers**

Accessing REVTCTL not implemented on a specific device may cause improper device operation.

---

**Figure 16-71. Transmitter DMA Event Control Register (XEVTCTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-44. Transmitter DMA Event Control Register (XEVTCTL) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
0	XDATDMA	0	Transmit data DMA request enable bit. If writing to this bit, always write the default value of 0.
		0	Transmit data DMA request is enabled.
		1	Reserved

### 16.3.36 Serializer Control Registers (SRCTL<sub>n</sub>)

Each serializer on the McASP has a serializer control register (SRCTL). There are up to 16 serializers per McASP. The SRCTL is shown in [Figure 16-72](#) and described in [Table 16-45](#).

---

**NOTE: Device-specific registers**

Accessing SRCTL<sub>n</sub> not implemented on a specific device may cause improper device operation.

---

**Figure 16-72. Serializer Control Registers (SRCTL<sub>n</sub>)**

31	Reserved								16		
R-0											
15	Reserved				6	5	4	3	2	1	0
R-0					RRDY	XRDY	DISMOD	SRMOD			
R-0					R-0	R-0	R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-45. Serializer Control Registers (SRCTL<sub>n</sub>) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved. The reserved bit location always returns the default value. A value written to this field has no effect. If writing to this field, always write the default value for future device compatibility.
5	RRDY	0 1	Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive (2h), RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. 0 Receive buffer (RBUF) is empty. 1 Receive buffer (RBUF) contains data and needs to be read before the start of the next time slot or a receiver overrun occurs.
4	XRDY	0 1	Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit (1h), XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive (2h) or inactive (0). 0 Transmit buffer (XBUF) contains data. 1 Transmit buffer (XBUF) is empty and needs to be written before the start of the next time slot or a transmit underrun occurs.
3-2	DISMOD	0-3h 0 1h 2h 3h	Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin (PFUNC = 0). 0 Drive on pin is 3-state. 1h Reserved. 2h Drive on pin is logic low. 3h Drive on pin is logic high.
1-0	SRMOD	0-3h 0 1h 2h 3h	Serializer mode bit. 0 Serializer is inactive. 1h Serializer is transmitter. 2h Serializer is receiver. 3h Reserved.

### 16.3.37 DIT Left Channel Status Registers (DITCSRA0-DITCSRA5)

The DIT left channel status registers (DITCSRA) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers (Figure 16-73) can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent.

**Figure 16-73. DIT Left Channel Status Registers (DITCSRA0-DITCSRA5)**




LEGEND: R/W = Read/Write; -n = value after reset

### 16.3.38 DIT Right Channel Status Registers (DITCSRB0-DITCSRB5)

The DIT right channel status registers (DITCSRB) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers (Figure 16-74) can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent.

**Figure 16-74. DIT Right Channel Status Registers (DITCSRB0-DITCSRB5)**




LEGEND: R/W = Read/Write; -n = value after reset

### 16.3.39 DIT Left Channel User Data Registers (DITUDRA0-DITUDRA5)

The DIT left channel user data registers (DITUDRA) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers (Figure 16-75) can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent.

**Figure 16-75. DIT Left Channel User Data Registers (DITUDRA0-DITUDRA5)**




LEGEND: R/W = Read/Write; -n = value after reset

### 16.3.40 DIT Right Channel User Data Registers (DITUDRB0-DITUDRB5)

The DIT right channel user data registers (DITUDRB) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers (Figure 16-76) can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent.

**Figure 16-76. DIT Right Channel User Data Registers (DITUDRB0-DITUDRB5)**



LEGEND: R/W = Read/Write; -n = value after reset

### 16.3.41 Transmit Buffer Registers (XBUF<sub>n</sub>)

The transmit buffers for the serializers (XBUF) hold data from the transmit format unit. For transmit operations, the XBUF (Figure 16-77) is an alias of the XRBUF in the serializer.


---

**NOTE: Device-specific registers**

Accessing XBUF registers not implemented on a specific device may cause improper device operation.

---

**Figure 16-77. Transmit Buffer Registers (XBUF<sub>n</sub>)**



LEGEND: R/W = Read/Write; -n = value after reset

### 16.3.42 Receive Buffer Registers (RBUF<sub>n</sub>)

The receive buffers for the serializers (RBUF) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF (Figure 16-78) is an alias of the XRBUF in the serializer.


---

**NOTE: Device-specific registers**

Accessing RBUF registers not implemented on a specific device may cause improper device operation.

---

**Figure 16-78. Receive Buffer Registers (RBUF<sub>n</sub>)**



LEGEND: R/W = Read/Write; -n = value after reset

### 16.3.43 Write FIFO Control Register (WFIFOCTL)

Note that this register is only available if the Write FIFO is configured. The Write FIFO control register (WFIFOCTL) is shown in [Figure 16-79](#) and described in [Table 16-46](#).

**NOTE:** The WNUMEVT and WNUMDMA values must be set prior to enabling the Write FIFO.  
If the Write FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset.

**Figure 16-79. Write FIFO Control Register (WFIFOCTL)**

31	Reserved		17	16
	R-0			WENA
				R/W-0
15	8	7		
	WNUMEVT		WNUMDMA	
	R/W-10h		R/W-4h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 16-46. Write FIFO Control Register (WFIFOCTL) Field Descriptions**


Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	WENA	0	Write FIFO is disabled. The WLVL bit in the Write FIFO status register (WFIFOSTS) is reset to 0 and pointers are initialized, that is, the Write FIFO is "flushed."
		1	Write FIFO is enabled. If Write FIFO is to be enabled, it must be enabled prior to taking McASP out of reset.
15-8	WNUMEVT	0-FFh	Write word count per DMA event (32-bit). When the Write FIFO has space for at least WNUMEVT words of data, then an AXEVT (transmit DMA event) is generated to the host/DMA controller. This value should be set to a non-zero integer multiple of the number of serializers enabled as transmitters. This value must be set prior to enabling the Write FIFO.
		0	0 words
		1h	1 word
		2h	2 words
		3h-40h	3 to 64 words
		41h-FFh	Reserved
7-0	WNUMDMA	0-FFh	Write word count per transfer (32-bit words). Upon a transmit DMA event from the McASP, WNUMDMA words are transferred from the Write FIFO to the McASP. This value must equal the number of McASP serializers used as transmitters. This value must be set prior to enabling the Write FIFO.
		0	0 words
		1h	1 word
		2h	2 words
		3h-10h	3-16 words
		11h-FFh	Reserved



**16.3.44 Write FIFO Status Register (WFIFOSTS)**

Note that this register is only available if the Write FIFO is configured. The Write FIFO status register (WFIFOSTS) is shown in [Figure 16-80](#) and described in [Table 16-47](#).

**Figure 16-80. Write FIFO Status Register (WFIFOSTS)**



LEGEND: R = Read only; -n = value after reset

**Table 16-47. Write FIFO Status Register (WFIFOSTS) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	WLVL	0-FFh	Write level (read-only). Number of 32-bit words currently in the Write FIFO.
		0	0 words currently in Write FIFO.
		1h	1 word currently in Write FIFO.
		2h	2 words currently in Write FIFO.
		3h-40h	3 to 64 words currently in Write FIFO.
		41h-FFh	Reserved

### 16.3.45 Read FIFO Control Register (RFIFOCTL)

Note that this register is only available if the Read FIFO is configured. The Read FIFO control register (RFIFOCTL) is shown in [Figure 16-81](#) and described in [Table 16-48](#).

**NOTE:** The RNUMEVT and RNUMDMA values must be set prior to enabling the Read FIFO.  
If the Read FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset.

**Figure 16-81. Read FIFO Control Register (RFIFOCTL)**

31	Reserved		17	16
	R-0			RENA
				R/W-0
15	8	7		0
	RNUMEVT		RNUMDMA	
	R/W-10h		R/W-4h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 16-48. Read FIFO Control Register (RFIFOCTL) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	RENA	0	Read FIFO is disabled. The RLVL bit in the Read FIFO status register (RFIFOSTS) is reset to 0 and pointers are initialized, that is, the Read FIFO is "flushed."
		1	Read FIFO is enabled. If Read FIFO is to be enabled, it must be enabled prior to taking McASP out of reset.
15-8	RNUMEVT	0-FFh	Read word count per DMA event (32-bit). When the Read FIFO contains at least RNUMEVT words of data, then an AREVT (receive DMA event) is generated to the host/DMA controller. This value should be set to a non-zero integer multiple of the number of serializers enabled as receivers. This value must be set prior to enabling the Read FIFO.
		0	0 words
		1h	1 word
		2h	2 words
		3h-40h	3 to 64 words
		41h-FFh	Reserved
7-0	RNUMDMA	0-FFh	Read word count per transfer (32-bit words). Upon a receive DMA event from the McASP, the Read FIFO reads RNUMDMA words from the McASP. This value must equal the number of McASP serializers used as receivers. This value must be set prior to enabling the Read FIFO.
		0	0 words
		1	1 word
		2	2 words
		3h-10h	3-16 words
		11h-FFh	Reserved

### 16.3.46 Read FIFO Status Register (RFIFOSTS)

Note that this register is only available if the Read FIFO is configured. The Read FIFO status register (RFIFOSTS) is shown in [Figure 16-82](#) and described in [Table 16-49](#).

**Figure 16-82. Read FIFO Status Register (RFIFOSTS)**



LEGEND: R = Read only; -n = value after reset

**Table 16-49. Read FIFO Status Register (RFIFOSTS) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	RLVL	0-FFh	Read level (read-only). Number of 32-bit words currently in the Read FIFO.
		0	0 words currently in Read FIFO.
		1h	1 word currently in Read FIFO.
		2h	2 words currently in Read FIFO.
		3h-40h	3 to 64 words currently in Read FIFO.
		41h-FFh	Reserved

## **Multimedia Card (MMC)/Secure Digital (SD)/ Secure Digital I/O (SDIO) Card Interface**

---

---

---

This chapter describes the multimedia card/secure digital/secure digital I/O (MMC/SD/SDIO) card interface.

<b>Topic</b>	<b>Page</b>
<b>17.1 Introduction .....</b>	<b>1943</b>
<b>17.2 Architecture .....</b>	<b>1945</b>
<b>17.3 Low-Level Programming Models .....</b>	<b>1978</b>
<b>17.4 MMC/SD/SDIO Registers .....</b>	<b>1983</b>

## 17.1 Introduction

### 17.1.1 Overview

This device contains a multimedia card high-speed/secure data/secure digital I/O (MMC/SD/SDIO) host controller that provides an interface between a local host (LH), and either MMC, SD memory cards, or SDIO cards and handles MMC/SD/SDIO transactions with minimal LH intervention.


The application interface manages transaction semantics. The MMC/SD/SDIO host controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRC), start/end bit, and checking for syntactical correctness.

The application interface can send every MMC/SD/SDIO command and either poll for the status of the adapter or wait for an interrupt request, which is sent back in case of exceptions or to warn of end of operation.

The application interface can read card responses or flag registers. It can also mask individual interrupt sources. All these operations can be performed by reading and writing control registers. The MMC/SD/SDIO host controller also supports two DMA channels.

There are typically three MMC/SD/SDIO host controllers inside the device. [Figure 17-1](#) gives an overview of one MMC/SD/SDIO controller instance. As shown in [Figure 17-1](#), not all pins are available on each instance of the MMC/SD/SDIO peripheral. Specifically, the MMC\_SDCD, MMC\_SDWP, and MMC\_POW may not be pinned out on all instances. In most devices MMC/SD/SDIO1 provides the most full featured connectivity.

Figure 17-1. MMC/SD/SDIO Overview



### 17.1.2 Features

The main features of the MMC/SD/SDIO host controller are:

- Built-in 1024-byte buffer for read or write
- Full compliance with MMC command/response sets as defined in the *Multimedia Card System Specification*, v4.3.
- Full compliance with SD command/response sets as defined in the *SD Physical Layer Specification*, v2.00.
- Full compliance with SDIO command/response sets and interrupt/read-wait mode as defined in the *SDIO Card Specification, Part E1*, v2.00
- Full compliance with SD Host Controller Standard Specification sets as defined in the *SD Card Specification, Part A2, SD Host Controller Standard Specification*, v2.00
- Full compliance with CE-ATA command/response sets as defined in the *CE-ATA Standard Specification*
- Full compliance with ATA for MMCA specification
- Support command completion signal (CCS) and command completion signal disable (CCSD) management as specified in the *CE-ATA Standard Specification*
- Flexible architecture allowing support for new command structure
- Support:
  - 1-bit or 4-bit transfer mode specifications for SD and SDIO cards
  - 1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards
  - 1.8v or 3.3v cards (Support varies per MMC/SD/SDIO instance.)
  - Built-in 1024-byte buffer for read or write
  - 32-bit-wide access bus to maximize bus throughput
  - Single interrupt line for multiple interrupt source events
  - Two slave DMA channels (1 for TX, 1 for RX)
  - Designed for low power
  - Programmable clock generation
  - SDIO Read Wait and Suspend/Resume functions
  - Stop at block gap
  - SDA 2.0 Part A2 programming model

---

**NOTE:** The device supports both 1.8v and 3.3v cards; however, one or more MMC/SD/SDIO instances may only support 3.3V operation. In addition, on some devices, multiple MMC/SD/SDIO instances may be required to both operate at the same voltage (for example, MMC/SD/SDIO0 and MMC/SD/SDIO1 may be required to both operate at 1.8V, or both at 3.3V). On other devices, the supply voltage can be independent (for example, MMC/SD/SDIO0 may be at 1.8V while MMC/SD/SDIO1 may be at 3.3V).

Refer to the device-specific data manual power group for details.

---

- Supported Data Rates
  - 192 MHz functional clock source input
  - Up to 384 Mbit/sec (48MByte/sec) in MMC mode 8-bit data transfer
  - Up to 192 Mbit/sec (24MByte/sec) in High-Speed SD mode 4-bit data transfer
  - Up to 24 Mbit/sec (3MByte/sec) in Default SD mode 1-bit data transfer

## 17.2 Architecture

One MMC/SD/SDIO host controller can support one MMC memory card, one SD card, or one SDIO card. Other combinations (for example, two SD cards, one MMC card, and one SD card) are not supported through a single controller.


There are up to 3 MMC/SD/SDIO instances named: HSMMC0, HSMMC1, and HSMMC2.

### 17.2.1 MMC/SD/SDIO Functional Modes

#### 17.2.1.1 MMC/SD/SDIO Connected to an MMC, an SD Card, or an SDIO Card

Figure 17-2 shows the MMC/SD/SDIO host controller connected to an MMC, an SD, or an SDIO card and its related external connections.

Figure 17-2. MMC/SD Connectivity to an MMC/SD Card



The following MMC/SD/SDIO controller pins are used

- **MMC\_CMD** This pin is used for two-way communication between the connected card and the MMC/SD/SDIO controller. The MMC/SD/SDIO controller transmits commands to the card and the memory card drives responses to the commands on this pin.
- **MMC\_DAT7-0** Depending on which type of card you are using, you may need to connect 1, 4, or 8 data lines. The number of DAT pins (the data bus width) is set by the Data Transfer Width (DTW) bit in the MMC control register (MMCHS\_HCTL). For more information, see the registers section of this document.
- **MMC\_CLK** This pin provides the clock to the memory card from the MMC/SD controller.

**Note:** The MMC\_CLK pin functions as an output but must be configured as an I/O to internally loopback the clock to time the inputs.


Table 17-1 provides a summary of these pins.

**Table 17-1. MMC/SD/SDIO Controller Pins and Descriptions**

Pin	Type	1-Bit Mode	4-Bit Mode	8-Bit Mode	Reset Value
MMC_CLK <sup>(1)</sup>	O	Clock Line	Clock Line	Clock Line	High impedance
MMC_CMD	I/O	Command Line	Command Line	Command Line	High impedance
MMC_DAT0	I/O	Data Line 0	Data Line 0	Data Line 0	0
MMC_DAT1	I/O	(not used)	Data Line 1	Data Line 1	0
MMC_DAT2	I/O	(not used)	Data Line 2	Data Line 2	0
MMC_DAT3	I/O	(not used)	Data Line 3	Data Line 3	0
MMC_DAT4	I/O	(not used)	(not used)	Data Line 4	0
MMC_DAT5	I/O	(not used)	(not used)	Data Line 5	0
MMC_DAT6	I/O	(not used)	(not used)	Data Line 6	0
MMC_DAT7	I/O	(not used)	(not used)	Data Line 7	0

<sup>(1)</sup> The MMC\_CLK pin functions as an output but must be configured as an I/O to internally loopback the clock to time the inputs.

Figure 17-3 shows the MMC/SD/SDIO host controller connected to an MMC, SD, or SDIO card and its related external connections. These are described below.

**Figure 17-3. MMC/SD Connectivity to an MMC/SD Card**


The following MMC/SD/SDIO controller pins are not provided on all MMC/SD/SDIO instances. Refer to device-specific data manual for details.

- **MMC\_POW** Used for MMC/SD card's cards on/off power supply control. When high, denotes power-on condition.
- **MMC\_SDCD** This input pin serves as the MMC/SD/SDIO carrier detect. This signal is received from a mechanical switch on the slot.
- **MMC\_SDWP** This input pin is used for the SD/SDIO card's write protect. This signal is received from a mechanical protect switch on the slot (system dependant). Applicable only for SD and SDIO cards that have a mechanical sliding tablet on the side of the card.



### 17.2.1.2 Protocol and Data Format

The bus protocol between the MMC/SD/SDIO host controller and the card is message-based. Each message is represented by one of the following parts:

**Command:** A command starts an operation. The command is transferred serially from the MMC/SD/SDIO host controller to the card on the `mmc_cmd` line.

**Response:** A response is an answer to a command. The response is sent from the card to the MMC/SD/SDIO host controller. It is transferred serially on the `mmc_cmd` line.

**Data:** Data are transferred from the MMC/SD/SDIO host controller to the card or from a card to the MMC/SD/SDIO host controller using the DATA lines.

**Busy:** The `mmc_dat0` signal is maintained low by the card as far as it is programming the data received.

**CRC status:** CRC result is sent by the card through the `mmc_dat0` line when executing a write transfer. In the case of transmission error, occurring on any of the active data lines, the card sends a negative CRC status on `mmc_dat0`. In the case of successful transmission, over all active data lines, the card sends a positive CRC status on `mmc_dat0` and starts the data programming procedure.

### 17.2.1.2.1 Protocol

There are two types of data transfer:

- Sequential operation
- Block-oriented operation


There are specific commands for each type of operation (sequential or block-oriented). See the *Multimedia Card System Specification*, the *SD Memory Card Specifications*, and the *SDIO Card Specification, Part E1* for details about commands and programming sequences supported by the MMC, SD, and SDIO cards.

**CAUTION**

Stream commands are supported only by MMC cards.

Figure 17-4 and Figure 17-5 show how sequential operations are defined. Sequential operation is only for 1-bit transfer and initiates a continuous data stream. The transfer terminates when a stop command follows on the mmchs\_cmd line.

**Figure 17-4. Sequential Read Operation (MMC Cards Only)**



**Figure 17-5. Sequential Write Operation (MMC Cards Only)**






Figure 17-6 and Figure 17-7 show how multiple block-oriented operations are defined. A multiple block-oriented operation sends a data block plus CRC bits. The transfer terminates when a stop command follows on the mmchs\_cmd line. These operations are available for all kinds of cards.

**Figure 17-6. Multiple Block Read Operation (MMC Cards Only)**



**Figure 17-7. Multiple Block Write Operation (MMC Cards Only)**



**NOTE:**


1. The card busy signal is not always generated by the card; the previous examples show a particular case.
2. It is the software's responsibility to do a software reset after a data timeout to ensure that mmc\_clk is stopped. The software reset is done by setting the SRD bit in the MMCHS\_SYCTL register to 1.
3. For multiblock transfer, and especially for MMC cards, you can abort a transfer without using a stop command. Use a CMD23 before a data transfer to define the number of blocks that will be transferred, then the transfer stops automatically after the last block (provided the MMC card supports this feature).

### 17.2.1.2.2 Data Format

#### Coding Scheme for Command Token

Command packets always start with 0 and end with 1. The second bit is a transmitter bit1 for a host command. The content is the command index (coded by 6 bits) and an argument (for example, an address), coded by 32 bits. The content is protected by 7-bit CRC checksum (see [Figure 17-8](#)).

**Figure 17-8. Command Token Format**



#### Coding Scheme for Response Token


Response packets always start with 0 and end with a 1. The second bit is a transmitter bit0 for a card response. The content is different for each type of response (R1, R2, R3, R4, R5, and R6) and the content is protected by 7-bit CRC checksum. Depending on the type of commands sent to the card, the MMCHS\_CMD register must be configured differently to avoid false CRC or index errors to be flagged on command response (see [Table 17-2](#)). For more details about response types, see the *Multimedia Card System Specification*, the *SD Memory Card Specification*, or the *SDIO Card Specification*.

**Table 17-2. Response Type Summary**


Response Type MMCHS_CMD[17:16] RSP_TYPE	Index Check Enable MMCHS_CMD[20] CICE	CRC Check Enable MMCHS_CMD[19] CCCE	Name of Response Type
00	0	0	No Response
01	0	1	R2
10	0	0	R3 (R4 for SD cards)
10	1	1	R1, R6, R5 (R7 for SD cards)
11	1	1	R1b, R5b

[Figure 17-9](#) and [Figure 17-10](#) depict the 48-bit and 136-bit response packets.

**Figure 17-9. 48-Bit Response Packet (R1, R3, R4, R5, R6)**




**Figure 17-10. 136-Bit Response Packet (R2)**




### Coding Scheme for Data Token

Data tokens always start with 0 and end with 1 (see [Figure 17-11](#), [Figure 17-12](#), [Figure 17-13](#), and [Figure 17-14](#)).


**Figure 17-11. Data Packet for Sequential Transfer (1-Bit)**




**Figure 17-12. Data Packet for Block Transfer (1-Bit)**



**Figure 17-13. Data Packet for Block Transfer (4-Bit)**



**Figure 17-14. Data Packet for Block Transfer (8-Bit)**


## 17.2.2 Resets

### 17.2.2.1 Hardware Reset

The module is reinitialized by the hardware.

The MMCHS\_SYSSTATUS[0] RESETDONE bit can be monitored by the software to check if the module is ready-to-use after a hardware reset.

This hardware reset signal has a global reset action on the module. All configuration registers and all state machines are reset in all clock domains.

This hardware reset signal has a global reset action on the module. All configuration registers and all state-machines are reset in all clock domains.

### 17.2.2.2 Software Reset

The module is reinitialized by software through the MMCHS\_SYSCONFIG[1] SOFTRESET bit. This bit has the same action on the module logic as the hardware reset signal except for:

- Debounce logic
- MMCHS\_PSTATE and MMCHS\_CAPA registers (see corresponding register descriptions)

The SOFTRESET bit is active high. The bit is automatically reinitialized to 0 by the hardware. The MMCHS\_SYSCTL[24] SRA bit has the same action as the SOFTRESET bit on the design.

The MMCHS\_SYSSTATUS[0] RESETDONE bit can be monitored by the software to check if the module is ready-to-use after a software reset.

Moreover, two partial software reset bits are provided:

- MMCHS\_SYSCTL[26] SRD bit
- MMCHS\_SYSCTL[25] SRC bit

These two reset bits are useful to reinitialize data or command processes respectively in case of line conflict. When set to 1, a reset process is automatically released when the reset completes:

- The MMCHS\_SYSCTL[26] SRD bit resets all finite state-machines and status management that handle data transfers on both the interface and functional side.
- The MMCHS\_SYSCTL[25] SRC bit resets all finite state-machines and status management that handle command transfers on both the interface and functional side.

---

**NOTE:** If **any** of the clock inputs are not present for the MMC/SD/SDIO peripheral, the software reset will not complete.

---

### 17.2.3 Clocks

The module receives 3 clocks: OCP CLK (named Interface clock), CLKADPI (named functional clock), and CLK32K. Concerning the activity of these external clocks, two cases can be considered:

- Module is being used: These 2 clocks must be activated in the same time when you want to make an OCP access on register due to the synchronization that is performed on some configuration registers (MMCHS\_CMD) but also during the data transfer phase in order to synchronize data and status bits between the functional and the OCP part.
- Module is not being used: The 2 clocks can be turned off because the module is the master, which provides clock to the different type of card, and any transfer can be only initiated by the MMC module.

The CLK32K clock is used for debouncing.

### 17.2.4 Power Management

The MMC/SD/SDIO host controller can enter into different modes and save power:

- Normal mode
- Idle mode

The two modes are mutually exclusive (the module can be in normal mode or in idle mode). The MMC/SD/SDIO host controller is compliant with the PRCM module handshake protocol. When the MMC/SD/SDIO power domain is off, the only way to wake up the power domain and different MMC/SD/SDIO clocks is to monitor the mmc\_dat1 input pin state via a different GPIO line for each MMC/SD/SDIO interface.

#### 17.2.4.1 Normal Mode

The autogating of interface clock (OCP clock) and functional clock (ADPI clock) occurs when the following conditions are met:

- The MMCHS\_SYSCONFIG[0] AUTOIDLE bit is set to 1.
- There is no transaction on the MMC interface.

The autogating of interface and functional clocks stops when the following conditions are met:

- A register access occurs through the L3 (or L4) interconnect.
- A wake-up event occurs (an interrupt from a SDIO card).
- A transaction on the MMC/SD/SDIO interface starts.

Then the MMC/SD/SDIO host controller enters in low-power state even if MMCHS\_SYSCONFIG[0] AUTOIDLE is cleared to 0. The functional clock is internally switched off and only interconnect read and write accesses are allowed.

#### 17.2.4.2 Idle Mode

The clocks provided to MMC/SD/SDIO are switched off upon a PRCM module request. They are switched back upon module request. The MMC/SD/SDIO host controller complies with the PRCM module handshaking protocol:

- Idle request from the system power manager
- Idle acknowledgment from the MMC/SD/SDIO host controller
- Wake-up request from the MMC/SD/SDIO host controller

The idle acknowledgment varies according to the MMCHS\_SYSCONFIG[4:3] SIDLEMODE bit field:

- 0: Force-idle mode. The MMC/SD/SDIO host controller acknowledges the system power manager request unconditionally.
- 1h: No-idle mode. The MMC/SD/SDIO host controller ignores the system power manager request and behaves normally as if the request was not asserted.
- 2h: Smart-idle mode. The MMC/SD/SDIO host controller acknowledges the system power manager request according to its internal state.
- 3h: Smart-idle wake-up-capable mode. The MMC/SD/SDIO host controller acknowledges the system power manager request according to its internal state. However, the module may generate wake-up events when in idle state ( related to IRQ or DMA requests)

During the smart-idle mode period, the MMC/SD/SDIO host controller acknowledges that the OCP and Functional clocks may be switched off whatever the value set in the MMCHS\_SYSCONFIG[9:8] CLOCKACTIVITY field.

#### 17.2.4.3 Transition from Normal Mode to Smart-Idle Mode

Smart-idle mode is enabled when the MMCHS\_SYSCONFIG[4:3] SIDLEMODE bit field is set to 2h or 3h. The MMC/SD/SDIO host controller goes into idle mode when the PRCM issues an idle request, according to its internal activity. The MMC/SD/SDIO host controller acknowledges the idle request from the PRCM after ensuring the following:

- The current multi/single-block transfer is completed.
- Any interrupt or DMA request is asserted.
- There is no card interrupt on the mmchs\_dat1 signal.

As long as the MMC/SD/SDIO controller does not acknowledge the idle request, if an event occurs, the MMC/SD/SDIO host controller can still generate an interrupt or a DMA request. In this case, the module ignores the idle request from the PRCM.

As soon as the MMC/SD/SDIO controller acknowledges the idle request from the PRCM:

- If Smart-Idle mode: the module does not assert any new interrupt or DMA request
- If Smart-Idle wake-up-capable mode: the module may generate wake-up events related to interrupt or DMA request.

#### 17.2.4.4 Transition from Smart-Idle Mode to Normal Mode

The MMC/SD/SDIO host controller detects the end of the idle period when the PRCM deasserts the idle request. For the wake-up event, there is a corresponding interrupt status in the MMCHS\_STAT register. The MMC/SD/SDIO host controller operates the conversion between wake-up and interrupt (or DMA request) upon exit from smart-idle mode if the associated enable bit is set in the MMCHS\_ISE register.

Interrupts and wake-up events have independent enable/disable controls, accessible through the MMCHS\_HCTL and MMCHS\_ISE registers. The overall consistency must be ensured by software.

The interrupt status register MMCHS\_STAT is updated with the event that caused the wake-up in the CIRQ bit when the MMCHS\_IE[8] CIRQ\_ENABLE associated bit is enabled. Then, the wake-up event at the origin of the transition from smart-idle mode to normal mode is converted into its corresponding interrupt or DMA request. (The MMCHS\_STAT register is updated and the status of the interrupt signal changes.)



When the idle request from the PRCM is deasserted, the module switches back to normal mode. The module is fully operational.

#### 17.2.4.5 Force-Idle Mode

Force-idle mode is enabled when the MMCHS\_SYSCONFIG[4:3] SIDLEMODE bit field is cleared to 0. Force-idle mode is an idle mode where the MMC/SD/SDIO host controller responds unconditionally to the idle request from the PRCM. Moreover, in this mode, the MMC/SD/SDIO host controller unconditionally deasserts interrupts and DMA request lines asserted.

The transition from normal mode to force-idle mode does not affect the bits of the MMCHS\_STAT register. In force-idle mode, the interrupt and DMA request lines are deasserted. Interface Clock (OCP) and functional clock (CLKADPI) can be switched off.

#### CAUTION

In Force-ilde mode, an idle request from the PRCM during a command or a data transfer can lead to an unexpected and unpredictable result. When the module is idle, any access to the module generates an error as long as the OCP clock is alive.

The module exits the force-idle mode when the PRCM deassertes the idle request. Then the module switches back to normal mode. The module is fully operational. Interrupt and DMA request lines are optionally asserted one clock cycle later.

#### 17.2.4.6 Local Power Management

Table 17-3 describes power-management features available for the MMC/SD/SDIO modules.

#### CAUTION

The PRCM module has no hardware means of reading CLOCKACTIVITY settings. Thus, software must ensure consistent programming between the CLOCKACTIVITY and MMC clock PRCM control bits.

**Table 17-3. Local Power Management Features**

Feature	Registers	Description
Clock Auto Gating	MMCHS_SYSCONFIG AUTOIDLE bit	This bit allows a local power optimization inside module, by gating the OCP clock upon the interface activity or gating the CLKADPI clock upon the internal activity.
Slave Idle Modes	MMCHS_SYSCONFIG SIDLEMODE bit	Force-idle, No-idle, and Smart-idle modes
Clock Activity	MMCHS_SYSCONFIG CLOCKACTIVITY bit	See Table 17-4 for configuration details.
Master Standby Modes	MMCHS_SYSCONFIG STANDYBYMODE bit	Force-idle, No-idle, and Smart-idle modes
Global Wake-Up Enable	MMCHS_SYSCONFIG ENAWAKEUP bit	This bit enables the wake-up feature at module level.
Wake-Up Sources Enable	MMCHS_HCTL register	This register holds one active high enable bit per event source able to generate wake-up signal.

**Table 17-4. Clock Activity Settings**

CLOCKACTIVITY Values	Clock State When Module is in IDLE State		Features Available when Module is in IDLE State		Wake-Up Events
	OCP Clock	CLKADPI			
00	OFF	OFF		None	Card Interrupt
10	OFF	ON		None	
01	ON	OFF		None	
11	ON	ON		All	

### 17.2.5 Interrupt Requests

Several internal module events can generate an interrupt. Each interrupt has a status bit, an interrupt enable bit, and a signal status enable:

- The status of each type of interrupt is automatically updated in the MMCHS\_STAT register; it indicates which service is required.
- The interrupt status enable bits of the MMCHS\_IE register enable/disable the automatic update of the MMCHS\_STAT register on an event-by-event basis.
- The interrupt signal enable bits of the MMCHS\_ISE register enable/disable the transmission of an interrupt request on the interrupt line MMC\_IRQ (from the MMC/SD/SDIOi host controller to the MPU subsystem interrupt controller) on an event-by-event basis.

If an interrupt status is disabled in the MMCHS\_IE register, then the corresponding interrupt request is not transmitted, and the value of the corresponding interrupt signal enable in the MMCHS\_ISE register is ignored.

When an interrupt event occurs, the corresponding status bit is automatically set to 1 (the MMC/SD/SDIO host controller updates the status bit) in the MMCHS\_STAT register. If later a mask is applied on the interrupt in the MMCHS\_ISE register, the interrupt request is deactivated.

When the interrupt source has not been serviced, if the interrupt status is cleared in the MMCHS\_STAT register and the corresponding mask is removed from the MMCHS\_ISE register, the interrupt status is not asserted again in the MMCHS\_STAT register and the MMC/SD/SDIOi host controller does not transmit an interrupt request.

#### CAUTION

If the buffer write ready interrupt (BWR) or the buffer read ready only interrupt (BRR) are not serviced and are cleared in the MMCHS\_STAT register, and the corresponding mask is removed, then the MMC/SD/SDIOi host controller will wait for the service of the interrupt without updating the status MMCHS\_STAT register or transmitting an interrupt request.

Table 17-5 lists the event flags, and their mask, that can cause module interrupts.

**Table 17-5. Events**

Event Flag	Event Mask	Map To	Description
MMCHS_STAT[29] BADA	MMCHS_IE[29] BADA_ENABLE	MMC_IRQ	Bad Access to Data space. This bit is set automatically to indicate a bad access to buffer when not allowed. This bit is set during a read access to the data register (MMCHS_DATA) while buffer reads are not allowed (MMCHS_PSTATE[11] BRE=0). This bit is set during a write access to the data register (MMCHS_DATA) while buffer writes are not allowed (MMCHS_STATE[10] BWE=0)

**Table 17-5. Events (continued)**

Event Flag	Event Mask	Map To	Description
MMCHS_STAT[28] CERR	MMCHS_IE[28] CERR_ENABLE	MMC_IRQ	Card Error. This bit is set automatically when there is at least one error in a response of type R1, R1b, R6, R5 or R5b. Only bits referenced as type E(error) in status field in the response can set a card status error. An error bit in the response is flagged only if corresponding bit in card status response errors register (MMCHS_CSRE) is set. There is not card detection for auto CMD12 command.
MMCHS_STAT[25] ADMAE	MMCHS_IE[25] ADMAE_ENABLE	MMC_IRQ	ADMA error. This bit is set when the host controller detects errors during ADMA based data transfer. The stat of the ADMA at an error occurrence is saved in the ADMA Error Status Register. In addition, the host controller generates this interrupt when it detects invalid descriptor data (Valid=0) at the ST_FDS state.
MMCHS_STAT[24] ACE	MMCHS_IE[24] ACE_ENABLE	MMC_IRQ	Auto CMD12 error. This bit is set automatically when one of the bits in Auto CMD12 Error status register has changed from 0 to 1
MMCHS_STAT[22] DEB	MMCHS_IE[22] DEB_ENABLE	MMC_IRQ	Data End Bit error. This bit is set automatically when detecting a 0 at the end bit position of read data on DAT line or at the end position of the CRC status in write mode.
MMCHS_STAT[21] DCRC	MMCHS_IE[21] DCRC_ENABLE	MMC_IRQ	Data CRC error. This bit is set automatically when there is a CRC16 error in the data phase response following a block read command or if there is a 3-bit CRC status difference of a position "010" token during a block write command.
MMCHS_STAT[20] DTO	MMCHS_IE[20] DTO_ENABLE	MMC_IRQ	Data Timeout error. This bit is set automatically according to the following conditions: A) busy timeout for R1b, R5b response. B) busy timeout after write CRC status. C) write CRC status timeout, or D) read data timeout.
MMCHS_STAT[19] CIE	MMCHS_IE[19] CIE_ENABLE	MMC_IRQ	Command Index Error. This bit is set automatically when response index differs from corresponding command index previously emitted. The check is enabled through MMCHS_CMD[20] CICE bit.
MMCHS_STAT[18] CEB	MMCHS_IE[18] CEB_ENABLE	MMC_IRQ	Command End Bit error. This bit is set automatically when detecting a 0 at the end bit position of a command response.
MMCHS_STAT[17] CCRC	MMCHS_IE[17] CCRC_ENABLE	MMC_IRQ	Command CRC error. This bit is set automatically when there is a CRC7 error in the command response. CRC check is enabled through the MMCHS_CMD[19] CCCE bit.
MMCHS_STAT[16] CTO	MMCHS_IE[16] CTO_ENABLE	MMC_IRQ	Command Timeout error. This bit is set automatically when no response is received within 64 clock cycles from the end bit of the command. For commands that reply within 5 clock cycles, the timeout is still detected at 64 clock cycles.
MMCHS_STAT[15] ERRI	MMCHS_IE[15] ERRI_ENABLE	MMC_IRQ	Error Interrupt. If any of the bits in the Error Interrupt Status register (MMCHS_STAT[24:15]) are set, this bit is set to 1.
MMCHS_STAT[10] BSR	MMCHS_IE[10] BSR_ENABLE	MMC_IRQ	Boot Status Received interrupt. This bit is set automatically when MMCHS_CON[18] BOOT_CF0 is set to 1 or 2h and boot status is received on the dat0 line. This interrupt is only used for MMC cards.
MMCHS_STAT[8] CIRQ	MMCHS_IE[8] CIRQ_ENABLE	MMC_IRQ	Card Interrupt. This bit is only used for SD, SDIO, and CE-ATA cards. In 1-bit mode, interrupt source is asynchronous (can be a source of asynchronous wake-up). In 4-bit mode, interrupt source is sampled during the interrupt cycle. In CE-ATA mode, interrupt source is detected when the card drive CMD line to zero during one cycle after data transmission end.
MMCHS_STAT[5] BRR	MMCHS_IE[5] BRR_ENABLE	MMC_IRQ	Buffer Read ready. This bit is set automatically during a read operation to the card when one block specified by MMCHS_BLK[10:0] BLEN is completely written in the buffer. It indicates that the memory card has filled out the buffer and the local host needs to empty the buffer by reading it.
MMCHS_STAT[4] BWR	MMCHS_IE[4] BWR_ENABLE	MMC_IRQ	Buffer Write ready. This bit is automatically set during a write operation to the card when the host can write a complete block as specified by MMCHS_BLK[10:0] BLEN. It indicates that the memory card has emptied one block from the buffer and the local host is able to write one block of data into the buffer.
MMCHS_STAT[3] DMA	MMCHS_IE[3] DMA_ENABLE	MMC_IRQ	DMA interrupt. This status is set when an interrupt is required in the ADMA instruction and after the data transfer is complete.

**Table 17-5. Events (continued)**

Event Flag	Event Mask	Map To	Description
MMCHS_STAT[2] BGE	MMCHS_IE[2] BGE_ENABLE	MMC_IRQ	Block Gap event. When a stop at block gap is requested (MMCHS_HCTL[16] SBGR), this bit is automatically set when transaction is stopped at the block gap during a read or write operation.
MMCHS_STAT[1] TC	MMCHS_IE[1] TC_ENABLE	MMC_IRQ	Transfer completed. This bit is always set when a read/write transfer is completed or between two blocks when the transfer is stopped due to a stop at block gap requested (MMCHS_HCTL[16] SBGR). In read mode this bit is automatically set on completion of a read transfer (MMCHS_PSTATE[9] RTA). In write mode, this bit is automatically set on completion of the DAT line use (MMCHS_PSTATE[2] DLA).
MMCHS_STAT[0] CC	MMCHS_IE[0] CC_ENABLE	MMC_IRQ	Command complete. This bit is set when a 1-to-0 transition occurs in the register command inhibit (MMCHS_PSTATE[0] CMDI). If the command is a type for which no response is expected, then the command complete interrupt is generated at the end of the command. A command timeout error (MMCHS_STAT[16] CTO) has higher priority than command complete (MMCHS_STAT[0] CC). If a response is expected but none is received, then a Command Timeout error is detected and signaled instead of the Command Complete interrupt.

### 17.2.5.1 Interrupt-Driven Operation

An interrupt enable bit must be set in the MMCHS\_IE register to enable the module internal source of interrupt.

When an interrupt event occurs, the single interrupt line is asserted and the LH must:

- Read the MMCHS\_STAT register to identify which event occurred.
- Write 1 into the corresponding bit of the MMCHS\_STAT register to clear the interrupt status and release the interrupt line (if a read is done after this write, this would return 0).

---

**NOTE:** In the MMCHS\_STAT register, Card Interrupt (CIRQ) and Error Interrupt (ERRI) bits cannot be cleared.

The MMCHS\_STAT[8] CIRQ status bit must be masked by disabling the MMCHS\_IE[8] CIRQ\_ENABLE bit (cleared to 0), then the interrupt routine must clear SDIO interrupt source in SDIO card common control register (CCCR).

The MMCHS\_STAT[15] ERRI bit is automatically cleared when all status bits in MMCHS\_STAT[31:16] are cleared.

---

### 17.2.5.2 Polling

When the interrupt capability of an event is disabled in the MMCHS\_ISE register, the interrupt line is not asserted:

- Software can poll the status bit in the MMCHS\_STAT register to detect when the corresponding event occurs.
- Writing 1 into the corresponding bit of the MMCHS\_STAT register clears the interrupt status and does not affect the interrupt line state.

---

**NOTE:** See the note in [Section 17.2.5.1](#) concerning CIRQ and ERRI bits clearing.

---

## 17.2.6 DMA Modes

The device supports DMA slave mode only. In this case, the controller is slave on DMA transaction managed by two separated requests (SDMAWREQN and SDMARREQN)

### 17.2.6.1 DMA Slave Mode Operations

The MMC/SD/SDIO controller can be interfaced with a DMA controller. At system level, the advantage is to discharge the local host (LH) of the data transfers. The module does not support wide DMA access (above 1024 bytes) for SD cards as specified in the *SD Card Specification* and *SD Host Controller Standard Specification*.

The DMA request is issued if the following conditions are met:

- The MMCHS\_CMD[0] DE bit is set to 1 to trigger the initial DMA request (the write must be done when running the data transfer command).
- A command was emitted on the SD\_cmd line.
- There is enough space in the buffer of the MMC/SD/SDIO controller to write an entire block (BLEN writes).

### 17.2.6.1.1 DMA Receive Mode

In a DMA block read operation (single or multiple), the request signal SDMARREQN is asserted to its active level when a complete block is written in the buffer. The block size transfer is specified in the MMCHS\_BLK BLEN field.


The SDMARREQN signal is deasserted to its inactive level when the sDMA has read one single word from the buffer. Only one request is sent per block; the DMA controller can make a 1-shot read access or several DMA bursts, in which case the DMA controller must manage the number of burst accesses, according to block size BLEN field.

New DMA requests are internally masked if the sDMA has not read exactly BLEN bytes and a new complete block is not ready. As DMA accesses are in 32-bit, then the number of sDMA read is  $\text{Integer}(\text{BLEN}/4)+1$ .

The receive buffer never overflows. In multiple block transfers for block size above 512 bytes, when the buffer gets full, the MMC\_CLK clock signal (provided to the card) is momentarily stopped until the sDMA or the MPU performs a read access, which reads a complete block in the buffer.

Figure 17-15 provides a summary:

- DMA transfer size = BLEN buffer size in one shot or by burst
- One DMA request per block



### 17.2.6.1.2 DMA Transmit Mode

In a DMA block write operation (single or multiple), the request signal SDMAWREQN is asserted to its active level when a complete block is to be written to the buffer. The block size transfer is specified in the MMCHS\_BLK BLEN field.

The SDMAWREQN signal is deasserted to its inactive level when the sDMA has written one single word to the buffer.


Only one request is sent per block; the DMA controller can make a 1-shot write access or multiple write DMA bursts, in which case the DMA controller must manage the number of burst accesses, according to block size BLEN field.

New DMA requests are internally masked if the sDMA has not written exactly BLEN bytes (as DMA accesses are in 32-bit, then the number of sDMA read is  $\text{Integer}(\text{BLEN}/4)+1$ ) and if there is not enough memory space to write a complete block in the buffer.

Figure 17-16 provides a summary:

- DMA transfer size = BLEN buffer size in one shot or by burst
- One DMA request per block

Figure 17-16. DMA Transmit Mode





### 17.2.7 Mode Selection

The MMC/SD/SDIO host controller can be used in two modes, MMC and SD/SDIO modes. It has been designed to be the most transparent with the type of card. The type of the card connected is differentiated by the software initialization procedure.

Software identifies the type of card connected during software initialization. For each given card type, there are corresponding commands. Some commands are not supported by all cards. See the *Multimedia Card System Specification*, the *SD Memory Card Specifications*, and the *SDIO Card Specification, Part E1* for more details.

The purpose of the module is to transfer commands and data, to whatever card is connected, respecting the protocol of the connected card. Writes and reads to the card must respect the appropriate protocol of that card.

### 17.2.8 Buffer Management

#### 17.2.8.1 Data Buffer

The MMC/SD/SDIO host controller uses a data buffer. This buffer transfers data from one data bus (Interconnect) to another data bus (SD, SDIO, or MMC card bus) and vice versa.

The buffer is the heart of the interface and ensures the transfer between the two interfaces (L4 and the card). To enhance performance, the data buffer is completed by a prefetch register and a post-write buffer that are not accessible by the host controller.

The read access time of the prefetch register is faster than the one of the data buffer. The prefetch register allows data to be read from the data buffer at an increased speed by preloading data into the prefetch register.

The entry point of the data buffer, the prefetch buffer, and the post-write buffer is the 32-bit register MMCHS\_DATA. A write access to the MMCHS\_DATA register followed by a read access from the MMCHS\_DATA register corresponds to a write access to the post-write buffer followed by a read access to the prefetch buffer. As a consequence, it is normal that the data of the write access to the MMCHS\_DATA register and the data of the read access to the MMCHS\_DATA register are different.

The number of 32-bit accesses to the MMCHS\_DATA register that are needed to read (or write) a data block with a size of MMCHS\_BLK\_BLEN, and equals the rounded up result of BLEN divided by 4. The maximum block size supported by the host controller is hard-coded in the register MMCHS\_CAPA[17:16] MBL field and cannot be changed.

A read access to the MMCHS\_DATA register is allowed only when the buffer read enable status is set to 1 (MMCHS\_PSTATE[11] BRE); otherwise, a bad access (MMCHS\_STAT[29] BADA) is signaled.

A write access to the MMCHS\_DATA register is allowed only when the buffer write enable status is set to 1 (MMCHS\_PSTATE[10] BWE); otherwise, a bad access (MMCHS\_STAT[29] BADA) is signaled and the data is not written.

The data buffer has two modes of operation to store and read of the first and second portions of the data buffer:

- When the size of the data block to transfer is less than or equal to MEM\_SIZE/2 (in double buffering), two data transfers can occur from one data bus to the other data bus and vice versa at the same time. The MMC/SD/SDIO controller uses the two portions of the data buffer in a ping-pong manner so that storing and reading of the first and second portions of the data buffer are automatically interchanged from time to time so that data may be read from one portion (for instance, through a DMA read access on the interconnect bus) while data (for instance, from the card) is being stored into the other portion and vice versa. When BLEN is less than or equal to 200h (that is, less or equal to 512Bytes), each of the two portions of the buffer that can be used have a size of BLEN (that is, 32-bits x BLEN div by 4). Not more than this total size of 2 times 32-bits x BLEN div by 4 can be used.
- When the size of the data block to transfer is larger than MEM\_SIZE/2, only one data transfer can occur from one data bus to the other data bus at a time. The MMC/SD/SDIO host controller uses the entire data buffer as a single portion. In this mode, a bad access (MMCHS\_STAT[29] BADA) is signaled when two data transfers occur from one data bus to the other data bus and vice versa at the same time.



**CAUTION**

The MMCHS\_CMD[4] DDIR bit must be configured before a transfer to indicate the direction of the transfer.

Figure 17-17 shows the buffer management for writing and Figure 17-18 shows the buffer management for reading.

**Figure 17-17. Buffer Management for a Write**





Figure 17-18. Buffer Management for a Read



### 17.2.8.1.1 Memory Size, Block Length, and Buffer Management Relationship

The maximum block length and buffer management that can be targeted by system depend on memory depth setting.

Table 17-6. Memory Size, BLEN, and Buffer Relationship

Memory Size([5:2] MEMSIZE in bytes)	512	1024	2048	4096
Maximum block length supported	512	1024	2048	2048
Double-buffering for maximum block length	N/A	BLEN <= 512	BLEN <= 1024	BLEN <= 2048
Single-buffering for block length	BLEN<=512	512 < BLEN <= 1024	1024 < BLEN <= 2048	N/A

### 17.2.8.1.2 Data Buffer Status

The data buffer status is defined in the following interrupt status register and status register:

- Interrupt status registers (see [Figure 17-56](#)):
  - MMCHS\_STAT[29] BADA: Bad access to data space
  - MMCHS\_STAT[5] BRR: Buffer read ready
  - MMCHS\_STAT[4] BWR: Buffer write ready
- Status registers (see [Figure 17-53](#)):
  - MMCHS\_PSTATE[11] BRE: Buffer read enable
  - MMCHS\_PSTATE[10] BWE: Buffer write enable

### 17.2.9 Transfer Process

The process of a transfer is dependent on the type of command. It can be with or without a response, with or without data.

#### 17.2.9.1 Different Types of Commands

Different types of commands are specific to MMC, SD, or SDIO cards. See the *Multimedia Card System Specification*, the *SD Memory Card Specifications*, the *SDIO Card Specification, Part E1*, or the *SD Card Specification, Part A2, SD Host Controller Standard Specification* for more details.

#### 17.2.9.2 Different Types of Responses

Different types of responses are specific to MMC, SD, or SDIO cards. See the *Multimedia Card System Specification*, the *SD Memory Card Specifications*, the *SDIO Card Specification, Part E1*, or the *SD Card Specification, Part A2, SD Host Controller Standard Specification* for more details.

[Table 17-7](#) shows how the MMC, SD, and SDIO responses are stored in the MMCHS\_RSPxx registers.

**Table 17-7. MMC, SD, SDIO Responses in the MMCHS\_RSP<sub>n</sub> Registers**

Kind of Response	Response Field	Response Register
R1, R1b (normal response), R3, R4, R5, R5b, R6, R7	RESP[39:8] <sup>(1)</sup>	MMCHS_RSP10[31:0]
R1b (Auto CMD12 response)	RESP[39:8] <sup>(1)</sup>	MMCHS_RSP76[31:0]
R2	RESP[127:0] <sup>(1)</sup>	MMCHS_RSP76[31:0] MMCHS_RSP54[31:0] MMCHS_RSP32[31:0] MMCHS_RSP10[31:0]

<sup>(1)</sup> RESP refers to the command response format described in the specifications mentioned above.

When the host controller modifies part of the MMCHS\_RSPxx registers, it preserves the unmodified bits.

The host controller stores the Auto CMD12 response in the MMCHS\_RSP76[31:0] register because the Host Controller may have a multiple block data DAT line transfer executing concurrently with a command. This allows the host controller to avoid overwriting the Auto CMD12 response with the command response stored in MMCHS\_RSP10 register and conversely.

### 17.2.10 Transfer or Command Status and Error Reporting

Flags in the MMC/SD/SDIO host controller show status of communication with the card:

- A timeout (of a command, a data, or a response)
- A CRC

Error conditions generate interrupts. See [Table 17-8](#) and register description for more details.

**Table 17-8. CC and TC Values Upon Error Detected**


Error Hold in the MMCHS_STAT Register	CC	TC	Comments
29 BADA			No dependency with CC or TC. BADA is related to the register accesses. Its assertion is not dependent of the ongoing transfer.
28 CERR	1		CC is set upon CERR.
22 DEB		1	TC is set upon DEB.
21 DCRC		1	TC is set upon DCRC.
20 DTO			DTO and TC are mutually exclusive. DCRC and DEB cannot occur with DTO.
19 CIE	1		CC is set upon CIE.
18 CEB	1		CC is set upon CEB.
17 CCRC	1		CC can be set upon CCRC - See CTO comment
16 CTO			CTO and CC are mutually exclusive. CIE, CEB and CERR cannot occur with CTO. CTO can occur at the same time as CCRC it indicates a command abort due to a contention on CMD line. In this case no CC appears.

MMCHS\_STAT[21] DCRC event can be asserted in the following conditions:

- Busy timeout for R1b, R5b response type
- Busy timeout after write CRC status
- Write CRC status timeout
- Read data timeout
- Boot acknowledge timeout

### 17.2.10.1 Busy Timeout for R1b, R5b Response Type

Figure 17-19 shows DCRD event condition asserted when there is a busy timeout for R1b or R5b responses.




t1 - Data timeout counter is loaded and starts after R1b, R5b response type.

t2 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.

### 17.2.10.2 Busy Timeout After Write CRC Status

Figure 17-20 shows DCRC event condition asserted when there is busy timeout after write CRC status.




t1 - Data timeout counter is loaded and starts after CRC status.

t2 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.

### 17.2.10.3 Write CRC Status Timeout

Figure 17-21 shows DCRC event condition asserted when there is write CRC status timeout.

Figure 17-21. Write CRC Status Timeout




t1 - Data timeout counter is loaded and starts after Data block + CRC.

t2 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.

### 17.2.10.4 Read Data Timeout

Figure 17-22 shows DCRC event condition asserted when there is read data timeout.

Figure 17-22. Read Data Timeout



t1 - Data timeout counter is loaded and starts after Command transmission.

t2 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.


t3 - Data timeout counter is loaded and starts after Data block + CRC transmission.

t4 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.

### 17.2.10.5 Boot Acknowledge Timeout

Figure 17-23 shows DCRC event condition asserted when there is boot acknowledge timeout and CMD0 is used.

Figure 17-23. Boot Acknowledge Timeout When Using CMD0




\* Refer to MMC Specification for correct argument.

- t1 - Data timeout counter is loaded and starts after CMD0.
- t2 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.
- t3 - Data timeout counter is loaded and starts.
- t4 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.
- t5 - Data timeout counter is loaded and starts after Data + CRC transmission.
- t6 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.

Figure 17-24 shows DCRC event condition asserted when there is boot acknowledge timeout and CMD line is held low.

Figure 17-24. Boot Acknowledge Timeout When CMD Held Low



- t1 - Data timeout counter is loaded and starts after cmd line is tied to 0.
- t2 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.
- t3 - Data timeout counter is loaded and starts.
- t4 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.
- t5 - Data timeout counter is loaded and starts after Data + CRC transmission.
- t6 - Data timeout counter stops and if it is 0, MMCHS\_STAT[21] DCRC is generated.

## 17.2.11 Auto Command 12 Timings


With the UHS definition of SD cards with higher frequency for MMC clocks up to 208, SD standard imposes a specific timing for Auto CMD12 "end bit" arrival.

### 17.2.11.1 Auto Command 12 Timings During Write Transfer

A margin named Nrcr in range of 2 to 8 cycles has been defined for SDR50 and SDR104 card components for write data transfers, as auto command 12 'end bit' shall arrive after the CRC status "end bit".

Figure 17-25 shows auto CMD12 timings during write transfer.

**Figure 17-25. Auto CMD12 Timing During Write Transfer**



The Host controller has a margin of 18 clock cycles to make sure that auto CMD12 'end bit' arrives after the CRC status. This margin does not depend on MMC bus configuration, DDR or standard transfer, 1,4 or 8 bus width.




### 17.2.11.2 Auto Command 12 Timings During Read Transfer

With UHS very-high speed cards gap timing between 2 successive cards has been extended to 4 cycles instead of 2. By the way, it gives more flexibility for Host Auto CMD12 arrival in order to receive the last complete and reliable block. SD controller only follows the 'Left Border Case' defined by SD UHS specification.

Figure 17-26 shows ACMD12 timings during read transfer.

**Figure 17-26. Auto Command 12 Timings During Read Transfer**



The Auto CMD12 arrival sent by the Host controller is not sensitive to the MMC bus configuration whether it is DDR or standard transfer and whether it is a 1, 4, or 8 bit bus width transfer.

### 17.2.12 Transfer Stop

Whenever a transfer is initiated, the transmission may be willed to stop whereas it is still not finished. Several cases can be faced depending on the transfer type:

- Multiple blocks oriented transfers (for which transfer length is known)
- Continuous stream transfers (which have an infinite length)

---

**NOTE:** Since the MMC/SD/SDIO controller manages transfers based on a block granularity, the buffer will accept a block only if there is enough space to completely store it. Consequently, if a block is pending in the buffer, no command will be sent to the card because the card clock will be shut off by the controller.

---

The MMC/SD/SDIO controller includes two features which make a transfer stop more convenient and easier to manage:

- Auto CMD12 (for MMC and SD only).

This feature is enabled by setting the MMCHS\_CMD[2] ACEN bit to 1 (this setting is relevant for a MMC/SD transfer with a known number of blocks to transfer). When the Auto CMD12 feature is enabled, the MMC/SD/SDIO controller will automatically issue a CMD12 command when the expected number of blocks has been exchanged.

- Stop at block gap

This feature is enabled by setting the MMCHS\_HCTL[16] SBGR bit to 1. When enabled, this capability holds the transfer on until the end of a block boundary. If a stop transmission is needed, software can use this pause to send a CMD12 to the card.

Table 17-9 shows the common ways to stop a transfer, indicating command to send and features to enable.

**Table 17-9. MMC/SD/SDIO Controller Transfer Stop Command Summary**

		WRITE Transfer		READ Transfer	
		MMC/SD	SDIO	MMC/SD	SDIO
Single block		Transfer ends automatically Wait TC	Transfer ends automatically Wait TC	Transfer ends automatically Wait TC	Transfer ends automatically Wait TC
Multi blocks (finite or infinite)	Before the programmed block boundary	Send CMD12 Wait TC	Send CMD52 Wait TC	Send CMD12 Wait TC	Send CMD52 Wait TC
	Stop at the end of the transfer (finite transfer only)	Auto CMD12 active Transfer ends automatically Wait TC	Set MMCHS_HCTL[16] SBGR bit to 1. Send CMD52 Wait TC	Auto CMD12 active Transfer ends automatically Wait TC	<b>If READ_WAIT supported</b> Stop at block gap Wait TC  <b>If READ_WAIT not supported</b> Send CMD52 Wait TC

---

**NOTE:** The MMC/SD/SDIO controller will send the stop command to the card on a block boundary, regardless the moment the command was written to the controller registers.

---


### 17.2.13 Output Signals Generation

The MMC/SD/SDIO output signals can be driven on either falling edge or rising edge depending on the MMCHS\_HCTL[2] HSPE bit. This feature allows to reach better timing performance, and thus to increase data transfer frequency.

#### 17.2.13.1 Generation on Falling Edge of MMC Clock

The controller is by default in this mode to maximize hold timings. In this case, MMCHS\_HCTL[2] HSPE bit is cleared to 0.

Figure 17-27 shows the output signals of the module when generating from the falling edge of the MMC clock.




### 17.2.13.2 Generation on Rising Edge of MMC Clock

This mode increases setup timings and allows reaching higher bus frequency. This feature is activated by setting MMCHS\_HCTL[2] HSPE bit to 1. The controller shall be set in this mode to support SDR transfers.

**NOTE:** Do not use this feature in Dual Data Rate mode (when MMCHS\_CON[19] DDR is set to 1).

Figure 17-28 shows the output signals of the module when generating from the rising edge of the MMC clock.



### 17.2.14 Card Boot Mode Management


Boot Operation Mode allows the MMC/SD/SDIO host controller to read boot data from the connected slave (MMC device) by keeping CMD line low after power-on (or sending CMD0 with specific argument) before issuing CMD1. The data can be read from either boot area or user area, depending on register setting. Power-on boot defines a way for the boot-code to be accessed by the MMC/SD/SDIO host controller without an upper-level software driver, speeding the time it takes for a controller to access the boot code.

The two possible ways to issue a boot command (either issuing a CMD0 or driving the CMD line to 0 during the whole boot phase) are described in the following sections.

#### 17.2.14.1 Boot Mode Using CMD0

Figure 17-29 shows the timing diagram of a boot sequence using CMD0.

Figure 17-29. Boot Mode With CMD0




\* Refer to MMC Specification for correct argument.

#### 17.2.14.2 Boot Mode With CMD Held Low

Figure 17-30 shows the timing diagram of a boot sequence with CMD line tied to 0.

Figure 17-30. Boot Mode With CMD Line Tied to 0



For more information on how to configure the MMC/SD/SDIO host controller, see the section titled Boot with CMD line tied to 0.

### 17.2.15 CE-ATA Command Completion Disable Management

The MMC/SD/SDIO controller supports CE-ATA features, in particular the detection of command completion token. When a command that requires a command completion signal (MMCHS\_CON[12] CEATA and MMCHS\_CMD[2] ACEN set to 1) is launched, the host system is no longer allowed to emit a new command in parallel of data transfer unless it is a command completion disable token.

The settings to emit a command completion disable token follow:

- MMCHS\_CON[12] CEATA is set to 1.
- MMCHS\_CON[2] HR set to 1.
- Clear the MMCHS\_ARG register.
- Write into MMCHS\_CMD register with value 0000 0000h.

When a command completion disable token was emitted (that is, MMCHS\_STAT[0] CC received), the host system is again allowed to emit another type of command (for example a transfer abort command CMD12 to abort transfer).

A critical case can be met when command completion signal disable (CCSD) is emitted during the last data block transfer, the sequence on command line could be sent very close to command completion signal (CCS) token sent by the card.

Three cases can be met:

- CCS is receive just before CCSD is emitted:  
An interrupt CIRQ is generated with CCS detection, CCSD is transmitted to card then an interrupt CC is generated when CCSD ends. In this case, card consider the CCSD sequence.
- CCS is not generated or generated during the CCSD transfer:  
The CCS bit cannot be detected (conflict is not possible as they drive the same level on command line, then no CIRQ interrupt is generated; besides CC interrupt is generated when CCSD ends).
- CCS is generated without CCSD token required:  
Only the interrupt CIRQ is generated when CCS is detected.

### 17.2.16 Test Registers

Test registers are available to be compliant with SD Host controller specification. This feature is useful to generate interrupts manually for driver debugging. The Force Event register (MMCHS\_FE) is used to control the Error Interrupt Status and Auto CMD12 Error Status. The System Test register (MMCHS\_SYSTEST) is used to control the signals that connect to I/O pins when the module is configured in system test (MMCHS\_CON[4] MODE = 1) mode for boundary connectivity verification.

## 17.2.17 MMC/SD/SDIO Hardware Status Features

Table 17-10 summarizes the MMC/SD/SDIO hardware status features.

**Table 17-10. MMC/SD/SDIO Hardware Status Features**

Feature	Type	Register/Bit Field/Observability Control	Description
Interrupt flags		See <a href="#">Section 17.2.5</a> .	
CMD line signal level	Status	[24] CLEV	Indicates the level of the cmd line
DAT lines signal level	Status	[23:20] DLEV	Indicates the level of the data lines
Buffer read enable	Status	[11] BRE	Readable data exists in the buffer.
Buffer write enable	Status	[10] BWE	Indicates whether there is enough space in the buffer to write BLEN bytes of data
Read transfer active	Status	[9] RTA	This status is used for detecting completion of a read transfer.
Write transfer active	Status	[8] WTA	This status indicates a write transfer active.
Data line active	Status	[2] DLA	Indicates whether the data lines are active
Command Inhibit (data lines)	Status	[1] DATI	Indicates whether issuing of command using data lines is allowed
Command inhibit (CMD line)	Status	[0] CMDI	Indicates whether issuing of command using CMD line is allowed

## 17.3 Low-Level Programming Models

### 17.3.1 Surrounding Modules Global Initialization

This section identifies the requirements of initializing the surrounding modules when the module has to be used for the first time after a device reset. This initialization of surrounding modules is based on the integration and environment of the MMC/SD/SDIO modules.

**Table 17-11. Global Init for Surrounding Modules**

Surrounding Modules	Comments
PRCM	Module interface and functional clocks must be enabled. For more information, see Power, Reset, and Clock Management (PRCM) chapter
Control module	Module-specific pad muxing and configuration must be set in the control module. See Control Module chapter.
(optional) MPU INTC	MPU INTC configuration must be done to enable the interrupts from the MMCHS module. See Interrupt Controller chapter
(optional) sDMA (or dDMA)	DMA configuration must be done to enable the module DMA channel requests. See SDMA chapter
(optional) Interconnect	For more information about the interconnect configuration, see Interconnect chapter

---

**NOTE:** The MPU interrupt controller and the sDMA/dDMA configurations are necessary, if the interrupt and DMA based communication modes are used.

---

### 17.3.2 MMC/SD/SDIO Controller Initialization Flow

The next sections outline the four steps to initialize the MMC/SD/SDIO controller:

- Initialize Clocks
- Software reset of the controller
- Set module's hardware capabilities
- Set module's Idle and Wake-Up modes

#### 17.3.2.1 Enable OCP and CLKADPI Clocks


Prior to any MMCHS register access, you must enable the OCP clock and CLKADPI clock in PRCM module registers. Refer to the *Power, Reset, and Clock Management* chapter.



### 17.3.2.2 SD Soft Reset Flow

Figure 17-31 shows the soft reset process of MMC/SD/SDIO controller.

Figure 17-31. MMC/SD/SDIO Controller Software Reset Flow



### 17.3.2.3 Set SD Default Capabilities

Software must read capabilities (in boot ROM for instance) and is allowed to set (write) MMCHS\_CAPA[26:24] before the MMC/SD/SDIO host driver is started.

### 17.3.2.4 Wake-Up Configuration

Table 17-12 details SD controller wake-up configuration.


Table 17-12. MMC/SD/SDIO Controller Wake-Up Configuration

Step	Access Type	Register/Bit Field/Programming Model	Value
Configure wake-up bit (if necessary).	W	MMCHS_SYSCONFIG[2] ENAWAKEUP	1
Enable wake-up events on SD card interrupt (if necessary).	W	MMCHS_HCTL[24] IWE	1
SDIO Card only Enable card interrupt (if necessary).	W	MMCHS_IE[8] CIRQENABLE	1

### 17.3.2.5 MMC Host and Bus Configuration

Figure 17-32 details the MMC bus configuration process.

**Figure 17-32. MMC/SD/SDIO Controller Bus Configuration Flow**



### 17.3.3 Operational Modes Configuration

#### 17.3.3.1 Basic Operations for MMC/SD/SDIO Host Controller

The MMC/SD/SDIO controller performs data transfers: data to card (referred to as write transfers) and data from card (referred to as read transfers).

The host controller requires transfers to run on a block-by-block basis, rather than on a DMA burst size basis. A single DMA request (or block request interrupt) is signaled for each block. Pipelining is supported as long as the block size is less than one half of the memory buffer size.

#### 17.3.3.2 Card Detection, Identification, and Selection

Figure 17-33 and Figure 17-34 show the card identification and selection process.

Figure 17-33. MMC/SD/SDIO Controller Card Identification and Selection - Part 1





Figure 17-34. MMC/SD/SDIO Controller Card Identification and Selection - Part 2



\*With OCR 0.

## 17.4 MMC/SD/SDIO Registers

Table 17-13 lists the MMC/SD/SDIO registers.

### CAUTION

The MMC/SD/SDIO registers are limited to 32-bit data accesses. 16-bit and 8-bit are not allowed and can corrupt register content.


**Table 17-13. MMC/SD/SDIO Registers**

Address Offset	Acronym	Register Name	Section
0	MMCHS_HL_REV	IP Revision Identifier	<a href="#">Section 17.4.1</a>
4h	MMCHS_HL_HWINFO	Hardware Configuration	<a href="#">Section 17.4.2</a>
10h	MMCHS_HL_SYSCONFIG	Clock Management Configuration	<a href="#">Section 17.4.3</a>
110h	MMCHS_SYSCONFIG	System Configuration	<a href="#">Section 17.4.4</a>
114h	MMCHS_SYSSTATUS	System Status	<a href="#">Section 17.4.5</a>
124h	MMCHS_CSRE	Card status response error	<a href="#">Section 17.4.6</a>
128h	MMCHS_SYSTEST	System Test	<a href="#">Section 17.4.7</a>
12Ch	MMCHS_CON	Configuration	<a href="#">Section 17.4.8</a>
130h	MMCHS_PWCNT	Power counter	<a href="#">Section 17.4.9</a>
200h	MMCHS_SDMASA	SDMA System address:	<a href="#">Section 17.4.10</a>
204h	MMCHS_BLK	Transfer Length Configuration	<a href="#">Section 17.4.11</a>
208h	MMCHS_ARG	Command argument	<a href="#">Section 17.4.12</a>
20Ch	MMCHS_CMD	Command and transfer mode	<a href="#">Section 17.4.13</a>
210h	MMCHS_RSP10	Command Response 0 and 1	<a href="#">Section 17.4.14</a>
214h	MMCHS_RSP32	Command Response 2 and 3	<a href="#">Section 17.4.15</a>
218h	MMCHS_RSP54	Command Response 4 and 5	<a href="#">Section 17.4.16</a>
21Ch	MMCHS_RSP76	Command Response 6 and 7	<a href="#">Section 17.4.17</a>
220h	MMCHS_DATA	Data	<a href="#">Section 17.4.18</a>
224h	MMCHS_PSTATE	Present state	<a href="#">Section 17.4.19</a>
228h	MMCHS_HCTL	Host Control	<a href="#">Section 17.4.20</a>
22Ch	MMCHS_SYSCTL	SD system control	<a href="#">Section 17.4.21</a>
230h	MMCHS_STAT	SD interrupt status	<a href="#">Section 17.4.22</a>
234h	MMCHS_IE	SD interrupt enable	<a href="#">Section 17.4.23</a>
238h	MMCHS_ISE	SD interrupt enable set	<a href="#">Section 17.4.24</a>
23Ch	MMCHS_AC12	Auto CMD12 Error Status	<a href="#">Section 17.4.25</a>
240h	MMCHS_CAPA	Capabilities	<a href="#">Section 17.4.26</a>
250h	MMCHS_FE	Force Event	<a href="#">Section 17.4.27</a>
254h	MMCHS_ADMAES	ADMA Error Status	<a href="#">Section 17.4.28</a>
258h	MMCHS_ADMAESAL	ADMA System address Low bits	<a href="#">Section 17.4.29</a>
25Ch	MMCHS_ADMAESAH	ADMA System address High bits	<a href="#">Section 17.4.30</a>
2FCh	MMCHS_REV	Versions	<a href="#">Section 17.4.31</a>

### 17.4.1 IP Revision Identifier Register (MMCHS\_HL\_REV)

This register holds the IP Revision Identifier (X.Y.R) information.

**Figure 17-35. IP Revision Identifier Register (MMCHS\_HL\_REV)**



LEGEND: R = Read only; -n = value after reset


**Table 17-14. IP Revision Identifier Register (MMCHS\_HL\_REV) Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	1	Used to distinguish between old Scheme and current. 1: Current scheme
29-28	Reserved	0	Reserved
27-16	FUNC	20h	Function indicates a software compatible module family. A new Function number is assigned when there is no level of software compatibility. 20h: MMCHS
15-11	R_RTL	5h	RTL version. 5h: Current RTL Version.
10-8	X_MAJOR	3h	Major Revision. 3h: Current Major Revision
7-6	CUSTOM	0	Indicates a special version for a particular device.
5-0	Y_MINOR	1	Minor Revision 1: Current Minor Revision

### 17.4.2 IP Module Hardware Configuration Register (MMCHS\_HL\_HWINFO)

This register provides information about the IP module's hardware configuration, typically the module's HDL generics (if any).

**Figure 17-36. IP Module Hardware Configuration Register (MMCHS\_HL\_HWINFO)**



LEGEND: R = Read only; -n = value after reset

**Table 17-15. IP Module Hardware Configuration Register (MMCHS\_HL\_HWINFO) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	RETMODE	0	Indicates whether the retention mode is supported using the pin PIRFFRET. 0: Retention mode disabled.
5-2	MEM_SIZE	2h	Memory size for FIFO buffer. 2h: Memory of 1024 bytes, max block length is 1024 bytes.
1	MERGE_MEM	1	Memory merged for FIFO buffer. 1: A single memory is used with multiplexed addresses, data, and clocks.
0	MADMA_EN	0	Master DMA enabled generic parameter. 0: No Master DMA (ADMA) management supported.

### 17.4.3 Clock Management Configuration (MMCHS\_HL\_SYSCONFIG)

This register provides information about the clock management configuration.

**Figure 17-37. Clock Management Configuration (MMCHS\_HL\_SYSCONFIG)**

31	Reserved										16	
R-0												
15						6	5	4	3	2	1	0
Reserved						STANDBYMODE	IDLEMODE	FREEEMU	SOFTRESET			
R-0						R/W-2h	R/W-2h	R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-16. Clock Management Configuration (MMCHS\_HL\_SYSCONFIG Field Descriptions)**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5-4	STANDBYMODE	0	Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state. Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only.
		1h	No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only.
		2h	Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module shall not generate (initiator-related) wakeup events.
		3h	Smart-Standby wakeup-capable mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module may generate (master-related) wakeup events when in standby state. Mode is only relevant if the appropriate IP module "mwakeup" output is implemented.
3-2	IDLEMODE	0	Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only.
		1h	No-idle mode: local target never enters idle state. Backup mode, for debug only.
		2h	Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events.
		3h	Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA request- related) wakeup events when in idle state. Mode is only relevant if the appropriate IP module "swakeup" output(s) is (are) implemented.
1	FREEEMU	0	Sensitivity to emulation (debug) suspend input signal. Functionality NOT implemented in MMCHS. IP module is sensitive to emulation suspend
		1	IP module is not sensitive to emulation suspend
0	SOFTRESET	Read 0	Software reset. Reset done, no pending action
		Write 0	No action
		Read 1	Reset (software or other) ongoing
		Write 1	Initiate software reset



### 17.4.4 System Configuration Register (MMCHS\_SYSCONFIG)

This register allows controlling various parameters of the OCP interface. The system configuration register (MMCHS\_SYSCONFIG) is shown in [Figure 17-38](#) and described in [Table 17-17](#).

**Figure 17-38. System Configuration Register (MMCHS\_SYSCONFIG)**

31																16															
Reserved																															
R-0																															
15				14				13				12				11				10				9				8			
Reserved								STANDBYMODE								Reserved								CLOCKACTIVITY							
R-0								R/W-2h								R-0								R/W-0							
7				5				4				3				2				1				0							
Reserved								SIDLEMODE								ENAWAKEUP				SOFTRESET				AUTOIDLE							
R-0								R/W-2h								R/W-1				R/W-0				R/W-1							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-17. System Configuration Register (MMCHS\_SYSCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	These bits are initialized to zero, and writes to them are ignored. Reads return 0.
13-12	STANDBYMODE	0	Master interface power Management, standby/wait control. The bit field is only useful when generic parameter MMCHS_HL_HWINFO[0] ADMA_EN bit is set as active; otherwise, it is a read only register read a 0.
		0	Force-standby: Mstandby is forced unconditionally.
		1h	No-standby: Mstandby is never asserted.
		2h	Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module shall not generate (initiator-related) wake-up events.
		3h	Smart-Standby wake-up-capable mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module can generate (master-related) wake-up events when in standby state. Mode is only relevant if the appropriate IP module "mwake-up" output is implemented. Functional clock is maintained. Interface clock may be switched off.
11-10	Reserved	0	These bits are initialized to zero, and writes to them are ignored. Reads return 0.
9-8	CLOCKACTIVITY	0	Clocks activity during wake up mode period.
		Bit 8	Interface clock
		Bit 9	Functional clock
		0	Interface and Functional clock may be switched off.
		1h	Interface clock is maintained. Functional clock may be switched-off.
		2h	Functional clock is maintained. Interface clock may be switched-off.
		3h	Interface and Functional clocks are maintained.
7-5	Reserved	0	These bits are initialized to zero, and writes to them are ignored. Reads return 0.
4-3	SIDLEMODE	0	Power management If an idle request is detected, the MMC/SD/SDIO host controller acknowledges it unconditionally and goes in Inactive mode. Interrupt and DMA requests are unconditionally deasserted.
		1h	If an idle request is detected, the request is ignored and the module keeps on behaving normally.
		2h	If an idle request is detected, the module will switch to wake up mode based on its internal activity, and the wake up capability can be used if the wake up capability is enabled (bit MMCHS_SYSCONFIG[2] ENAWAKEUP bit is set to 1).
		3h	Smart-idle Wake-up capable mode: local target's idle state eventually acknowledges the system's idle requests, depending on the IP modules internal requirements. IP module may generate (IRQ- or DMA-request-related) wake-up events when in idle state. Mode is only relevant if the appropriate IP module "swake-up" output(s) is (are) implemented.


**Table 17-17. System Configuration Register (MMCHS\_SYSCONFIG) Field Descriptions (continued)**

Bit	Field	Value	Description
2	ENAWAKEUP	0 1	Wake-up feature control Wake-up capability is disabled. Wake-up capability is enabled.
1	SOFTRESET	Read 0 Write 0 Read 1 Write 1	Software reset. The bit is automatically reset by the hardware. During reset, it always returns 0. Normal mode No effect The module is reset. Trigger a module reset.
0	AUTOIDLE	0 1	Internal Clock gating strategy Clocks are free-running. Automatic clock gating strategy is applied, based on the interconnect and MMC interface activity.

### 17.4.5 System Status Register (MMCHS\_SYSSTATUS)

This register provides status information about the module excluding the interrupt status information. The system status register (MMCHS\_SYSSTATUS) is shown in [Figure 17-39](#) and described in [Table 17-18](#).

**Figure 17-39. System Status Register (MMCHS\_SYSSTATUS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-18. System Status Register (MMCHS\_SYSSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved bit field. Do not write any value.
0	RESETDONE	Read 0 Read 1	Internal Reset Monitoring. Note the debounce clock, the interface clock and the functional clock shall be provided to the MMC/SD/SDIO host controller to allow the internal reset monitoring. Internal module reset is on-going Reset completed


### 17.4.6 Card Status Response Error (MMCHS\_CSRE)

This register enables the host controller to detect card status errors of response type R1, R1b for all cards and of R5, R5b and R6 response for cards types SD or SDIO. When a bit MMCHS\_CSRE[i] is set to 1, if the corresponding bit at the same position in the response MMCHS\_RSP10[i] is set to 1, the host controller indicates a card error (MMCHS\_STAT[28] CERR bit) interrupt status to avoid the host driver reading the response register (MMCHS\_RSP10).

**NOTE:** No automatic card error detection for autoCMD12 is implemented; the host system has to check autoCMD12 response register (MMCHS\_RSP76) for possible card errors.

The card status response error (MMCHS\_CSRE) is shown in [Figure 17-40](#) and described in [Table 17-19](#).

**Figure 17-40. Card Status Response Error (MMCHS\_CSRE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-19. Card Status Response Error (MMCHS\_CSRE) Field Descriptions**

Bit	Field	Value	Description
31-0	CSRE	0-FFFF FFFFh	Card status response error

### 17.4.7 System Test Register (MMCHS\_SYSTEST)

This register is used to control the signals that connect to I/O pins when the module is configured in system test (SYSTEST) mode for boundary connectivity verification.

**NOTE:** In SYSTEST mode, a write into MMCHS\_CMD register will not start a transfer. The buffer behaves as a stack accessible only by the local host (push and pop operations). In this mode, the Transfer Block Size (MMCHS\_BLK[10:0] BLEN bits) and the Blocks count for current transfer (MMCHS\_BLK[31:16] NBLK bits) are needed to generate a Buffer write ready interrupt (MMCHS\_STAT[4] BWR bit) or a Buffer read ready interrupt (MMCHS\_STAT[5] BRR bit) and DMA requests if enabled.

The system test register (MMCHS\_SYSTEST) is shown in [Figure 17-41](#) and described in [Table 17-20](#).

**Figure 17-41. System Test Register (MMCHS\_SYSTEST)**

31				Reserved				17	16
								OBI	
								R/W-0	
R-0									
15	14	13	12	11	10	9	8		
SDCD	SDWP	WAKD	SSB	D7D	D6D	D5D	D4D		
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7	6	5	4	3	2	1	0		
D3D	D2D	D1D	D0D	DDIR	CDAT	CDIR	MCKD		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-20. System Test Register (MMCHS\_SYSTEST) Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved bit field. Do not write any value. Reads return 0.
16	OBI		Out-of-band interrupt (OBI) data value.
		0	The out-of-band interrupt pin is driven low.
		1	The out-of-band interrupt pin is driven high.
15	SDCD		Card detect input signal (SDCD) data value
		0	The card detect pin is driven low.
		1	The card detect pin is driven high.
14	SDWP		Write protect input signal (SDWP) data value
		0	The write protect pin SDWP is driven low.
		1	The write protect pin SDWP is driven high.
13	WAKD		Wake request output signal data value
		Read 0	No action. Returns 0.
		Write 0	The pin SWAKEUP is driven low.
		Read 1	No action. Returns 1.
12	SSB		Set status bit. This bit must be cleared prior attempting to clear a status bit of the interrupt status register (MMCHS_STAT).
		Read 0	No action. Returns 0.
		Write 0	Clear this SSB bit field. Writing 0 does not clear already set status bits.
		Read 1	No action. Returns 1.
		Write 1	Force to 1 all status bits of the interrupt status register (MMCHS_STAT) only if the corresponding bit field in the Interrupt signal enable register (MMCHS_ISE) is set.

**Table 17-20. System Test Register (MMCHS\_SYSTEST) Field Descriptions (continued)**

Bit	Field	Value	Description
11	D7D	Read 0	DAT7 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT7 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT7 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT7 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT7 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
10	D6D	Read 0	DAT6 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT6 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT6 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT6 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT6 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
9	D5D	Read 0	DAT5 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT5 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT5 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT5 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT5 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
8	D4D	Read 0	DAT4 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT4 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT4 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT4 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT4 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
7	D3D	Read 0	DAT3 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT3 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT3 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT3 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT3 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.

**Table 17-20. System Test Register (MMCHS\_SYSTEST) Field Descriptions (continued)**

Bit	Field	Value	Description
6	D2D	Read 0	DAT2 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT2 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT2 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT2 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT2 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
5	D1D	Read 0	DAT1 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT1 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT1 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT1 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT1 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
4	D0D	Read 0	DAT0 input/output signal data value If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT0 line (low). If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 0.
		Write 0	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT0 line is driven low. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), returns the value on the DAT0 line (high) If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), returns 1.
		Write 1	If MMCHS_SYSTEST[3] DDIR bit = 0 (output mode direction), the DAT0 line is driven high. If MMCHS_SYSTEST[3] DDIR bit = 1 (input mode direction), no effect.
3	DDIR	Read 0	Control of the DAT[7:0] pins direction No action. Returns 0.
		Write 0	The DAT lines are outputs (host to card).
		Read 1	No action. Returns 1.
		Write 1	The DAT lines are inputs (card to host).
2	CDAT	Read 0	CMD input/output signal data value If MMCHS_SYSTEST[1] CDIR bit = 1 (input mode direction), returns the value on the CMD line (low). If MMCHS_SYSTEST[1] CDIR bit = 0 (output mode direction), returns 0 .
		Write 0	If MMCHS_SYSTEST[1] CDIR bit = 0 (output mode direction), the CMD line is driven low. If MMCHS_SYSTEST[1] CDIR bit = 1 (input mode direction), no effect.
		Read 1	If MMCHS_SYSTEST[1] CDIR bit = 1 (input mode direction), returns the value on the CMD line (high) If MMCHS_SYSTEST[1] CDIR bit = 0 (output mode direction), returns 1 .
		Write 1	If MMCHS_SYSTEST[1] CDIR bit = 0 (output mode direction), the CMD line is driven high. If MMCHS_SYSTEST[1] CDIR bit = 1 (input mode direction), no effect.
1	CDIR	Read 0	Control of the CMD pin direction No action. Returns 0.
		Write 0	The CMD line is an output (host to card).
		Read 1	No action. Returns 1.
		Write 1	The CMD line is an input (card to host) .

**Table 17-20. System Test Register (MMCHS\_SYSTEST) Field Descriptions (continued)**

Bit	Field	Value	Description
0	MCKD		MMC clock output signal data value
		Read 0	No action. Returns 0.
		Write 0	The output clock is driven low.
		Read 1	No action. Returns 1.
		Write 1	The output clock is driven high.

### 17.4.8 Configuration Register (MMCHS\_CON)

This register is used:

- To select the functional mode or the SYSTEST mode for any card
- To send an initialization sequence to any card
- To enable the detection on the mmc\_dat[1] signal of a card interrupt for SDIO cards only

It also configures:

- The parameters related to the card detect and write protect input signals

The configuration register (MMCHS\_CON) is shown in [Figure 17-42](#) and described in [Table 17-21](#).

**Figure 17-42. Configuration Register (MMCHS\_CON)**

Reserved							
R-0							
31	24						
23	22	21	20	19	18	17	16
Reserved		SDMA_LnE	DMA_MnS	DDR	BOOT_CF0	BOOT_ACK	CLKEXTFREE
R-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
PADEN	Reserved		CEATA	CTPL	DVAL		WPP
R/W-0	R-0		R/W-0	R/W-0	R/W-3h		R/W-0
7	6	5	4	3	2	1	0
CDP	MIT	DW8	MODE	STR	HR	INIT	OD
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-21. Configuration Register (MMCHS\_CON) Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Reserved bit field. Do not write any value.
21	SDMA_LnE	0 1	Slave DMA Level/Edge Request. The waveform of the DMA request can be configured either edge sensitive with early de-assertion on first access to MMCHS_DATA register or late de-assertion, request remains active until last allowed data written into MMCHS_DATA. 0 Slave DMA edge sensitive. 1 Slave DMA level sensitive.
20	DMA_MnS	0 1	DMA Master or Slave selection. When this bit is set and the controller is configured to use the DMA, Ocp master interface is used to get datas from system using ADMA2 procedure (direct access to the memory). This option is only available if generic parameter MADMA_EN is asserted to 1. 0 The controller is slave on data transfers with system. 1 Not available on this device.
19	DDR	0 1	Dual Data Rate mode. When this register is set, the controller uses both clock edge to emit or receive data. Odd bytes are transmitted on falling edges and even bytes are transmitted on rise edges. It only applies on Data bytes and CRC, Start, end bits and CRC status are kept full cycle. This bit field is only meaningful and active for even clock divider ratio of MMCHS_SYSCTL[CLKD], it is insensitive to MMCHS_HCTL[HSPE] setting 0 Standard mode: Data are transmitted on a single edge. 1 Data Bytes and CRC are transmitted on both edges.



**Table 17-21. Configuration Register (MMCHS\_CON) Field Descriptions (continued)**

Bit	Field	Value	Description
18	BOOT_CF0	Read 0 Read 1 Write 0 Write 1	Boot Status Supported. This register is set when the CMD line needs to be forced to 0 for a boot sequence. CMD line is driven to 0 after writing in MMCHS_CMD. The line is released when this bit field is de-asserted and aborts data transfer in case of a pending transaction.  CMD line not forced. CMD line is released when it was previously forced to 0 by a boot sequence. CMD line forced to 0 is enabled. CMD line forced to 0 is enabled and will be active after writing into MMCHS_CMD register.
17	BOOT_ACK	0 1	Book acknowledge received. When this bit is set the controller should receive a boot status on DAT0 line after next command issued. If no status is received a data timeout will be generated.  No acknowledge to be received. A boot status will be received on DAT0 line after issuing a command.
16	CLKEXTFREE	0 1	External clock free running. This register is used to maintain card clock out of transfer transaction to enable slave module (for example to generate a synchronous interrupt on mmc_dat[1]). The Clock will be maintain only if MMCHS_SYSCTL[2] CEN bit is set.  External card clock is cut off outside active transaction period. External card clock is maintain even out of active transaction period only if MMCHS_SYSCTL[2] CEN bit is set.
15	PADEN	0 1	Control power for MMC lines. This register is only useful when MMC PADS contain power saving mechanism to minimize its leakage power. It works as a GPIO that directly control the ACTIVE pin of PADS. Excepted for mmc_dat[1], the signal is also combine outside the module with the dedicated power control MMCHS_CON[11] CTPL bit.  ADPIDLE module pin is not forced, it is automatically generated by the MMC fsms. ADPIDLE module pin is forced to active state
14-13	Reserved	0	Any writes to these bits will result in 0.
12	CEATA	0 1	CE-ATA control mode (MMC cards compliant with CE-ATA). By default, this bit is cleared to 0. It is used to indicate that next commands are considered as specific CE-ATA commands that potentially use 'command completion' features.  Standard MMC/SD/SDIO mode. CE-ATA mode. Next commands are considered as CE-ATA commands.
11	CTPL	0 1	Control Power for mmc_dat[1] line (SD cards). By default, this bit is cleared to 0 and the host controller automatically disables all the input buffers outside of a transaction to minimize the leakage current.  SDIO cards. When this bit is set to 1, the host controller automatically disables all the input buffers except the buffer of mmc_dat[1] outside of a transaction in order to detect asynchronous card interrupt on mmc_dat[1] line and minimize the leakage current of the buffers.  Disable all the input buffers outside of a transaction. Disable all the input buffers except the buffer of mmc_dat[1] outside of a transaction.
10-9	DVAL	0 1h 2h 3h	Debounce filter value (all cards). This register is used to define a debounce period to filter the card detect input signal (SDCD). The usage of the card detect input signal (SDCD) is optional and depends on the system integration and the type of the connector housing that accommodates the card.  33 us debounce period 231 us debounce period 1 ms debounce period 8.4 ms debounce period
8	WPP	0 1	Write protect polarity (SD and SDIO cards only). This bit selects the active level of the write protect input signal (SDWP). The usage of the write protect input signal (SDWP) is optional and depends on the system integration and the type of the connector housing that accommodates the card.  Active high level Active low level

**Table 17-21. Configuration Register (MMCHS\_CON) Field Descriptions (continued)**

Bit	Field	Value	Description
7	CDP	0 1	Card detect polarity (all cards). This bit selects the active level of the card detect input signal (SDCD). The usage of the card detect input signal (SDCD) is optional and depends on the system integration and the type of the connector housing that accommodates the card. Active-high level Active-low level
6	MIT	0 1	MMC interrupt command (MMC cards only). This bit must be set to 1, when the next write access to the command register (MMCHS_CMD) is for writing a MMC interrupt command (CMD40) requiring the command timeout detection to be disabled for the command response. Command timeout enabled. Command timeout disabled.
5	DW8	0 1	8-bit mode MMC select (MMC cards only). For SD/SDIO cards, this bit must be cleared to 0. For MMC card, this bit must be set following a valid SWITCH command (CMD6) with the correct value and extend CSD index written in the argument. Prior to this command, the MMC card configuration register (CSD and EXT_CSD) must be verified for compliancy with MMC standard specification. 1-bit or 4-bit data width 8-bit data width
4	MODE	0 1	Mode select (all cards). This bit selects the functional mode or SYSTEST mode. 0 Functional mode: Transfers to the MMC/SD/SDIO cards follow the card protocol. The MMC clock is enabled. MMC/SD transfers are operated under the control of the MMCHS_CMD register. 1 SYSTEST mode: The signal pins are configured as general-purpose input/output and the 1024-byte buffer is configured as a stack memory accessible only by the local host or system DMA. The pins retain their default type (input, output or in-out). SYSTEST mode is operated under the control of the SYSTEST register.
3	STR	0 1	Stream command (MMC cards only). This bit must be set to 1 only for the stream data transfers (read or write) of the adtc commands. Stream read is a class 1 command (CMD11READ_DAT_UNTIL_STOP). Stream write is a class 3 command (CMD20WRITE_DAT_UNTIL_STOP). Block oriented data transfer Stream oriented data transfer
2	HR	0 1	Broadcast host response (MMC cards only). This register is used to force the host to generate a 48-bit response for bc command type. It can be used to terminate the interrupt mode by generating a CMD40 response by the core. In order to have the host response to be generated in open drain mode, the register MMCHS_CON[0] OD bit must be set to 1. When MMCHS_CON[12] CEATA bit is set to 1 and MMCHS_ARG cleared to 0, when writing 0000 0000h into MMCHS_CMD register, the host controller performs a 'command completion signal disable' token (that is, mmchs_cmd line held to 0 during 47 cycles followed by a 1). The host does not generate a 48-bit response instead of a command. The host generates a 48-bit response instead of a command or a command completion signal disable token.
1	INIT	0 1	Send initialization stream (all cards). When this bit is set to 1, and the card is idle, an initialization sequence is sent to the card. An initialization sequence consists of setting the mmchs_cmd line to 1 during 80 clock cycles. The initialization sequence is mandatory - but it is not required to do it through this bit - this bit makes it easier. Clock divider (MMCHS_SYSCCTL[15:6] CLKD bits) should be set to ensure that 80 clock periods are greater than 1ms. Note that in this mode, there is no command sent to the card and no response is expected. A command complete interrupt will be generated once the initialization sequence is completed. MMCHS_STAT[0] CC bit can be polled. The host does not send an initialization sequence The host sends an initialization sequence


**Table 17-21. Configuration Register (MMCHS\_CON) Field Descriptions (continued)**

Bit	Field	Value	Description
0	OD		Card open drain mode (MMC cards only). This bit must be set to 1 for MMC card commands 1, 2, 3, and 40, and if the MMC card bus is operating in open-drain mode during the response phase to the command sent. Typically, during card identification mode when the card is in idle, ready, or ident state. It is also necessary to set this bit to 1, for a broadcast host response (see Broadcast host response register MMCHS_CON[2] HR bit)
		0	No open drain
		1	Open drain or broadcast host response

### 17.4.9 Power Counter Register (MMCHS\_PWCNT)

This register is used to program a mmc counter to delay command transfers after activating the PAD power, this value depends on PAD characteristics and voltage. The power counter register (MMCHS\_PWCNT) is shown in [Figure 17-43](#) and described in [Table 17-22](#).

**Figure 17-43. Power Counter Register (MMCHS\_PWCNT)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 17-22. Power Counter Register (MMCHS\_PWCNT) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	These bits are initialized to zero, and writes to them are ignored. Reads return 0.
15-0	PWCNT	0	No additional delay added
		1h	TCF delay (card clock period)
		2h	TCF × 2 delay (card clock period)
		:	
		FFFEh	TCF × 65534 delay (card clock period)
		FFFFh	TCF × 65535 delay (card clock period)

### 17.4.10 SDMA System Address (MMCHS\_SDMASA)

This register contains the system memory address for a SDMA transfer. When the Host Controller stops a SDMA transfer, this register shall point to the system address of the next contiguous data position. It can be accessed only if no transaction is executing (that is, after a transaction has stopped). The SDMA System address (MMCHS\_SDMASA) is shown in [Figure 17-40](#) and described in [Table 17-19](#).

**Figure 17-44. Card Status Response Error (MMCHS\_SDMASA)**



LEGEND: R = Read only; -n = value after reset

**Table 17-23. Card Status Response Error (MMCHS\_SDMASA) Field Descriptions**

Bit	Field	Value	Description
31-0	SDMA_SYSADDR		<p>Read operations during transfers may return an invalid value. The Host Driver shall initialize this register before starting a SDMA transaction. After SDMA has stopped, the next system address of the next contiguous data position can be read from this register.</p> <p>The SDMA transfer waits at the every boundary specified by the Host SDMA Buffer Boundary in the Block Size register. The Host Controller generates DMA Interrupt to request the Host Driver to update this register. The Host Driver sets the next system address of the next data position to this register. When the most upper byte of this register (003h) is written, the Host Controller restarts the SDMA transfer. When restarting SDMA by the Resume command or by setting Continue Request in the Block Gap Control register, the Host Controller shall start at the next contiguous address stored here in the SDMA System Address register. ADMA does not use this register.</p>

### 17.4.11 Transfer Length Configuration Register (MMCHS\_BLK)

This register shall be used for any card. MMCHS\_BLK[BLEN] is the block size register. MMCHS\_BLK[NBLK] is the block count register.

The transfer length configuration register (MMCHS\_BLK) is shown in [Figure 17-45](#) and described in [Table 17-24](#).

**Figure 17-45. Transfer Length Configuration Register (MMCHS\_BLK)**

31	16	15	12	11	0
NBLK		Reserved		BLEN	
R/W-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-24. Transfer Length Configuration Register (MMCHS\_BLK) Field Descriptions**


Bit	Field	Value	Description
31-16	NBLK	0 1h 2h : FFFFh	Blocks count for current transfer. This register is enabled when Block Count Enable (MMCHS_CMD[1] BCE bit) is set to 1 and is valid only for multiple block transfers. Setting the block count to 0 results no data blocks being transferred. Note: The host controller decrements the block count after each block transfer and stops when the count reaches zero. This register can be accessed only if no transaction is executing (that is, after a transaction has stopped). Read operations during transfers may return an invalid value and write operation will be ignored. In suspend context, the number of blocks yet to be transferred can be determined by reading this register. When restoring transfer context prior to issuing a Resume command, The local host shall restore the previously saved block count. Stop count 1 block 2 blocks 65535 blocks
15-12	Reserved	0	Reserved bit field. Do not write any value.
11-0	BLEN	0 1h 2h 3h 1FFh 200h 7FFh 800h	Transfer block size. This register specifies the block size for block data transfers. Read operations during transfers may return an invalid value, and write operations are ignored. When a CMD12 command is issued to stop the transfer, a read of the BLEN field after transfer completion (MMCHS_STAT[1] TC bit set to 1) will not return the true byte number of data length while the stop occurs but the value written in this register before transfer is launched. No data transfer 1 byte block length 2 bytes block length 3 bytes block length 511 bytes block length 512 bytes block length 2047 bytes block length 2048 bytes block length

### 17.4.12 Command Argument Register (MMCHS\_ARG)

This register contains command argument specified as bit 39-8 of Command-Format. These registers must be initialized prior to sending the command itself to the card (write action into the register MMCHS\_CMD register). Only exception is for a command index specifying stuff bits in arguments, making a write unnecessary.

The command argument register (MMCHS\_ARG) is shown in [Figure 17-46](#) and described in [Table 17-25](#).

**Figure 17-46. Command Argument Register (MMCHS\_ARG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-25. Command Argument Register (MMCHS\_ARG) Field Descriptions**

Bit	Field	Value	Description
31-0	ARG	0-FFFF FFFFh	Command argument bits [31:0] .

### 17.4.13 Command and Transfer Mode Register (MMCHS\_CMD)

- MMCHS\_CMD[31:16] = the command register
- MMCHS\_CMD[15:0] = the transfer mode


This register configures the data and command transfers. A write into the most significant byte send the command. A write into MMCHS\_CMD[15:0] registers during data transfer has no effect.

This register can be used for any card.

**NOTE:** In SYSTEST mode, a write into MMCHS\_CMD register will not start a transfer.

The command and transfer mode register (MMCHS\_CMD) is shown in [Figure 17-47](#) and described in [Table 17-26](#).

**Figure 17-47. Command and Transfer Mode Register (MMCHS\_CMD)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-26. Command and Transfer Mode Register (MMCHS\_CMD) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved bit field. Do not write any value.
29-24	INDX	0	Command index binary encoded value from 0 to 63 specifying the command number send to card.
		1h	CMD1 or ACMD1
		2h	CMD2 or ACMD2
		3h	CMD3 or ACMD3
		4h	CMD4 or ACMD4
		5h	CMD5 or ACMD5
		6h	CMD6 or ACMD6
		7h	CMD7 or ACMD7
		8h	CMD8 or ACMD8
		9h	CMD9 or ACMD9
		Ah	CMD10 or ACMD10
		Bh	CMD11 or ACMD11
		Ch	CMD12 or ACMD12
		Dh	CMD13 or ACMD13
		Eh	CMD14 or ACMD14
		Fh	CMD15 or ACMD15
		10h	CMD16 or ACMD16
		11h	CMD17 or ACMD17
		12h	CMD18 or ACMD18
		13h	CMD19 or ACMD19
		14h	CMD20 or ACMD20
		15h	CMD21 or ACMD21
		16h	CMD22 or ACMD22
		17h	CMD23 or ACMD23
		18h	CMD24 or ACMD24
		19h	CMD25 or ACMD25
		1Ah	CMD26 or ACMD26
		1Bh	CMD27 or ACMD27
		1Ch	CMD28 or ACMD28
		1Dh	CMD29 or ACMD29
		1Eh	CMD30 or ACMD30
		1Fh	CMD31 or ACMD31
		20h	CMD32 or ACMD32
		21h	CMD33 or ACMD33
		22h	CMD34 or ACMD34
		23h	CMD35 or ACMD35
		24h	CMD36 or ACMD36
		25h	CMD37 or ACMD37
		26h	CMD38 or ACMD38
		27h	CMD39 or ACMD39
		28h	CMD40 or ACMD40
		29h	CMD41 or ACMD41
		2Ah	CMD42 or ACMD42
		2Bh	CMD43 or ACMD43
		2Ch	CMD44 or ACMD44
		2Dh	CMD45 or ACMD45

**Table 17-26. Command and Transfer Mode Register (MMCHS\_CMD) Field Descriptions (continued)**

Bit	Field	Value	Description
		2Eh	CMD46 or ACMD46
		2Fh	CMD47 or ACMD47
		30h	CMD48 or ACMD48
		31h	CMD49 or ACMD49
		32h	CMD50 or ACMD5
		33h	CMD51 or ACMD5
		34h	CMD52 or ACMD5
		35h	CMD53 or ACMD5
		36h	CMD54 or ACMD5
		37h	CMD55 or ACMD5
		38h	CMD56 or ACMD5
		39h	CMD57 or ACMD5
		3Ah	CMD58 or ACMD5
		3Bh	CMD59 or ACMD5
		3Ch	CMD60 or ACMD60
		3Dh	CMD61 or ACMD61
		3Eh	CMD62 or ACMD62
		3Fh	CMD63 or ACMD63
23-22	CMD_TYPE	0 1h 2h 3h	Command type. This register specifies three types of special command Suspend, Resume and Abort. These bits shall be cleared to 0b00 for all other commands.  Others commands Upon CMD52 "Bus Suspend" operation Upon CMD52 "Function Select" operation Upon CMD12 or CMD52 "I/O Abort" command
21	DP	0 1	Data present select. This register indicates that data is present and mmc_dat line shall be used. It must be cleared to 0 in the following conditions: <ul style="list-style-type: none"> <li>• Command using only mmchs_cmd line</li> <li>• Command with no data transfer but using busy signal on mmc_dat0</li> <li>• Resume command</li> </ul> Command with no data transfer Command with data transfer
20	CICE	0 1	Command Index check enable. This bit must be set to 1 to enable index check on command response to compare the index field in the response against the index of the command. If the index is not the same in the response as in the command, it is reported as a command index error (MMCHS_STAT[19] CIE bit set to 1). Note The CICE bit cannot be configured for an Auto CMD12, then index check is automatically checked when this command is issued.  Index check disable Index check enable
19	CCCE	0 1	Command CRC check enable. This bit must be set to 1 to enable CRC7 check on command response to protect the response against transmission errors on the bus. If an error is detected, it is reported as a command CRC error (MMCHS_STAT[17] CCRC bit set to 1). Note The CCCE bit cannot be configured for an Auto CMD12, and then CRC check is automatically checked when this command is issued.  CRC7 check disable CRC7 check enable
18	Reserved	0	Reserved bit field. Do not write any value.
17-16	RSP_TYPE	0 1h 2h 3h	Response type. This bits defines the response type of the command.  No response Response Length 136 bits Response Length 48 bits Response Length 48 bits with busy after response




**Table 17-26. Command and Transfer Mode Register (MMCHS\_CMD) Field Descriptions (continued)**

Bit	Field	Value	Description
15-6	Reserved	0	Reserved bit field. Do not write any value.
5	MSBS	0	Multi/Single block select. This bit must be set to 1 for data transfer in case of multi block command. For any others command this bit shall be cleared to 0.
		0	Single block. If this bit is 0, it is not necessary to set the register MMCHS_BLK[31:16] NBLK bits.
		1	Multi block. When Block Count is disabled (MMCHS_CMD[1] BCE bit is cleared to 0) in Multiple block transfers (MMCHS_CMD[5] MSBS bit is set to 1), the module can perform infinite transfer.
4	DDIR	0	Data transfer Direction. Select This bit defines either data transfer will be a read or a write.
		0	Data Write (host to card)
		1	Data Read (card to host)
3	Reserved	0	Reserved bit field. Do not write any value.
2	ACEN	0	Auto CMD12 Enable (SD cards only). When this bit is set to 1, the host controller issues a CMD12 automatically after the transfer completion of the last block. The Host Driver shall not set this bit to issue commands that do not require CMD12 to stop data transfer. In particular, secure commands do not require CMD12.
		0	Auto CMD12 disable
		1	Auto CMD12 enable or CCS detection enabled.
1	BCE	0	Block Count Enable (Multiple block transfers only). This bit is used to enable the block count register (MMCHS_BLK[31:16] NBLK bits). When Block Count is disabled (MMCHS_CMD[1] BCE bit is cleared to 0) in Multiple block transfers (MMCHS_CMD[5] MSBS bits is set to 1), the module can perform infinite transfer.
		0	Block count disabled for infinite transfer.
		1	Block count enabled for multiple block transfer with known number of blocks
0	DE	0	DMA Enable. This bit is used to enable DMA mode for host data access.
		0	DMA mode disable
		1	DMA mode enable

### 17.4.14 Command Response[31:0] Register (MMCHS\_RSP10)

This 32-bit register holds bits positions [31:0] of command response type R1, R1b, R2, R3, R4, R5, R5b, or R6. The command response[31:0] register (MMCHS\_RSP10) is shown in [Figure 17-48](#) and described in [Table 17-27](#).

**Figure 17-48. Command Response[31:0] Register (MMCHS\_RSP10)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 17-27. Command Response[31:0] Register (MMCHS\_RSP10) Field Descriptions**

Bit	Field	Value	Description
31-16	RSP1	0-FFFFh	Command Response [31:16]
15-0	RSP0	0-FFFFh	Command Response [15:0]

### 17.4.15 Command Response[63:32] Register (MMCHS\_RSP32)

This 32-bit register holds bits positions [63:32] of command response type R2. The command response[63:32] register (MMCHS\_RSP32) is shown in [Figure 17-49](#) and described in [Figure 17-49](#).

**Figure 17-49. Command Response[63:32] Register (MMCHS\_RSP32)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 17-28. Command Response[63:32] Register (MMCHS\_RSP32) Field Descriptions**

Bit	Field	Value	Description
31-16	RSP3	0-FFFFh	Command Response [63:48]
15-0	RSP2	0-FFFFh	Command Response [47:32]

### 17.4.16 Command Response[95:64] Register (MMCHS\_RSP54)

This 32-bit register holds bits positions [95:64] of command response type R2. The command response[95:64] register (MMCHS\_RSP54) is shown in [Figure 17-50](#) and described in [Table 17-29](#).

**Figure 17-50. Command Response[95:64] Register (MMCHS\_RSP54)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 17-29. Command Response[95:64] Register (MMCHS\_RSP54) Field Descriptions**

Bit	Field	Value	Description
31-16	RSP5	0-FFFFh	Command Response [95:80]
15-0	RSP4	0-FFFFh	Command Response [79:64]

### 17.4.17 Command Response[127:96] Register (MMCHS\_RSP76)

This 32-bit register holds bits positions [127:96] of command response type R2. The command response[127:96] register (MMCHS\_RSP76) is shown in [Figure 17-51](#) and described in [Table 17-30](#).

**Figure 17-51. Command Response[127:96] Register (MMCHS\_RSP76)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-30. Command Response[127:96] Register (MMCHS\_RSP76) Field Descriptions**

Bit	Field	Value	Description
31-16	RSP7	0-FFFFh	Command Response [127:112]
15-0	RSP6	0-FFFFh	Command Response [111:96]

### 17.4.18 Data Register (MMCHS\_DATA)

This register is the 32-bit entry point of the buffer for read or write data transfers. The buffer size is 32bitsx256(1024 bytes). Bytes within a word are stored and read in little endian format. This buffer can be used as two 512 byte buffers to transfer data efficiently without reducing the throughput.


Sequential and contiguous access is necessary to increment the pointer correctly. Random or skipped access is not allowed. In little endian, if the local host accesses this register byte-wise or 16bit-wise, the least significant byte (bits [7:0]) must always be written/read first. The update of the buffer address is done on the most significant byte write for full 32-bit DATA register or on the most significant byte of the last word of block transfer.

Example 1Byte or 16-bit access

- Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=1100 (2-bytes) OK
- Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=0100 (1-byte) OK
- Mbyteen[3:0]=0001 (1-byte) => Mbyteen[3:0]=0010 (1-byte) => Mbyteen[3:0]=1000 (1-byte) Bad

The data register (MMCHS\_DATA) is shown in [Figure 17-52](#) and described in [Table 17-31](#).

**Figure 17-52. Data Register (MMCHS\_DATA)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 17-31. Data Register (MMCHS\_DATA) Field Descriptions**

Bit	Field	Value	Description
31-0	DATA	0-FFFF FFFFh	<p>Data register [31:0]. In functional mode (MMCHS_CON[4] MODE bit set to the default value 0):</p> <p>A read access to this register is allowed only when the buffer read enable status is set to 1 (MMCHS_PSTATE[11] BRE bit), otherwise a bad access (MMCHS_STAT[29] BADA bit) is signaled.</p> <p>A write access to this register is allowed only when the buffer write enable status is set to 1 (MMCHS_PSTATE[10] BWE bit), otherwise a bad access (MMCHS_STAT[29] BADA bit) is signaled and the data is not written.</p>

### 17.4.19 Present State Register (MMCHS\_PSTATE)

The Host can get the status of the Host controller from this 32-bit read only register. The present state register (MMCHS\_PSTATE) is shown in [Figure 17-53](#) and described in [Table 17-32](#).

**Figure 17-53. Present State Register (MMCHS\_PSTATE)**

31	Reserved				25	24	23	20		19	18	17	16
Reserved					CLEV	DLEV			WP	CDPL	CSS	CINS	
R-0					R-x	R-x			R-0	R-0	R-0	R-0	
15	12		11	10	9	8	7	3		2	1	0	
Reserved			BRE	BWE	RTA	WTA	Reserved			DLA	DATI	CMDI	
R-0			R-0	R-0	R-0	R-0	R-0			R-0	R-0	R-0	

LEGEND: R = Read only; -n = value after reset

**Table 17-32. Present State Register (MMCHS\_PSTATE) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved bit field. Do not write any value.
24	CLEV	Read 0 Read 1	mmchs_cmd line signal level. This status is used to check the mmchs_cmd line level to recover from errors, and for debugging. The value of this register after reset depends on the mmchs_cmd line level at that time. The mmchs_cmd line level is 0. The mmchs_cmd line level is 1.
23-20	DLEV		mmc_dat[3:0] line signal level <ul style="list-style-type: none"> <li>mmc_dat3 =&gt; bit 23</li> <li>mmc_dat2 =&gt; bit 22</li> <li>mmc_dat1 =&gt; bit 21</li> <li>mmc_dat0 =&gt; bit 20</li> </ul> This status is used to check mmc_dat line level to recover from errors, and for debugging. This is especially useful in detecting the busy signal level from mmc_dat0 . The value of these registers after reset depends on the mmc_dat lines level at that time.
19	WP	Read 0 Read 1	Write Protect Status. MMC/SD/SDIO1 only. SDIO cards only. This bit reflects the write protect input pin (SDWP) level. The value of this register after reset depends one the protect input pin (SDWP) level at that time. The card is write protected. The card is not write protected.
18	CDPL	Read 0 Read 1	Card Detect Pin Level. This bit reflects the inverse value of the card detect input pin (SDCD). Debouncing is not performed on this bit and is valid only when Card State is stable. (MMCHS_PSTATE[17] is set to 1). This bit must be debounced by software. The value of this register after reset depends on the card detect input pin (SDCD) level at that time. The value of the card detect input pin (SDCD) is 1. The value of the card detect input pin (SDCD) is 0.
17	CSS	Read 0 Read 1	Card State Stable. This bit is used for testing. It is set to 1 only when Card Detect Pin Level is stable (MMCHS_PSTATE[18] CPDL). Debouncing is performed on the card detect input pin (SDCD) to detect card stability. This bit is not affected by software reset. Reset or Debouncing. No card or card inserted.
16	CINS	Read 0 Read 1	Card inserted. This bit is the debounced value of the card detect input pin (SDCD). An inactive to active transition of the card detect input pin (SDCD) will generate a card insertion interrupt (MMCHS_STAT[CINS]). A active to inactive transition of the card detect input pin (SDCD) will generate a card removal interrupt (MMCHS_STAT[CREM]). This bit is not affected by a software reset. If MMCHS_CON[CDP] is cleared to 0 (default), no card is detected. The card may have been removed from the card slot. If MMCHS_CON[CDP] is set to 1, the card has been inserted. If MMCHS_CON[CDP] is cleared to 0 (default), the card has been inserted from the card slot. If MMCHS_CON[CDP] is set to 1, no card is detected. The card may have been removed from the card slot.
15-12	Reserved	0	Reserved bit field. Do not write any value.

**Table 17-32. Present State Register (MMCHS\_PSTATE) Field Descriptions (continued)**

Bit	Field	Value	Description
11	BRE	Read 0 Read 1	Buffer read enable. This bit is used for non-DMA read transfers. It indicates that a complete block specified by MMCHS_BLK[10:0] BLEN bits has been written in the buffer and is ready to be read. It is cleared to 0 when the entire block is read from the buffer. It is set to 1 when a block data is ready in the buffer and generates the Buffer read ready status of interrupt (MMCHS_STAT[5] BRR bit).  Read BLEN bytes disable Read BLEN bytes enable. Readable data exists in the buffer.
10	BWE	Read 0 Read 1	Buffer Write enable. This status is used for non-DMA write transfers. It indicates if space is available for write data.  There is no room left in the buffer to write BLEN bytes of data. There is enough space in the buffer to write BLEN bytes of data.
9	RTA	Read 0 Read 1	Read transfer active. This status is used for detecting completion of a read transfer. It is set to 1 after the end bit of read command or by activating a continue request (MMCHS_HCTL[17] CR bit) following a stop at block gap request. This bit is cleared to 0 when all data have been read by the local host after last block or after a stop at block gap request.  No valid data on the mmc_dat lines. Read data transfer on going.
8	WTA	Read 0 Read 1	Write transfer active. This status indicates a write transfer active. It is set to 1 after the end bit of write command or by activating a continue request (MMCHS_HCTL[17] CR bit) following a stop at block gap request. This bit is cleared to 0 when CRC status has been received after last block or after a stop at block gap request.  No valid data on the mmc_dat lines. Write data transfer on going.
7-3	Reserved	0	Reserved bit field. Do not write any value.
2	DLA	Read 0 Read 1	mmc_dat line active. This status bit indicates whether one of the mmc_dat lines is in use.  In the case of read transactions (card to host) This bit is set to 1 after the end bit of read command or by activating continue request MMCHS_HCTL[17] CR bit. This bit is cleared to 0 when the host controller received the end bit of the last data block or at the beginning of the read wait mode.  In the case of write transactions (host to card) This bit is set to 1 after the end bit of write command or by activating continue request MMCHS_HCTL[17] CR bit.  This bit is cleared to 0 on the end of busy event for the last block; host controller must wait 8 clock cycles with line not busy to really consider not "busy state" or after the busy block as a result of a stop at gap request.  mmc_dat line inactive mmc_dat line active
1	DATI	Read 0 Read 1	Command inhibit (mmc_dat). This status bit is generated if either mmc_dat line is active (MMCHS_PSTATE[2] DLA bit) or Read transfer is active (MMCHS_PSTATE[9] RTA bit) or when a command with busy is issued. This bit prevents the local host to issue a command. A change of this bit from 1 to 0 generates a transfer complete interrupt (MMCHS_STAT[1] TC bit).  Issuing of command using the mmc_dat lines is allowed Issuing of command using mmc_dat lines is not allowed
0	CMDI	Read 0 Read 1	Command inhibit (mmchs_cmd). This status bit indicates that the mmchs_cmd line is in use. This bit is cleared to 0 when the most significant byte is written into the command register. This bit is not set when Auto CMD12 is transmitted. This bit is cleared to 0 in either the following cases: <ul style="list-style-type: none"> <li>• After the end bit of the command response, excepted if there is a command conflict error (MMCHS_STAT[17] CCRC bit or MMCHS_STAT[18] CEB bit set to 1) or a Auto CMD12 is not executed (MMCHS_AC12[0] ACNE bit).</li> <li>• After the end bit of the command without response (MMCHS_CMD[17:16] RSP_TYPE bits set to "00"). In case of a command data error is detected (MMCHS_STAT[19] CTO bit set to 1), this register is not automatically cleared.</li> </ul> Issuing of command using mmchs_cmd line is allowed Issuing of command using mmchs_cmd line is not allowed

### 17.4.20 Control Register (MMCHS\_HCTL)

This register defines the host controls to set power, wake-up and transfer parameters.

- MMCHS\_HCTL[31:24] = Wake-up control
- MMCHS\_HCTL[23:16] = Block gap control
- MMCHS\_HCTL[15:8] = Power control
- MMCHS\_HCTL[7:0] = Host control

**NOTE:** If your device does not support MMC cards, then those bits in this register which are meant for MMC card use should be assumed to be reserved.

The control register (MMCHS\_HCTL) is shown in [Figure 17-54](#) and described in [Table 17-33](#).

**Figure 17-54. Control Register (MMCHS\_HCTL)**

31		28	27	26	25	24	23		20	19	18	17	16	
Reserved			OBWE	REM	INS	IWE	Reserved			IBG	RWC	CR	SBGR	
R-0			R/W-0	R/W-0	R/W-0	R/W-0	R-0			R/W-0	R/W-0	R/W-0	R/W-0	
15		12	11		9	8	7	6	5	4	3	2	1	0
Reserved			SDVS		SDBP	CDSS	CDTL	Rsvd	DMAS	HSPE	DTW	Rsvd		
R-0			R/W-0		R/W-0	R/W-0	R/W-0	R-0	R/W-2h	R/W-0	R/W-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-33. Control Register (MMCHS\_HCTL) Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved bit field. Do not write any value.
27	OBWE	0 1	Wake-up event enable for 'out-of-band' Interrupt. This bit enables wake-up events for 'out-of-band' assertion. Wake-up is generated if the wake-up feature is enabled (MMCHS_SYSCONFIG[2] ENAWAKEUP bit). The write to this register is ignored when MMCHS_CON[14] OBIE bit is not set. Disable wake-up on 'out-of-band' Interrupt Enable wake-up on 'out-of-band' Interrupt
26	REM	0 1	Wake-up event enable on SD card removal. This bit enables wake-up events for card removal assertion. Wake-up is generated if the wake-up feature is enabled (MMCHS_SYSCONFIG[2] ENAWAKEUP bit). Disable wake-up on card removal Enable wake-up on card removal
25	INS	0 1	Wake-up event enable on SD card insertion. This bit enables wake-up events for card insertion assertion. Wake-up is generated if the wake-up feature is enabled (MMCHS_SYSCONFIG[2] ENAWAKEUP bit). Disable wake-up on card insertion Enable wake-up on card insertion
24	IWE	0 1	Wake-up event enable on SD card interrupt. This bit enables wake-up events for card interrupt assertion. Wake-up is generated if the wake-up feature is enabled (MMCHS_SYSCONFIG[2] ENAWAKEUP bit) and enable status bit is set (MMCHS_IE[8] CIRQ_ENABLE bit). Disable wake-up on card interrupt Enable wake-up on card interrupt
23-20	Reserved	0	Reserved bit field. Do not write any value.
19	IBG	0 1	Interrupt block at gap. This bit is valid only in 4-bit mode of SDIO card to enable interrupt detection in the interrupt cycle at block gap for a multiple block transfer. For MMC cards and for SD card this bit should be cleared to 0. Disable interrupt detection at the block gap in 4-bit mode Enable interrupt detection at the block gap in 4-bit mode

**Table 17-33. Control Register (MMCHS\_HCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
18	RWC	0 1	<p>Read wait control. The read wait function is optional only for SDIO cards. If the card supports read wait, this bit must be enabled, then requesting a stop at block gap (MMCHS_HCTL[16] SBGR bit) generates a read wait period after the current end of block. Be careful, if read wait is not supported it may cause a conflict on mmc_dat line.</p> <p>0 Disable read wait control. Suspend/resume cannot be supported.</p> <p>1 Enable read wait control</p>
17	CR	0 1	<p>Continue request. This bit is used to restart a transaction that was stopped by requesting a stop at block gap (MMCHS_HCTL[16] SBGR bit). Set this bit to 1 restarts the transfer. The bit is automatically cleared to 0 by the host controller when transfer has restarted, that is, mmc_dat line is active (MMCHS_PSTATE[2] DLA bit) or transferring data (MMCHS_PSTATE[8] WTA bit). The Stop at block gap request must be disabled (MMCHS_HCTL[16] SBGR bit =0) before setting this bit.</p> <p>0 No affect</p> <p>1 Transfer restart</p>
16	SBGR	0 1	<p>Stop at block gap request. This bit is used to stop executing a transaction at the next block gap. The transfer can restart with a continue request (MMCHS_HCTL[17] CR bit) or during a suspend/resume sequence. In case of read transfer, the card must support read wait control. In case of write transfer, the host driver shall set this bit after all block data written. Until the transfer completion (MMCHS_STAT[1] TC bit set to 1), the host driver shall leave this bit set to 1. If this bit is set, the local host shall not write to the data register (MMCHS_DATA).</p> <p>0 Transfer mode</p> <p>1 Stop at block gap</p>
15-12	Reserved	0	Reserved bit field. Do not write any value.
11-9	SDVS	5h 6h 7h	<p>SD bus voltage select (All cards). The host driver should set these bits to select the voltage level for the card according to the voltage supported by the system (MMCHS_CAPA[26] VS18 bit, MMCHS_CAPA[25] VS30 bit, MMCHS_CAPA[24] VS33 bit) before starting a transfer.</p> <p>MMCHS2. This field must be set to 5h.</p> <p>MMCHS3. This field must be set to 5h.</p> <p>5h 1.8 V (Typical)</p> <p>6h 3.0 V (Typical)</p> <p>7h 3.3 V (Typical)</p>
8	SDBP	0 1	<p>SD bus power. Before setting this bit, the host driver shall select the SD bus voltage (MMCHS_HCTL[11:9] SDVS bits). If the host controller detects the No card state, this bit is automatically cleared to 0. If the module is power off, a write in the command register (MMCHS_CMD) will not start the transfer. A write to this bit has no effect if the selected SD bus voltage is not supported according to capability register (MMCHS_CAPA[VS*]).</p> <p>0 Power off</p> <p>1 Power on</p>
7	CDSS	0 1	<p>Card Detect Signal Selection. This bit selects source for the card detection. When the source for the card detection is switched, the interrupt should be disabled during the switching period by clearing the Interrupt Status/Signal Enable register in order to mask unexpected interrupt being caused by the glitch. The Interrupt Status/Signal Enable should be disabled during over the period of debouncing.</p> <p>0 SDCD# is selected (for normal use).</p> <p>1 The Card Detect Test Level is selected (for test purposes).</p>
6	CDTL	0 1	<p>Card Detect Test Level. This bit is enabled while the Card Detect Signal Selection is set to 1 and it indicates card inserted or not.</p> <p>0 No card</p> <p>1 Card inserted.</p>
5	Reserved	0	Reserved bit field. Do not write any value.



**Table 17-33. Control Register (MMCHS\_HCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
4-3	DMAS	<p>0-1h Reserved</p> <p>2h 32-bit Address ADMA2 is selected.</p> <p>3h Reserved</p>	<p>DMA Select. One of the supported DMA modes can be selected. The host driver shall check support of DMA modes by referencing the Capabilities register. Use of selected DMA is determined by DMA Enable of the Transfer Mode register.</p> <p>This register is only meaningful when MADMA_EN is set to 1. When MADMA_EN is cleared to 0 the bit field is read only and returned value is 0.</p>
2	HSPE	<p>0 Normal speed mode</p> <p>1 High speed mode</p>	<p>High Speed Enable. Before setting this bit, the Host Driver shall check the High Speed Support in the Capabilities register. If this bit is cleared to 0 (default), the Host Controller outputs CMD line and DAT lines at the falling edge of the SD Clock.</p> <p>If this bit is set to 1, the Host Controller outputs CMD line and DAT lines at the rising edge of the SD Clock. This bit shall not be set when dual data rate mode is activated in MMCHS_CON[DDR].</p>
1	DTW	<p>0 1-bit Data width (mmc_dat0 used)</p> <p>1 4-bit Data width (mmc_dat[3:0] used)</p>	<p>Data transfer width. This bit must be set following a valid SET_BUS_WIDTH command (ACMD6) with the value written in bit 1 of the argument. Prior to this command, the SD card configuration register (SCR) must be verified for the supported bus width by the SD card.</p>
0	Reserved	0	Reserved bit field. Do not write any value.

### 17.4.21 SD System Control Register (MMCHS\_SYSCTL)

This register defines the system controls to set software resets, clock frequency management and data timeout.

- MMCHS\_SYSCTL[31:24] = Software resets
- MMCHS\_SYSCTL[23:16] = Timeout control
- MMCHS\_SYSCTL[15:0] = Clock control

The SD system control register (MMCHS\_SYSCTL) is shown in [Figure 17-55](#) and described in [Table 17-34](#).

**Figure 17-55. SD System Control Register (MMCHS\_SYSCTL)**

31	27	26	25	24	23	20	19	16			
Reserved			SRD	SRC	SRA	Reserved		DTO			
R-0			R/W-0	R/W-0	R/W-0	R-0		R/W-0			
15						6	5	3	2	1	0
CLKD						Reserved		CEN	ICS	ICE	
R/W-0						R-0		R/W-0	R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-34. SD System Control Register (MMCHS\_SYSCTL) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Reserved bit field. Do not write any value.
26	SRD	0 1	<p>Software reset for mmc_dat line. This bit is set to 1 for reset and released to 0 when completed. mmc_dat finite state machine in both clock domain are also reset. These registers are cleared by the MMCHS_SYSCTL[26] SRD bit:</p> <ul style="list-style-type: none"> <li>• MMCHS_DATA</li> <li>• MMCHS_PSTATEBRE, BWE, RTA, WTA, DLA and DATI</li> <li>• MMCHS_HCTLSBGR and CR</li> <li>• MMCHS_STATBRR, BWR, BGE and TC Interconnect and MMC buffer data management is reinitialized.</li> </ul> <p><b>Notel</b> if a soft reset is issued when an interrupt is asserted, data may be lost.</p>
25	SRC	0 1	<p>Software reset for mmchs_cmd line. This bit is set to 1 for reset and released to 0 when completed. mmchs_cmd finite state machine in both clock domain are also reset. These registers are cleared by the MMCHS_SYSCTL[25] SRC bit:</p> <ul style="list-style-type: none"> <li>• MMCHS_PSTATECMDI</li> <li>• MMCHS_STATCC Interconnect and MMC command status management is reinitialized.</li> </ul> <p><b>Notel</b> if a soft reset is issued when an interrupt is asserted, data may be lost.</p>
24	SRA	0 1	<p>Software reset for all. This bit is set to 1 for reset , and released to 0 when completed. This reset affects the entire host controller except for the card detection circuit and capabilities registers.</p>
23-20	Reserved	0	Reserved bit field. Do not write any value.

**Table 17-34. SD System Control Register (MMCHS\_SYCTL) Field Descriptions (continued)**

Bit	Field	Value	Description
19-16	DTO		<p>Data timeout counter value and busy timeout. This value determines the interval by which mmc_dat lines timeouts are detected.</p> <p>The host driver needs to set this bit field based on:</p> <ul style="list-style-type: none"> <li>• The maximum read access time (NAC) (Refer to the SD Specification Part1 Physical Layer)</li> <li>• The data read access time values (TAAC and NSAC) in the card specific data register (CSD) of the card</li> <li>• The timeout clock base frequency (MMCHS_CAPA[5:0] TCF bits)</li> </ul> <p>If the card does not respond within the specified number of cycles, a data timeout error occurs (MMCHS_STAT[20] DTO bit). The MMCHS_SYCTL[19,16] DTO bit field is also used to check busy duration, to generate busy timeout for commands with busy response or for busy programming during a write command. Timeout on CRC status is generated if no CRC token is present after a block write.</p> <p>0 TCF x 2<sup>13</sup>            1h TCF x 2<sup>14</sup>            Eh TCF x 2<sup>27</sup>            Fh Reserved</p>
15-6	CLKD		<p>Clock frequency select. These bits define the ratio between a reference clock frequency (system dependant) and the output clock frequency on the mmc_clk pin of either the memory card (MMC, SD, or SDIO).</p> <p>0 Clock Ref bypass            1h Clock Ref bypass            2h Clock Ref / 2            3h Clock Ref / 3            3FFh Clock Ref / 1023</p>
5-3	Reserved	0	Reserved bit field. Do not write any value.
2	CEN		<p>Clock enable. This bit controls if the clock is provided to the card or not.</p> <p>0 The clock is not provided to the card . Clock frequency can be changed .            1 The clock is provided to the card and can be automatically gated when MMCHS_SYSCONFIG[0] AUTOIDLE bit is set to 1 (default value) .            The host driver shall wait to set this bit to 1 until the Internal clock is stable (MMCHS_SYCTL[1] ICS bit).</p>
1	ICS		<p>Internal clock stable (status)This bit indicates either the internal clock is stable or not.</p> <p>0 The internal clock is not stable.            1 The internal clock is stable after enabling the clock (MMCHS_SYCTL[0] ICE bit) or after changing the clock ratio (MMCHS_SYCTL[15:6] CLKD bits).</p>
0	ICE		<p>Internal clock enable. This register controls the internal clock activity. In very low power state, the internal clock is stopped. NoteThe activity of the debounce clock (used for wake-up events) and the interface clock (used for reads and writes to the module register map) are not affected by this register.</p> <p>0 The internal clock is stopped (very low power state).            1 The internal clock oscillates and can be automatically gated when MMCHS_SYSCONFIG[0] AUTOIDLE bit is set to 1 (default value).</p>

### 17.4.22 Interrupt Status Register (MMCHS\_STAT)

The interrupt status regroups all the status of the module internal events that can generate an interrupt.

- MMCHS\_STAT[31:16] = Error Interrupt Status
- MMCHS\_STAT[15:0] = Normal Interrupt Status

The error bits are located in the upper 16 bits of the MMCHS\_STAT register. All bits are cleared by writing a 1 to them. Additionally, bits 15 and 8 serve as special error bits. These cannot be cleared by writing a 1 to them. Bit 15 (ERRI) is automatically cleared when the error causing to ERRI to be set is handled. (that is, when bits 31:16 are cleared, bit 15 will be automatically cleared). Bit 8 (CIRQ) is cleared by writing a 0 to MMCHS\_IE[8] (masking the interrupt) and servicing the interrupt.

The interrupt status register (MMCHS\_STAT) is shown in [Figure 17-56](#) and described in [Table 17-35](#).

**Figure 17-56. Interrupt Status Register (MMCHS\_STAT)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	BADA	CERR	Reserved	ADMAE	ACE	Rsvd	DEB	DCRC	DTO	CIE	CEB	CCRC	CTO		
R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	Reserved		11	10	9	8	7	6	5	4	3	2	1	0
ERRI	Reserved		BSR	OBI	CIRQ	CREM	CINS	BRR	BWR	DMA	BGE	TC	CC		
R-0	R-0		R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-35. Interrupt Status Register (MMCHS\_STAT) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved bit field. Do not write any value
29	BADA	Read 0 Write 0 Read 1 Write 1	Bad access to data space. This bit is set automatically to indicate a bad access to buffer when not allowed: <ul style="list-style-type: none"> <li>• During a read access to the data register (MMCHS_DATA) while buffer reads are not allowed (MMCHS_PSTATE[11] BRE bit =0)</li> <li>• During a write access to the data register (MMCHS_DATA) while buffer writes are not allowed (MMCHS_PSTATE[10] BWE bit=0)</li> </ul> No interrupt Status bit unchanged Bad access Status is cleared.
28	CERR	Read 0 Write 0 Read 1 Write 1	Card error. This bit is set automatically when there is at least one error in a response of type R1, R1b, R6, R5 or R5b. Only bits referenced as type E (error) in status field in the response can set a card status error. An error bit in the response is flagged only if corresponding bit in card status response error MMCHS_CSRE is set. There is no card error detection for autoCMD12 command. The host driver shall read MMCHS_RSP76 register to detect error bits in the command response.                     No error Status bit unchanged Card error Status is cleared.
27-26	Reserved	0	Reserved bit field. Do not write any value

**Table 17-35. Interrupt Status Register (MMCHS\_STAT) Field Descriptions (continued)**

Bit	Field	Value	Description
25	ADMAE	Read 0 Write 0 Read 1 Write 1	ADMA Error. This bit is set when the Host Controller detects errors during ADMA based data transfer. The state of the ADMA at an error occurrence is saved in the ADMA Error Status Register. In addition, the Host Controller generates this interrupt when it detects invalid descriptor data (Valid=0) at the ST_FDS state. ADMA Error State in the ADMA Error Status indicates that an error occurs in ST_FDS state. The Host Driver may find that Valid bit is not set at the error descriptor.  No interrupt Status bit unchanged ADMA error Status is cleared.
24	ACE	Read 0 Write 0 Read 1 Write 1	Auto CMD12 error. This bit is set automatically when one of the bits in Auto CMD12 Error status register has changed from 0 to 1.  No error Status bit unchanged AutoCMD12 error Status is cleared.
23	Reserved	0	Reserved bit field. Do not write any value
22	DEB	Read 0 Write 0 Read 1 Write 1	Data End Bit error. This bit is set automatically when detecting a 0 at the end bit position of read data on mmc_dat line or at the end position of the CRC status in write mode.  No error Status bit unchanged Data end bit error Status is cleared.
21	DCRC	Read 0 Write 0 Read 1 Write 1	Data CRC Error. This bit is set automatically when there is a CRC16 error in the data phase response following a block read command or if there is a 3-bit CRC status different of a position "010" token during a block write command.  No error Status bit unchanged Data CRC error Status is cleared.
20	DTO	Read 0 Write 0 Read 1 Write 1	Data timeout error. This bit is set automatically according to the following conditions: <ul style="list-style-type: none"> <li>• Busy timeout for R1b, R5b response type</li> <li>• Busy timeout after write CRC status</li> <li>• Write CRC status timeout</li> <li>• Read data timeout</li> </ul> No error Status bit unchanged Time out Status is cleared.
19	CIE	Read 0 Write 0 Read 1 Write 1	Command index error. This bit is set automatically when response index differs from corresponding command index previously emitted. It depends on the enable bit (MMCHS_CMD[20] CICE).  No error Status bit unchanged Command index error Status is cleared.

**Table 17-35. Interrupt Status Register (MMCHS\_STAT) Field Descriptions (continued)**

Bit	Field	Value	Description
18	CEB	Read 0 Write 0 Read 1 Write 1	Command end bit error. This bit is set automatically when detecting a 0 at the end bit position of a command response.  No error Status bit unchanged Command end bit error Status is cleared.
17	CCRC	Read 0 Write 0 Read 1 Write 1	Command CRC error. This bit is set automatically when there is a CRC7 error in the command response depending on the enable bit (MMCHS_CMD[19] CCCE).  No error Status bit unchanged Command CRC error Status is cleared.
16	CTO	Read 0 Write 0 Read 1 Write 1	Command timeout error. This bit is set automatically when no response is received within 64 clock cycles from the end bit of the command. For commands that reply within 5 clock cycles - the timeout is still detected at 64 clock cycles.  No error Status bit unchanged Time Out Status is cleared.
15	ERRI	Read 0 Read 1	Error interrupt. If any of the bits in the Error Interrupt Status register (MMCHS_STAT[31:16]) are set, then this bit is set to 1. Therefore the host driver can efficiently test for an error by checking this bit first. Writes to this bit are ignored.  No interrupt Error interrupt event(s) occurred
14-11	Reserved	0	Reserved bit field. Do not write any value
10	BSR	Read 0 Write 0 Read 1 Write 1	Boot Status Received Interrupt. This bit is set automatically when MMCHS_CON[BOOT] is set 1 or 2 and a boot status is received on DAT[0] line. This interrupt is only useful for MMC card.  No interrupt Status bit unchanged Boot Status Received Interrupt occurred. Status is cleared.
9	OBI	Read 0 Write 0 Read 1 Write 1	Out-of-band interrupt (This interrupt is only useful for MMC card). This bit is set automatically when MMCHS_CON[14] OBIE bit is set and an out-of-band interrupt occurs on OBI pin. The interrupt detection depends on polarity controlled by MMCHS_CON[13] OBIP bit. The out-of-band interrupt signal is a system specific feature for future use, this signal is not required for existing specification implementation.  No out-of-band interrupt Status bit unchanged Interrupt out-of-band occurs Status is cleared.

**Table 17-35. Interrupt Status Register (MMCHS\_STAT) Field Descriptions (continued)**

Bit	Field	Value	Description
8	CIRQ		<p>Card interrupt. This bit is only used for SD and SDIO cards.</p> <p>In 1-bit mode, interrupt source is asynchronous (can be a source of asynchronous wake-up). In 4-bit mode, interrupt source is sampled during the interrupt cycle.</p> <p>In CE-ATA mode, interrupt source is detected when the card drives mmchs_cmd line to zero during one cycle after data transmission end.</p> <p>All modes above are fully exclusive.</p> <p>The controller interrupt must be clear by setting MMCHS_IE[8] CIRQ_ENABLE to 0, then the host driver must start the interrupt service with card (clearing card interrupt status) to remove card interrupt source. Otherwise the Controller interrupt will be reasserted as soon as MMCHS_IE[8] CIRQ_ENABLE is set to 1.</p> <p>Writes to this bit are ignored.</p> <p>Read 0 No card interrupt Read 1 Generate card interrupt</p>
7	CREM		<p>Card Removal. This bit is set automatically when MMCHS_PSTATE[CINS] changes from 1 to 0. A clear of this bit doesn't affect Card inserted present state (MMCHS_PSTATE[CINS]).</p> <p>Read 0 Card State stable or debouncing Write 0 Status bit unchanged Read 1 Card Removed Write 1 Status is cleared</p>
6	CINS		<p>Card Insertion. This bit is set automatically when MMCHS_PSTATE[CINS] changes from 0 to 1. A clear of this bit doesn't affect Card inserted present state (MMCHS_PSTATE[CINS]).</p> <p>Read 0 Card State stable or debouncing Write 0 Status bit unchanged Read 1 Card inserted Write 1 Status is cleared.</p>
5	BRR		<p>Buffer read ready. This bit is set automatically during a read operation to the card (see class 2 - block oriented read commands) when one block specified by the MMCHS_BLK[10:0] BLEN bit field is completely written in the buffer. It indicates that the memory card has filled out the buffer and that the local host needs to empty the buffer by reading it.</p> <p>Notel If the DMA receive-mode is enabled, this bit is never set; instead a DMA receive request to the main DMA controller of the system is generated.</p> <p>Read 0 Not ready to read buffer Write 0 Status bit unchanged Read 1 Ready to read buffer Write 1 Status is cleared.</p>
4	BWR		<p>Buffer write ready. This bit is set automatically during a write operation to the card (see class 4 - block oriented write command) when the host can write a complete block as specified by MMCHS_BLK[10:0] BLEN. It indicates that the memory card has emptied one block from the buffer and that the local host is able to write one block of data into the buffer.</p> <p>Notel If the DMA transmit mode is enabled, this bit is never set; instead, a DMA transmit request to the main DMA controller of the system is generated.</p> <p>Read 0 Not ready to write buffer Write 0 Status bit unchanged Read 1 Ready to write buffer Write 1 Status is cleared.</p>
3	DMA		<p>DMA Interrupt. This status is set when an interrupt is required in the ADMA instruction and after the data transfer completion.</p> <p>Read 0 DMA Interrupt detected Write 0 Status bit unchanged Read 1 No DMA Interrupt Write 1 Status is cleared.</p>

**Table 17-35. Interrupt Status Register (MMCHS\_STAT) Field Descriptions (continued)**

Bit	Field	Value	Description
2	BGE	Read 0 Write 0 Read 1 Write 1	<p>Block gap event. When a stop at block gap is requested (MMCHS_HCTL[16] SBGR bit), this bit is automatically set when transaction is stopped at the block gap during a read or write operation.</p> <p>This event does not occur when the stop at block gap is requested on the last block.</p> <p>In read mode, a 1-to-0 transition of the mmc_dat line active status (MMCHS_PSTATE[2] DLA bit) between data blocks generates a Block gap event interrupt.</p> <p>No block gap event</p> <p>Status bit unchanged</p> <p>Transaction stopped at block gap</p> <p>Status is cleared</p>
1	TC	Read 0 Write 0 Read 1 Write 1	<p>Transfer completed. This bit is always set when a read/write transfer is completed or between two blocks when the transfer is stopped due to a stop at block gap request (MMCHS_HCTL[16] SBGR bit).</p> <p>This bit is also set when exiting a command in a busy state (if the command has a busy notification capability).</p> <p>In Read mode This bit is automatically set on completion of a read transfer (MMCHS_PSTATE[9] RTA bit).</p> <p>In write mode This bit is set automatically on completion of the mmc_dat line use (MMCHS_PSTATE[2] DLA bit).</p> <p>No transfer complete</p> <p>Status bit unchanged</p> <p>Data transfer complete</p> <p>Status is cleared</p>
0	CC	Read 0 Write 0 Read 1 Write 1	<p>Command complete. This bit is set when a 1-to-0 transition occurs in the register command inhibit (MMCHS_PSTATE[0] CMDI bit)</p> <p>If the command is a type for which no response is expected, then the command complete interrupt is generated at the end of the command. A command timeout error (MMCHS_STAT[16] CTO bit) has higher priority than command complete (MMCHS_STAT[0] CC bit).</p> <p>If a response is expected but none is received, then a command timeout error is detected and signaled instead of the command complete interrupt.</p> <p>No command complete</p> <p>Status bit unchanged</p> <p>Command complete</p> <p>Status is cleared</p>



### 17.4.23 Interrupt SD Enable Register (MMCHS\_IE)

This register allows to enable/disable the module to set status bits, on an event-by-event basis.

- MMCHS\_IE[31:16] = Error Interrupt Status Enable
- MMCHS\_IE[15:0] = Normal Interrupt Status Enable

The interrupt SD enable register (MMCHS\_IE) is shown in [Figure 17-57](#) and described in [Table 17-36](#).

**Figure 17-57. Interrupt SD Enable Register (MMCHS\_IE)**

31	30	29	28	27	26	25	24	
Reserved		BADA_ENABLE	CERR_ENABLE	Reserved		ADMA_ENABLE	ACE_ENABLE	
R-0		R/W-0	R/W-0	R-0		R/W-0	R/W-0	
23	22	21	20	19	18	17	16	
Reserved	DEB_ENABLE	DCRC_ENABLE	DTO_ENABLE	CIE_ENABLE	CEB_ENABLE	CCRC_ENABLE	CTO_ENABLE	
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15	14	Reserved			11	10	9	8
NULL	Reserved				BSR_ENABLE	OBI_ENABLE	CIRQ_ENABLE	
R-0	R-0				R/W-0	R/W-0	R/W-0	
7	6	5	4	3	2	1	0	
CREM_ENABLE	CINS_ENABLE	BRR_ENABLE	BWR_ENABLE	DMA_ENABLE	BGE_ENABLE	TC_ENABLE	CC_ENABLE	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-36. Interrupt SD Enable Register (MMCHS\_IE) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved bit field. Do not write any value.
29	BADA_ENABLE	0	Bad access to data space interrupt enable
		0	Masked
28	CERR_ENABLE	1	Enabled
		0	Masked
27-26	Reserved	1	Enabled
		0	Masked
25	ADMA_ENABLE	0	Reserved bit field. Do not write any value.
		1	Enabled
24	ACE_ENABLE	0	ADMA error Interrupt Enable
		1	Masked
23	Reserved	1	Enabled
		0	Masked
22	DEB_ENABLE	0	Data end bit error interrupt enable
		1	Masked
21	DCRC_ENABLE	1	Enabled
		0	Masked
20	DTO_ENABLE	1	Data CRC error interrupt enable
		0	Masked
		1	Data timeout error interrupt enable
		0	Masked

**Table 17-36. Interrupt SD Enable Register (MMCHS\_IE) Field Descriptions (continued)**

Bit	Field	Value	Description
19	CIE_ENABLE	0	Command index error interrupt enable Masked
		1	Enabled
18	CEB_ENABLE	0	Command end bit error interrupt enable Masked
		1	Enabled
17	CCRC_ENABLE	0	Command CRC error interrupt enable Masked
		1	Enabled
16	CTO_ENABLE	0	Command timeout error interrupt enable Masked
		1	Enabled
15	NULL	0	Fixed to 0. The host driver shall control error interrupts using the Error Interrupt Signal Enable register. Writes to this bit are ignored.
14-11	Reserved	0	Reserved bit field. Do not write any value.
10	BSR_ENABLE	0	Boot Status Interrupt Enable A write to this register when MMCHS_CON[BOOT] is cleared to 0 is ignored. Masked
		1	Enabled
9	OBI_ENABLE	0	Out-of-band interrupt enable A write to this register when MMCHS_CON[14] OBIE is cleared to 0 is ignored. Masked
		1	Enabled
8	CIRQ_ENABLE	0	Card interrupt enable. A clear of this bit also clears the corresponding status bit. During 1-bit mode, if the interrupt routine does not remove the source of a card interrupt in the SDIO card, the status bit is reasserted when this bit is set to 1. This bit must be set to 1 when entering in smart idle mode to enable system to identify wake-up event and to allow controller to clear internal wake-up source. Masked
		1	Enabled
7	CREM_ENABLE	0	Card Removal interrupt Enable This bit must be set to 1 when entering in smart idle mode to enable system to identify wake-up event and to allow controller to clear internal wake-up source. Masked
		1	Enabled
6	CINS_ENABLE	0	Card Insertion interrupt Enable This bit must be set to 1 when entering in smart idle mode to enable system to identify wake-up event and to allow controller to clear internal wake-up source. Masked
		1	Enabled
5	BRR_ENABLE	0	Buffer read ready interrupt enable Masked
		1	Enabled
4	BWR_ENABLE	0	Buffer write ready interrupt enable Masked
		1	Enabled
3	DMA_ENABLE	0	DMA interrupt enable Masked
		1	Enable
2	BGE_ENABLE	0	Block gap event interrupt enable Masked
		1	Enabled

**Table 17-36. Interrupt SD Enable Register (MMCHS\_IE) Field Descriptions (continued)**

Bit	Field	Value	Description
1	TC_ENABLE	0	Transfer completed interrupt enable Masked
		1	Enabled
0	CC_ENABLE	0	Command completed interrupt enable Masked
		1	Enabled

### 17.4.24 Interrupt Signal Enable Register (MMCHS\_ISE)

This register allows you to enable/disable the module to set status bits, on an event-by-event basis.

- MMCHS\_ISE[31:16] = Error Interrupt Signal Enable
- MMCHS\_ISE[15:0] = Normal Interrupt Signal Enable

The Interrupt Signal Enable Register (MMCHS\_ISE) is shown in [Figure 17-58](#) and described in [Table 17-37](#).

**Figure 17-58. Interrupt Signal Enable Register (MMCHS\_ISE)**

31	30	29	28	27	26	25	24
Reserved		BADA_SIGEN	CERR_SIGEN	Reserved		ADMA_SIGEN	ACE_SIGEN
R-0		R/W-0	R/W-0	R-0		R/W-0	R/W-0
23	22	21	20	19	18	17	16
Reserved	DEB_SIGEN	DCRC_SIGEN	DTO_SIGEN	CIE_SIGEN	CEB_SIGEN	CCRC_SIGEN	CTO_SIGEN
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	Reserved		11	10	9	8
NULL	Reserved			BSR_SIGEN		OBI_SIGEN	CIRQ_SIGEN
R-0	R-0			R/W-0		R/W-0	R/W-0
7	6	5	4	3	2	1	0
CREM_SIGEN	CINS_SIGEN	BRR_SIGEN	BWR_SIGEN	DMA_SIGEN	BGE_SIGEN	TC_SIGEN	CC_SIGEN
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-37. Interrupt Signal Enable Register (MMCHS\_ISE) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved bit field. Do not write any value.
29	BADA_SIGEN	0	Masked
		1	Enabled
28	CERR_SIGEN	0	Masked
		1	Enabled
27-26	Reserved	0	Reserved bit field. Do not write any value.
25	ADMA_SIGEN	0	Masked
		1	Enabled
24	ACE_SIGEN	0	Masked
		1	Enabled
23	Reserved	0	Reserved bit field. Do not write any value.
22	DEB_SIGEN	0	Masked
		1	Enabled
21	DCRC_SIGEN	0	Masked
		1	Enabled
20	DTO_SIGEN	0	Masked
		1	Enabled

**Table 17-37. Interrupt Signal Enable Register (MMCHS\_ISE) Field Descriptions (continued)**

Bit	Field	Value	Description
19	CIE_SIGEN	0	Command index error signal status enable Masked
		1	Enabled
18	CEB_SIGEN	0	Command end bit error signal status enable Masked
		1	Enabled
17	CCRC_SIGEN	0	Command CRC error signal status enable Masked
		1	Enabled
16	CTO_SIGEN	0	Command timeout error signal status enable Masked
		1	Enabled
15	NULL	0	Fixed to 0. The host driver shall control error interrupts using the error interrupt signal enable register. Writes to this bit are ignored.
14-11	Reserved	0	Reserved bit field. Do not write any value.
10	BSR_SIGEN	0	Boot Status signal status enable. A write to this register when MMCHS_CON[BOOT] is cleared to 0 is ignored Masked
		1	Enabled
9	OBI_SIGEN	0	Out-of-band interrupt signal status enable. A write to this register when MMCHS_CON[14] OBIE is cleared to 0 is ignored. Masked
		1	Enabled
8	CIRQ_SIGEN	0	Card interrupt signal status enable. A clear of this bit also clears the corresponding status bit. During 1-bit mode, if the interrupt routine does not remove the source of a card interrupt in the SDIO card, the status bit is reasserted when this bit is set to 1. This bit must be set to 1 when entering in smart idle mode to enable system to identify wake-up event and to allow controller to clear internal wake-up source. Masked
		1	Enabled
7	CREM_SIGEN	0	Card Removal signal status enable This bit must be set to 1 when entering in smart idle mode to enable system to identify wake-up event and to allow controller to clear internal wake-up source. Masked
		1	Enabled
6	CINS_SIGEN	0	Card Insertion signal status enable. This bit must be set to 1 when entering in smart idle mode to enable system to identify wake-up event and to allow controller to clear internal wake-up source. Masked
		1	Enabled
5	BRR_SIGEN	0	Buffer read ready signal status enable Masked
		1	Enabled
4	BWR_SIGEN	0	Buffer write ready signal status enable Masked
		1	Enabled
3	DMA_SIGEN	0	DMA signal status enable Masked
		1	Enabled
2	BGE_SIGEN	0	Block gap event signal status enable Masked
		1	Enabled

**Table 17-37. Interrupt Signal Enable Register (MMCHS\_ISE) Field Descriptions (continued)**

Bit	Field	Value	Description
1	TC_SIGEN	0	Masked
		1	Enabled
0	CC_SIGEN	0	Masked
		1	Enabled

### 17.4.25 Auto CMD12 Error Status Register (MMCHS\_AC12)

The host driver may determine which of the errors cases related to Auto CMD12 has occurred by checking this MMCHS\_AC12 register when an auto CMD12 error interrupt occurs.

This register is valid only when auto CMD12 is enabled (MMCHS\_CMD[2] ACEN bit) and auto CMD12Error (MMCHS\_STAT[24] ACE bit) is set to 1.

**NOTE:** These bits are automatically reset when starting a new adtc command with data.

The auto CMD12 error status register (MMCHS\_AC12) is shown in [Figure 17-59](#) and described in [Table 17-38](#).

**Figure 17-59. Auto CMD12 Error Status Register (MMCHS\_AC12)**

31	8	7	6	5	4	3	2	1	0
Reserved		CNI	Reserved		ACIE	ACEB	ACCE	ACTO	ACNE
R-0		R-0	R-0		R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-38. Auto CMD12 Error Status Register (MMCHS\_AC12) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved bit field. Do not write any value.
7	CNI	Read 0 Read 1	Command not issue by auto CMD12 error. If this bit is set to 1, it means that pending command is not executed due to auto CMD12 error ACEB, ACCE, ACTO, or ACNE. Not error Command not issued
6-5	Reserved	0	Reserved bit field. Do not write any value.
4	ACIE	Read 0 Read 1	Auto CMD12 index error. This bit is a set to 1 when response index differs from corresponding command auto CMD12 index previously emitted. This bit depends on the command index check enable (MMCHS_CMD[20] CICE bit). No error Auto CMD12 index error
3	ACEB	Read 0 Read 1	Auto CMD12 end bit error. This bit is set to 1 when detecting a 0 at the end bit position of auto CMD12 command response. No error AutoCMD12 end bit error
2	ACCE	Read 0 Read 1	Auto CMD12 CRC error. This bit is automatically set to 1 when a CRC7 error is detected in the auto CMD12 command response depending on the enable in the MMCHS_CMD[19] CCCE bit. No error Auto CMD12 CRC error
1	ACTO	Read 0 Read 1	Auto CMD12 timeout error. This bit is set to 1 if no response is received within 64 clock cycles from the end bit of the auto CMD12 command. No error Auto CMD12 time out
0	ACNE	Read 0 Read 1	Auto CMD12 not executed. This bit is set to 1 if multiple block data transfer command has started and if an error occurs in command before auto CMD12 starts. Auto CMD12 executed Auto CMD12 not executed

### 17.4.26 Capabilities Register (MMCHS\_CAPA)

This register lists the capabilities of the MMC/SD/SDIO host controller. The capabilities register (MMCHS\_CAPA) is shown in [Figure 17-60](#) and described in [Table 17-39](#).

**Figure 17-60. Capabilities Register (MMCHS\_CAPA)**

31	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		64BIT	Rsvd	VS18	VS30	VS33	SRS	DS	HSS	Rsvd	AD2S	Rsvd	MBL	
R-0		R-0	R-0	R/W-0	R/W-0	R/W-0	R-1	R-1	R-1	R-0	R-1	R-0	R-1h	
15	14	13	8			7	6	5	0					
Reserved		BCF			TCU		Rsvd	TCF						
R-0		R-0			R-1		R-0	R-0						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-39. Capabilities Register (MMCHS\_CAPA) Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reserved bit field. Do not write any value.
28	64BIT	Read 0 Read 1	64 Bit System Bus Support. Setting 1 to this bit indicates that the Host Controller supports 64-bit address descriptor mode and is connected to 64-bit address system bus. 32 bit System bus address 64 bit System bus address
27	Reserved	0	Reserved bit. Any write to this bit results in 0.
26	VS18	Read 0 Write 0 Read 1 Write 1	Voltage support 1.8 V. Initialization of this register (via a write access to this register) depends on the system capabilities. The host driver shall not modify this register after the initialization. This register is only reinitialized by a hard reset (via mmc_RESET signal).  Note. The device supports both 1.8v and 3.3v cards. However, MMC/SD/SDIO0 and MMC/SD/SDIO1 must be configured to the same voltage. You cannot configure MMC/SD/SDIO0, for example, to be 1.8v and MMC/SD/SDIO1 to be 3.3v. MMC/SD/SDIO2 is independent of the other two and can be set to either voltage regardless of what the other two are set to. 1.8 V not supported 1.8 V not supported 1.8 V supported 1.8 V supported
25	VS30	Read 0 Write 0 Read 1 Write 1	Voltage support 3.0V. Initialization of this register (via a write access to this register) depends on the system capabilities. The host driver shall not modify this register after the initialization. This register is only reinitialized by a hard reset (via mmc_RESET signal).  Note. The device supports both 1.8v and 3.3v cards, however MMC/SD/SDIO0 and MMC/SD/SDIO1 must be configured to the same voltage. You cannot configure MMC/SD/SDIO0, for example, to be 1.8v and MMC/SD/SDIO1 to be 3.3v. MMC/SD/SDIO2 is independent of the other two and can be set to either voltage regardless of what the other two are set to. 3.0 V not supported 3.0 V not supported 3.0 V supported 3.0 V supported
24	VS33	Read 0 Write 0 Read 1 Write 1	Voltage support 3.3V. Initialization of this register (via a write access to this register) depends on the system capabilities. The host driver shall not modify this register after the initialization. This register is only reinitialized by a hard reset (via mmc_RESET signal). 3.3 V not supported 3.3 V not supported 3.3 V supported 3.3 V supported



**Table 17-39. Capabilities Register (MMCHS\_CAPA) Field Descriptions (continued)**

Bit	Field	Value	Description
23	SRS	Read 0 Read 1	Suspend/resume support (SDIO cards only). This bit indicates whether the host controller supports Suspend/Resume functionality. The Host controller does not suspend/resume functionality. The Host controller supports suspend/resume functionality.
22	DS	Read 0 Read 1	DMA support. This bit indicates that the Host controller is able to use DMA to transfer data between system memory and the Host controller directly. DMA not supported DMA supported
21	HSS	Read 0 Read 1	High-speed support. This bit indicates that the host controller supports high speed operations and can supply an up-to-52 MHz clock to the card. High-speed not supported High-speed supported
20	Reserved	0	Reserved bit field. Do not write any value.
19	AD2S	Read 0 Read 1	This bit indicates whether the Host Controller is capable of using ADMA2. It depends on setting of generic parameter MADMA_EN. ADMA2 not supported ADMA2 supported
18	Reserved	0	Reserved bit field. Do not write any value.
17-16	MBL	Read 0 Read 1 Read 2	Maximum block length. This value indicates the maximum block size that the host driver can read and write to the buffer in the host controller. The host controller supports 512 bytes and 1024 bytes block transfers. 512 bytes 1024 bytes 2048 bytes
15-14	Reserved	0	Reserved bit field. Do not write any value.
13-8	BCF	Read 0	Base clock frequency for clock provided to the card. The value indicating the base (maximum) frequency for the output clock provided to the card is system dependent and is not available in this register. Get the information via another method. See the <i>Power, Reset, and Clock Management</i> chapter for more information on the value of FUNC_96M_CLK clock signal.
7	TCU	Read 0 Read 1	Timeout clock unit. This bit shows the unit of base clock frequency used to detect Data Timeout Error (MMCHS_STAT[20] DTO bit). kHz MHz
6	Reserved	0	Reserved. This bit is initialized to zero, and writes to it are ignored.
5-0	TCF	Read 0	Timeout clock frequency. The timeout clock frequency is used to detect Data Timeout Error (MMCHS_STAT[20] DTO bit). The timeout clock frequency depends on the frequency of the clock provided to the card. The value of the timeout clock frequency is not available in this register.

### 17.4.27 Force Event Register for Error Interrupt Status (MMCHS\_FE)

The Force Event register is not a physically implemented register. Rather, it is an address at which the Error Interrupt Status register can be written. The effect of a write to this address will be reflected in the Error Interrupt Status Register, if corresponding bit of the Error Interrupt Status Enable Register is set.

The force event register (MMCHS\_FE) is shown in [Figure 17-61](#) and described in [Table 17-40](#).

**Figure 17-61. Interrupt Signal Enable Register (MMCHS\_FE)**

31	30	29	28	27	26	25	24
Reserved		FE_BADA	FE_CERR	Reserved		FE_ADMAE	FE_ACE
R-0		W-0	W-0	R-0		W-0	W-0
23	22	21	20	19	18	17	16
Reserved	FE_DEB	FE_DCRC	FE_DTO	FE_CIE	FE_CEB	FE_CCRC	FE_CTO
R-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
15	Reserved						8
R-0							
7	6	5	4	3	2	1	0
FE_CNI	Reserved		FE_ACIE	FE_ACEB	FE_ACCE	FE_ACTO	FE_ACNE
W-0	R-0		W-0	W-0	W-0	W-0	W-0

LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 17-40. Force Event Register (MMCHS\_FE) Field Descriptions**

Bits	Field	Value	Description
31-30	Reserved	0	Reserved bit field. Any writes to these bits result in 0.
29	FE_BADA	Write 0 Write 1	Force Event Bad access to data space. No effect; no interrupt Interrupt forced.
28	FE_CERR	Write 0 Write 1	Force Event Card error No effect; no interrupt Interrupt forced.
27-26	Reserved	0	Reserved bit field. Any writes to these bits result in 0.
25	FE_ADMAE	Write 0 Write 1	Force Event ADMA error No effect; no interrupt Interrupt forced.
24	FE_ACE	Write 0 Write 1	Force Event Auto CMD12 error. No effect; no interrupt Interrupt forced.
23	Reserved	0	Reserved bit field. Any writes to this bit result in 0.
22	FE_DEB	Write 0 Write 1	Force Event Data End Bit error. No effect; no interrupt Interrupt forced.
21	FE_DCRC	Write 0 Write 1	Force Event Data CRC error No effect; no interrupt Interrupt forced.
20	FE_DTO	Write 0 Write 1	Force Event Data timeout error No effect; no interrupt Interrupt forced.

**Table 17-40. Force Event Register (MMCHS\_FE) Field Descriptions (continued)**

Bits	Field	Value	Description
19	FE_CIE	Write 0 Write 1	Force Event Command index error No effect; no interrupt Interrupt forced.
18	FE_CEB	Write 0 Write 1	Force Event Command end bit error No effect; no interrupt Interrupt forced.
17	FE_CCRC	Write 0 Write 1	Force Event Command CRC error No effect; no interrupt Interrupt forced.
16	FE_CTO	Write 0 Write 1	Force Event Command Timeout error No effect; no interrupt Interrupt forced.
15-8	Reserved	0	Reserved bit field. Any writes to these bits result in 0.
7	FE_CNI	Write 0 Write 1	Force Event Command not issue by Auto CMD12 error No effect; no interrupt Interrupt forced.
6-5	Reserved	0	Reserved bit field. Any writes to these bits result in 0.
4	FE_ACIE	Write 0 Write 1	Force Event Auto CMD12 index error No effect; no interrupt Interrupt forced.
3	FE_ACEB	Write 0 Write 1	Force Event Auto CMD12 end bit error No effect; no interrupt Interrupt forced.
2	FE_ACCE	Write 0 Write 1	Force Event Auto CMD12 CRC error No effect; no interrupt Interrupt forced.
1	FE_ACTO	Write 0 Write 1	Force Event Auto CMD12 timeout error No effect; no interrupt Interrupt forced.
0	FE_ACNE	Write 0 Write 1	Force Event Auto CMD12 not executed. No effect; no interrupt Interrupt forced.

### 17.4.28 ADMA Error Status Register (MMCHS\_ADMAES)

When an ADMA Error Interrupt has occurred, the ADMA Error States field in this register holds the ADMA state and the ADMA System Address Register holds the address around the error descriptor. For recovering the error, the Host Driver requires the ADMA state to identify the error descriptor address as follows:

- **ST\_STOP:** Previous location set in the ADMA System Address register is the error descriptor address.
- **ST\_FDS:** Current location set in the ADMA System Address register is the error descriptor address.
- **ST\_CADR:** This state is never set because do not generate ADMA error in this state.
- **ST\_TFR:** Previous location set in the ADMA System Address register is the error descriptor address.

In the case of a write operation, the Host Driver should use ACMD22 to get the number of written block rather than using this information, since unwritten data may exist in the Host Controller. The Host Controller generates the ADMA Error Interrupt when it detects invalid descriptor data (Valid = 0) at the ST\_FDS state. In this case, ADMA Error State indicates that an error occurs at ST\_FDS state. The Host Driver may find that the Valid bit is not set in the error descriptor.

The ADMA error status register (MMCHS\_BLK) is shown in [Figure 17-62](#) and described in [Table 17-41](#).

**Figure 17-62. ADMA Error Status Register (MMCHS\_ADMAES)**

31	Reserved	3	2	1	0
R-0			LME	AES	
			R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-41. ADMA Error Status Register (MMCHS\_ADMAES) Field Descriptions**


Bit	Field	Value	Description
31-3	Reserved	0	Reserved bit field. Do not write any value.
2	LME	0 1	ADMA Length Mismatch Error: <ul style="list-style-type: none"> <li>• While Block Count Enable is being set, the total data length specified by the Descriptor table is different from that specified by the Block Count and Block Length.</li> <li>• Total data length cannot be divided by the block length.</li> </ul> No error Error
1-0	AES	Read 0 Write 1h Read 2h Write 3h	ADMA Error State. This field indicates the state of ADMA when an error occurred during an ADMA data transfer. This field never indicates "10" because ADMA never stops in this state. <ul style="list-style-type: none"> <li>Read 0: ST_STOP (Stop DMA). Contents of the SYS_SDR register</li> <li>Write 1h: ST_STOP (Stop DMA). Points to the error descriptor.</li> <li>Read 2h: Never set this state. (Not used)</li> <li>Write 3h: ST_TFR (Transfer Data). Points to the 'next' of the error descriptor.</li> </ul>

### 17.4.29 ADMA System Address Low Bits Register (MMCHS\_ADMASAL)

This register holds the byte address of the executing command of the Descriptor table. The 32-bit Address Descriptor uses the lower 32 bits of this register. At the start of ADMA, the Host Driver shall set the start address of the Descriptor table.

The ADMA System address low bits register (MMCHS\_ADMASAL) is shown in [Figure 17-63](#) and described in [Table 17-42](#).

**Figure 17-63. ADMA System Address Low Bits (MMCHS\_ADMASAL)**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 17-42. ADMA System Address Low Bits (MMCHS\_ADMASAL) Field Descriptions**

Bit	Field	Value	Description
31-0	ADMA_A32B	0-FFFF FFFFh	The ADMA increments this register address, which points to the next line, whenever fetching a Descriptor line. When the ADMA Error Interrupt is generated, this register holds the valid Descriptor address depending on the ADMA state. The Host Driver shall program the Descriptor Table on a 32-bit boundary and set the 32-bit boundary address to this register. ADMA2 ignores the lower 2 bits of this register and assumes it to be 00b.

### 17.4.30 ADMA System Address High Bits Register (MMCHS\_ADMASAH)

The ADMA System address high bits register (MMCHS\_ADMASAH) is shown in [Figure 17-63](#) and described in [Table 17-42](#).

**Figure 17-64. ADMA System Address High Bits Register (MMCHS\_ADMASAH)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 17-43. ADMA System Address High Bits Register (MMCHS\_ADMASAH) Field Descriptions**

Bit	Field	Value	Description
31-0	ADMA_A32B	0	This register is only used on devices with greater than 32-b address space. This register is not used on this device.

### 17.4.31 Versions Register (MMCHS\_REV)

This register contains the hard coded RTL vendor revision number, the version number of SD specification compliancy and a slot status bit.

- MMCHS\_REV[31:16] = Host Controller Version
- MMCHS\_REV[15:0] = Slot Interrupt Status

The versions register (MMCHS\_REV) is shown in [Figure 17-65](#) and described in [Table 17-44](#).

**Figure 17-65. Versions Register (MMCHS\_REV)**

31	24 23	16 15	1 0
VREV	SREV	Reserved	SIS
R-x	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 17-44. Versions Register (MMCHS\_REV) Field Descriptions**

Bit	Field	Value	Description
31-24	VREV	0	Vendor Version Number. Bits [7:4] is the major revision, bits [3:0] is the minor revision. Examples: 10h for 1.0 21h for 2.1
23-16	SREV	Read 0	Specification Version Number. This status indicates the Standard SD Host Controller Specification Version. The upper and lower 4-bits indicate the version. SD Host Specification Version 1.0
15-1	Reserved	0	Reserved bit field. Do not write any value.
0	SIS	0-1	Slot Interrupt Status. This status bit indicates the inverted state of interrupt signal for the module. By a power on reset or by setting a software reset for all (MMCHS_SYSCTL[24] SRA), the interrupt signal shall be deasserted and this status shall read 0.

# Peripheral Component Interconnect Express (PCIe) Module

---

---

---

This chapter describes the Peripheral Component Interconnect Express (PCIe) module. The PCIe provides a high speed glueless serial interconnect to peripherals utilizing high bandwidth applications.

Topic	Page
<b>18.1 Introduction / Feature Overview .....</b>	<b>2034</b>
<b>18.2 Peripheral Architecture .....</b>	<b>2038</b>
<b>18.3 Supported Use Case .....</b>	<b>2056</b>
<b>18.4 Encoding of LTSSM State in DEBUG registers .....</b>	<b>2060</b>
<b>18.5 PCISS Memory Map .....</b>	<b>2060</b>

## 18.1 Introduction / Feature Overview

The Peripheral Component Interconnect Express (PCIe) module is a single-lane I/O interconnect that provides low pin-count, high reliability, and high-speed data transfer at line rates of up to 5.0 Gbps per lane per direction, for serial links on backplanes and printed wiring boards. It is a 3<sup>rd</sup> Generation I/O interconnect technology succeeding the PCI and ISA bus, that is designed to be used as a general-purpose serial I/O interconnect in multiple market segments, including desktop, mobile, server, storage and embedded communications. It is also used as a bridge to other interconnects like SATA, USB2/3.0, GbE MAC, and more.

The PCI ESS contains the Synopsys DesignWare Core (DWC) PCIe Dual Mode core and Texas Instruments SERDES PHY. The dual mode (DM) core operates as either endpoint (EP) mode or root complex (RC) port mode. The core supports a single in-port and a single out-port. The operating mode of the device; that is, the role that the PCIe core assumes, is set to either EP or RC based on the value sampled from the BOOTMODE[4:0] pins and can be changed by a secondary bootloader or by application software configuring PCIE\_CFG[PCIE\_DEVTYPE] register. The DM core can be switched between modes at runtime by applying a power-on reset.

### 18.1.1 Purpose of the Peripheral

The incumbent design, PCI, is a parallel bus architecture that is increasingly difficult to scale-up in bandwidth, which is usually performed by increasing the number of data signal lines. More signal lines result in difficult clock-to-data skew management, creating complex PCB layout rules that make cost-effective implementations in the FR4 technology difficult. Increasing the number of signal lines also increases the power dissipation. The PCIe architecture was developed to help minimize I/O bus bottlenecks within systems and to provide the necessary bandwidth for high-speed, chip-to-chip, and board-to-board communications within a system. It is designed to replace the PCI-based shared, parallel-bus-signaling technology that is approaching its practical performance limits while simplifying the interface design. It includes cost, performance, and scalability advantages, ensuring a long life span for applications, system designs, and investments.

PCIe is a serial-based technology which uses low-voltage differential data signaling/lines (LVDS) to reduce the number of data signal lines and high-frequency clock signals in a point-to-point interconnect arrangement between two devices. It also serves to eliminate multiple host presences on the same bus.

### 18.1.2 Terminology Used in This Document

**Table 18-1. Terminology Used**

Term	Definition
ADPLL	All digital phase locked loop
ASPM	Active state power management
AXI	AMBA AXI bus protocol
DBI	Direct bus interface
EP	Endpoint
LVDS	Low voltage differential signaling
MMR	Memory mapped register
OCP	Open core protocol
PCI	Peripheral component interconnect
PCIe	PCI Express
PCI ESS	PCI Express subsystem
PCISIG	PCI special interest group
PHY	Physical interface device
PIPE	Physical interface for PCI Express - Programmable Image Processing Element
PME	Power management event
RC	Root complex
TC	Traffic class



**Table 18-1. Terminology Used (continued)**

Term	Definition
TLP	Transaction layer packet
VC	Virtual channel
VCXO	Voltage controlled crystal oscillator
VPD	Vital Product data


### 18.1.3 Features Supported

The PCI ESS on the device supports an interface width of x1 lane. The following features are included:

- 250 MHz functional clock frequency operation (PIPE clock frequency)
- Supports a single bi-directional link interface (for example, a single Ingress and a single Egress ports) single channel lane width (x1)
- Operates at a raw speed of 2.5Gbps and 5.0 Gbps per direction
- Maximum outbound payload size of 128 bytes
- Maximum inbound payload size of 256 bytes
- Maximum remote read request size of 256 bytes
- Ultra-low transmit and receive latency
- Supports dynamic-width conversion
- Automatic lane reversal
- Polarity inversion on receive
- Single virtual channel (VC)
- Single traffic class (TC)
- Automatic credit management
- Single function in endpoint (EP) mode
- ECRC generation and checking
- PCI device power management with the exception of D3 cold with Vaux
- PCI Express active state power management (ASPM) state L0s and L1
- PCI Express link power management states except L2 state
- PCI Express advanced error reporting
- PCI Express messages for both transmit and receive
- Filtering for posted, non-posted, and completion traffic
- Configurable BAR filtering, I/O filtering, configuration filtering and completion lookup/timeout
- Access to configuration space registers and external application memory mapped registers through BAR0 and through configuration access
- Legacy interrupts reception (Root Complex (RC)) and generation (EP)
- MSI generation and reception
- PHY loopback in RC mode

### 18.1.4 Functional Block Diagram

The PCI ESS is shown in [Figure 18-1](#).

**Figure 18-1. PCIe Subsystem (PCIESS) Block Diagram**


#### 18.1.4.1 PCIe Core

The PCI Express core contains the transaction layer, data link layer, and MAC part of the PHY. The PCIe core is a dual mode core that can operate as either an RC or EP. As an EP, it can operate as a legacy endpoint or native PCIe endpoint. The role it assumes is based on the state of the PCIe configuration register (within the control module) bit field PCIE\_DEVTTYPE. PCIE\_CFG.DEVTTYPE = 00b/ 01b/ 10b = EP/ Legacy Endpoint/ RC, respectively. The user software or BOOTROM is required to initialize this field. When the PCIe is used as a boot device, the state of bootmode pins will determine the boot type used (in this case it will be PCIe) and the address size to be used which is either 32-bit or 64-bit addressing. The bootloader software configures the PCIe core to operate in EP mode. No RC bootmode is supported.

#### 18.1.4.2 PCIe PHY

The PCI PHY (SERDES) contains the analog portion of the PHY which is the transmission line channel that is used to transmit and receive data. It contains a phase-locked loop, analog transceiver, phase interpolator-based clock/data recovery, parallel to serial converter, serial to parallel converter, scrambler, configuration, and test logic.

#### 18.1.4.3 Configuration and DMA Access Interface

CPU side access, configuration registers, data access, and remote EP DMA access is performed through the configuration and DMA access interface. The maximum amount of data burst access made through this port is 128 bytes.

#### 18.1.4.4 Clock, Reset, Power Control Logic

Several clock domains exist within PCIESS; these are functional clocks used by the PCIe controller and interface bridges, as well as receive and transmit clocks used to clock data in and out. The clocks required for clocking data and PHY functional clocks are generated by the PHY through the supplied external input 100 MHz differential clock that complies to the requirements listed in the SERDES\_CLKNP Input Clock section of the data manual. The PCIe controller functional clock frequency is generated from the internal PLL and should be programmed to generate a clock frequency of 250 MHz. The input clock source for the controller is derived from the main device input clock source and the frequency of this source should be a 20 MHz clock source.

The PCIESS supports the conventional reset mechanism that is specified within the PCI Express Specification. The reset shown on the block diagram pertains to a hardware reset (cold or warm reset).

In addition to automatic power down mode exercised and entered by the hardware (active state power management) when no activity is present, PCIESS supports higher level power down modes controlled (activated and deactivated) by application software.

Note that link state L2 is not supported.

#### 18.1.4.5 Interrupts

The PCIESS is capable of generating multiple interrupts events via the four interrupt lines (INTA/B/C/D – legacy interrupts combined, MSI, error, and PM/reset) connected to the interrupt controller. The user software is required to acknowledge the serviced interrupt by writing to the corresponding vector onto the EOI register.

#### 18.1.4.6 PCIe Power/Ground/Termination

Several supplies, grounds, and termination exist to properly power up the PHY.

#### 18.1.4.7 Differential Data Lines

A pair of differential data lines exists, for both transmit and receive paths, for each lane.

### 18.1.5 Supported Use Case Statement

The PCIe subsystem has only one interface link with a x1 lane arrangement that connects to a single device. It also means that it can not be used as a switch.

### 18.1.6 Industry Standard(s) Compliance Statement

The PCIESS complies with the following standards.

- Revision 2.0 of the PCI Express base specification.
- Synopsys DWC PCIe Dual Core Version 3.60a
- TI SERDES PHY (Mercury)

### 18.1.7 Features Not Supported

The following features are not supported by the PCIESS.

- Multiple VCs
- Multiple TCs
- Outbound transactions involving less than 4 bytes
- Function level reset
- PCI Express beacon for in-band wake
- Built-in hardware support for hot plug
- Vendor messaging
- IO access in inbound direction
- Addressing modes other than incremental for burst transactions

- Auxiliary power to maintain controller state to come out D3cold state
- Link state L2 support

## 18.2 Peripheral Architecture

This section discusses the architecture of the PCI ESS.

### 18.2.1 Clock Control

The PCI ESS uses multiple clock domains. At the top level, there are only two functional clocks of relevance – a reference clock to the PCIe PHY and a clock for OCP interfaces of the subsystem.

The OCP interface functional clock, SYSCLK4, is derived from the PLL\_L3 which is generated from an off-chip/external 20 MHz VCXO.

The other clock input to the PCI ESS is the differential 100MHz clock with a maximum frequency of deviation value of 300ppm. This differential clock is used by the PHY PLL to generate the necessary PHY functional, PIPE clock and Tx and Rex bit clocks required by the PHY.

The PCI ESS operation is completely dependent upon availability of clock from the PLL that is inside the PHY. All registers in PCI ESS are located in the clock domain that is dependent upon PLL to be in lock and properly configured. This implies that transactions initiated before PLL lock will not be processed or could result with undefined condition. The PLL registers reside at the SoC level (for example, external to the PCIe register file space) and these registers are used to control and insure/verify lock status of the PLL.

### 18.2.2 Supported PCIe Transactions

All of the PCIe transactions defined, posted and non-posted, are supported except the locked memory read request transaction and its subsequent completion locked response transaction. In-bound I/O read/write transactions are also not supported.

**Table 18-2. PCIe Transaction Layer Packets Supported**

Transaction Packet Types	Posted/Non-posted
Memory Read	Non-posted
Memory Write	Posted
IO read	Non-posted
IO Write (Outbound only is supported)	Non-posted
Configuration Read (Type 0 and Type 1)	Non-posted
Configuration Write (Type 0 and Type 1)	Non-posted
Message Request without Data	Posted
Message Request with Data	Posted
Completion without Data	-
Completion with Data	-

### 18.2.3 Address Translations

PCI Express TLP transactions that use address routing, use PCIe addresses. A built-in hardware address translation mechanisms accommodates the mapping requirement that exists between a PCIe address and a local OCP/internal address. That is, if the “type” field of an outgoing or received TLP indicates the use of address routing, then an Outbound or Inbound address translation is required. This translation is performed accordingly, to map an OCP/internal address to a PCIe address or vice-versa, using hardware address translators. Address translations for Outbound and Inbound transactions are discussed below.

PCIe recognizes four address spaces: memory, I/O, configuration, and message. Messages do not consume any memory or I/O resource and no type of translation is required. I/O addressing is used by PCIe that supports legacy device operation capabilities; this is not a mandatory feature by PCIe and when supported, the I/O space is memory-mapped to system memory. This implies that there exists a need to map only two types of device address spaces: configuration and memory address spaces. The address translators apply to translating configuration and memory addresses between external, PCIe address and OCP/internal address.

The address space of the physical device is divided into two spaces (Range 0 and Range 1). Address space (Range 0) that is used for PCI configuration task, is referred to as configuration space and a second address space (Range 1) that is used for accessing memory (non-configuration related), is referred to as memory space.

**Note:** All I/O access use address routing. There is no-support for I/O access in Inbound direction. That is, when it comes to a transaction that performs I/O access, only TLPs with outbound transactions are supported.

### 18.2.3.1 Outbound Address Translations

Outgoing transaction layer packets (TLP) associated with address routing would require the use of the outbound address translator that creates a mapping between the device OCP/internal memory address and external PCIe address.

The PCIE Subsystem allows mapping of physical device address to PCIe address on outgoing TLPs. This is accomplished by using outbound address translation logic. For each outbound read/write request, the address translation module within PCIESS can convert an OCP address (OCP/internal address) to a PCIE address (PCIe address) of memory read/write type. The address translation logic uses information in address translation registers to perform the mapping. The registers, OB\_SIZE, OB\_OFFSET\_INDEXn, OB\_OFFSETn\_HI are used in conjunction with outbound address translator.

The physical memory range that PCIESS occupies in the devices internal address range is divided into 32 equally sized translation regions (Regions 0 to 31). These equally divided regions can be programmed to have a size of 1, 2, 4, or 8 MB and this size value is communicated with the outbound address translator via the OB\_SIZE register. Each such region (OCP/internal address) can be remapped to a PCIE address range the same size as the size of translation region itself. The address translation logic identifies and extracts the 5 bits (32 regions) from the OCP/internal address and uses this value as an index to one of the 32 regions. The bit address position for these 5 bits depends on the range size. Once the region is identified, the address translation logic then generates PCIe base address, from the values provided within the corresponding configuration registers for that region (the registers OB\_OFFSET\_INDEXn and OB\_OFFSETn\_HI [n=0-31]). If 32-bit addressing is used, OB\_OFFSETn\_HI will always be programmed with zero.

Once the PCIe base address has been identified, the offset that is to be added to this base address is derived from the lower bit fields of the OCP/internal address. The bit fields that make up this offset correspond to the size of the regions.

Application software is required to identify the desired physical memory that is to be accessible by the PCIe module and initialize the corresponding registers prior to enabling PCIe transactions. For outbound translation of the registers in use, initialization, and usage is discussed below.

- **Outbound Size Register (OB\_SIZE)** — Application software initializes this register with the size value that applies to all 32 regions. OB\_SIZE=0,1,2, and 3 correspond to region sizes of 1MB, 2MB, 4MB, and 8MB and the corresponding indexed regions for these sizes are identified from the OCP/internal address. Note that a single OB\_SIZE register exist and the size of region entered/ programed pertains to all regions, for example, all regions are made of equal size. Bits[24:20], bits [25:21], bits[26:22], and bits[27:23] of the OCP/internal address holds the Index value used to identify one of the 32 regions for the 1MB, 2MB, 4MB and 8MB regions respectively. Size of regions also affect the meaningful bit fields within OB\_OFFSET\_INDEXn [n=0-31] register. The lower bit fields corresponding to the size of the region are masked and not used in the mapping.
- **Outbound Translation Region n Offset Low and Index Register (OB\_OFFSET\_INDEXn [n=0-31])** — Application software initializes this register with the 32-bit PCIe address. The useful address bits used by the outbound translator from this register depends upon the size of the region. If each region is 1MB, 2MB, 4MB, or 8MB, then the relevant address field bits used to create PCIe address are the

higher address bits, specifically bits[31:20], bits[31:21], bits[31:22], and bits[31:23] respectively.

- Outbound Address High Offset (OB\_OFFSETn\_HI [n=0-31]) – Application software initializes this register if using 64-bit addressing with the higher 32-bit address. This register is required to be programmed with a Zero value if using 32-bit addressing.

The following example demonstrates the mapping of a given OCP/internal address to a PCIe address.

#### Example 1:

For a given OCP/internal device address of 0x9D3A\_1234; what would be the corresponding PCIe address that would be used on an outgoing TLP Header (assume a 2MB region partition)?

For this example, further assume the following: 64 bit addressing is to be used and for region 9, application software has initialized OB\_OFFSET9\_HI with 0x3344\_5566 and OB\_OFFSET9 with 0x56Ex\_xxxx (where 'x' here is a don't care hexadecimal value). Note that bits[31:21] of OB\_OFFSET9 register is the part of this register content that is meaningful for this example, since the size of the regions is assumed to be 2MB.

The procedure that is used to convert this OCP/internal address to a PCIe address is as follows:

- Extract the five bits index and offset from given input OCP/internal address of 0x9D31\_1234: Since region size is given to be 2MB, bits [25:21] of address 0x9D3A\_1234 is extracted to be used as an Index and this comes out to be 01001b, which is 9. Since size of all regions is 2MB, the offset address corresponds to bits[20:00] of the OCP/internal address. Note that the offset of the OCP/internal address, bits[20:00], is directly mapped to the PCIe address; that is, bits[20:00]. For this example that translates to 0xXX1A\_1234. Since index value for this example corresponds to bits[25:21] of 0x9D3A\_1234 which is 01001b or 9 decimal, translation registers contents for region 9 will be used.

Index is now matched to Region 9 and offset is 0x001A1234 which is bits [20:00] of 0x9D3A\_1234.

- Generate PCIe base address: Using the Index value identified above, 9, generate base address from register OB\_OFFSET9\_HI (bits[63:32]) for 64-bit addressing and register OB\_OFFSET9 (bits[31:21]). The PCIe base address for this example would result with: 0x3344\_5566\_\_0x56E0\_0000.
- Compute translated address, PCIe address: Using the generated base address and offset, the PCIe address corresponding to an OCP/internal address of 0x9D3A\_1234 is 0x3344\_5566\_\_0x56FA\_1234.

Note: For this example, 2MB size region will allow unique address mapping for OCP/internal address values 0x0000\_0000 to 0x03FF\_FFFF. This allows a total of 2MB \* 32 = 64MB unique OCP/internal address location to be mapped onto a corresponding unique PCIe address. Any OCP/internal address outside this 64MB space will not be uniquely mapped and the OCP/internal address will be truncated to fall in within the 64MB space, for this example. In other words, bits[31:26] of the given example input OCP/internal address is masked and does not contribute to the PCIe address generation.

For this example, OCP/internal addresses 0x9D3A\_1234, 0x913A\_1234, 0x953A\_1234, 0x993A\_1234, and more, are few of other physical values that will all map to the same PCIe address 0x3344\_5566\_\_0x56FA\_1234.

### 18.2.3.2 Inbound Address Translations

Incoming error free accepted Transaction Layer Packets (TLP) associated with address routing would require the use of the inbound address translator to map received PCIe address to OCP/internal address.

The PCIe subsystem allows mapping of accepted PCI Express addresses to a physical device address internal to the device using the Inbound address translation logic. For each Inbound read/write request, that results with incoming TLP, the address translation module within PCI ESS can convert a PCIe address to OCP (internal/physical) address for memory or configuration read/write type transactions.

PCI ESS is aware of two OCP address spaces (internal/physical memory spaces). The first address space, Address Space Zero (also known as region 0), is fixed and is dedicated for local application registers, local configuration accesses, remote configuration accesses and remote IO accesses (RC only). In other words, Address Space Zero is mapped to a fixed unique dedicated location and can not be moved or re-mapped. The second, address space, Address Space One (also known as region 1), is dedicated for data transfer and there exists no fixed or unique mapping for this address space. Details on this are captured on later sections below.



Address Space Zero occupies a contiguous 16K Bytes of location where 4KB of 16KB is the configuration space. Address Space One is used for data buffering and is large in size and not necessarily contiguous. To perform a mapping of a PCIe addresses that would land within Address Space One, four dedicated Regions exist, (Regions [0-3]), for the use of the Inbound Address Translator. Note that Outbound translation has 32 regions while Inbound translation has four regions.

This means that any Accepted TLP that has found a match with one of the BARs, BAR[0-5] will be mapped to one of the two address spaces: Address Space Zero or Address Space One. BAR0 is dedicated to Address Space Zero and implicit mapping is done and no region association is required. However BARs[1-5] are dedicated to Address Space One and association with one of the four regions, Regions[0-3], is required. Note that this is valid in the context of an accepted TLP with 32-bit Addressing. If 64-bit Addressing is used, then the association of the six BARs with the address spaces change to a total of three since a pair of adjacent BARs concatenated is required to hold the 64-bit Address. This implies that BAR0 and BAR1 will hold 64-bit Address with BAR0 holding the low 32-bit PCIe address to match while BAR1 holds the high 32-bit PCIe address to match (associated with Address Space Zero). The same holds for Address Space One association. BARs[2-3] and BARs[4-5] will hold the accepted 64-bit address that will be associated to Address Space One where mapping takes place via the use of Regions[0-3].

Address Translation for address space zero does not exist since the internal location is unique and is contiguous. All is needed is the PCIe Address within the received TLP address matching BAR0, for 32-bit addressing, and BARs[0:1] for 64-bit addressing.

However, Address Translation for Address Space One requires the use of one of the four Regions (Regions[0-3]) to map accepted TLPs to internal/physical memory. Four region specific memory mapped registers exist and used by the Inbound Address Translator.

Association between regions (Regions[0-3]) and BARs is made via the corresponding IB\_BARn [n=0-3] register. IB\_STARTn\_HI [n=0-3] and IB\_STARTn\_LO [n=0-3] are used to hold the start address of a 64-bit PCIe Address to match, and IB\_OFFSETn [n=0-3] is used to hold the Offset for that particular Region (note that what is referred here as offset could be viewed as the physical Memory Base Address). Note that for 32-bit addressing, IB\_STARTn\_HI[0-3] should be programmed with ZERO.

The procedure used by the In-Bound Address Translator to perform the mapping between the PCIe Address and Address Space One is as follows:

1<sup>st</sup>. Extract the Offset: PCIe Address – (IB\_STARTn\_HI : IB\_STARTn\_LO)

2<sup>nd</sup>. Compute absolute OCP/internal address: Add Base Address IB\_OFFSETn to the Offset extracted on step 1.

Note: When using TLPs with 64-bit addressing a pair of adjacent BARs are concatenated to hold the 64-bit Address. This implies that BAR0 and BAR1 will hold 64-bit Address with BAR0 holding the high 32-bit PCIe address to match and BAR1 holding the low 32-bit PCIe address to match. Same argument holds for BAR3, BAR4 and BAR5, BAR6 where BAR3 and BAR5 hold the high 32-bit of the 64-bit addresses.

Example 2:

For a given 64-bit PCIe Address of 0x1234\_5678\_ABC5\_0000, that qualifies for acceptance; what would be the corresponding mapped internal (physical) device address? (Assume that Region 1 registers are programmed to match BAR2, BAR3 RC programmed addresses)?

Further assume that application software has programmed the set of registers corresponding to Region 1 with the values shown below.

IB\_BAR1 = 2. This assignment associates Region 1 with BAR2, BAR3 for 64-bit Addressing. The value programmed 2 here associate the match between Region 1 (IB\_BAR1) and Configuration Register BAR2.

IB\_START1\_HI = 0x1234\_5678

IB\_START1\_LO = 0xABC0\_0000

IB\_OFFSET1 = 0x3340\_0000

The OCP/internal address is computed by subtracting the PCIe Base Address and extracting the offset from the PCIe Address (Address within the TLP Header) and adding the difference to the start Address of the OCP/internal address.

Extract the Offset from the PCIe Address.

Extracted Offset = PCIe address – (IB\_STARTn\_HI : IB\_STARTn\_LO)

- - Extracted Offset = 0x1234\_5678\_ABC5\_0000 – 0x1234\_5678\_0xABC0\_0000  
= 0x0005\_0000

Compute the absolute OCP/internal address.

Add the extracted Offset to the internal Base Address

OCP/internal address = Extracted Offset + IB\_OFFSET

- - internal/physical absolute address = 0x3340\_0000 + 0x0005\_0000  
= 0x3345\_0000

In example 2, PCIe Address of 0x1234\_5678\_ABC5\_0000 is translated or mapped to OCP/internal address, 0x3345\_0000.

### 18.2.3.2.1 BAR0 Exception for In-Bound Address Translation

The memory space covered by BAR0 in inbound direction is completely dedicated to accessing the application registers, address space zero. It implies that the BAR0 cannot be remapped to any other location but to application registers. Any remote inbound access matching the BAR0 region will automatically be routed to these registers. It allows RC devices to control EP devices in absence of dedicated software running on EP. For RC and EP, this mapping of BAR0 to registers allows the message signaled interrupts to work. There is no support to disable BAR0 accesses from reaching the application registers.

### 18.2.3.2.2 Mapping Multiple Non-contiguous Memory Ranges to One Region

A single inbound TLP address translation region (matching RC programmed PCIe BAR Address) can be used to map accesses to multiple non-contiguous internal address ranges, within Address Space One, by ensuring that the start addresses of these regions are programmed in ascending order in the inbound start address registers.

Example 3:

In this example, two BARs (BAR1 and BAR2) are remapped to four separate locations (4 regions) that are non-contiguous using 32-bit addressing. The first two regions (Region 0 and Region 1) remap accesses landing in BAR1 space (IB\_BAR0 = 1 and IB\_BAR1 = 1 associates two Regions 0 & 1 with the same BAR, BAR1), and the following two regions (Region 2 and Region 3) remap accesses landing in BAR2 space. Each BAR is treated as a 32-bit BAR.

Assumed RC programmed Value of Base Address Registers in Configuration Space:

BAR1: 0x11110000

BAR2: 0x22220000

**Table 18-3.**

Region (IB_BARn)	BAR	IB_STARTn_HI	IB_OFFSETn	TLPAddress	TranslatedAddress
0	1	0x11110000	0x33330000	0x11110080	[0x11110080 - 0x11110000] +0x33330000 = 0x33330080
1	1	0x11118000	0x44440000	0x11119000	[0x11119000 - 0x11118000] +0x44440000 = 0x44441000



**Table 18-3. (continued)**

2	2	0x22220000	0x55550000	0x22220400	[0x22220400 – 0x22220000] +0x55550000 = 0x55550400
3	2	0x22220800	0x66660000	0x22231000	[0x22231000 – 0x22220800] + 0x66660000 = 0x66670800

Note: In case there are more than one matching BAR, then the highest start address that is greater than the TLP address is the one that is considered for translation.

### 18.2.3.2.3 Using BAR1 Value as Start Address

The inbound address translation for BAR1 has additional capability of using the value of BAR1 register (from PCIe Configuration Space) as the start address for inbound address translation. This feature can be activated by leaving the start address of the corresponding inbound translation region (one of the four Regions associated to BAR1) programmed with zero. When an incoming read/write access matches BAR1 and the inbound region's BAR match (IB\_BARn) is set to one with start address programmed to zero, the BAR1 value is used to compute the translated address. Note that if this feature is used, only one inbound translation window is available and it will be relative to BAR1 programmed value. No other BARs or inbound translation windows can be used if BAR1 is designated as the reference for inbound address translation.

### 18.2.3.2.4 BAR Mask Registers

The PCI Configuration register BARs in end point devices are programmed by RC during the PCI Configuration process; that is, RC performing PCIe enumeration or PCIe device discovery process.. Since the PCI ESS is a dual mode (DM) core, prior to the start of PCI configuration, the PCI ESS EP device has the opportunity to modify the behavior of BAR registers prior to RC starting the enumeration process and assignment of PCIe Base Address. Using the BAR Mask registers which are overlaid on the BAR registers, the software on the EP device can configure the size of address space that the EP will request from the RC during configuration for each of its BARs. The software can also modify the BAR types and can enable/disable the BARs. That is, the read-only bit fields (BAR bits[3:0]) of the Configuration Register BARs are user programmable and are required to be programmed prior to enumeration or device discovery process begins.

Note that the BAR Mask registers are accessible, for configuration purposes of the BARs, only when operating as EP and at the same time only when CMD\_STATUS[DBI\_CS2] is set/enabled state. Firmware needs to always read back the data written after modification to ensure that the write has completed since the confirmation read will not happen until the write completion insuring the register update is made prior to use. Firmware needs to clear CMD\_STATUS[DBI\_CS2] after initial configuration prior to RC starting enumeration.

It is important to not attempt modification of BAR Mask registers from serial link side as unpredictable behavior may occur and the system could become unstable and even worse unusable.

### 18.2.3.3 Address Alignment Requirements

As per PCIe standard, no transaction can cross a 4 KB aligned address boundary.

The limit on transaction size on the internal bus interface (OCP) is 128 bytes. So, the transactions must be 128 byte or smaller on the internal bus interface. If a transaction received in inbound direction crosses a 128 byte aligned address, then the PCI ESS master interface can split such transaction into multiple transactions at the 128 byte boundary.

#### 18.2.3.4 Byte Strobe Usage Requirements

For any type of write transactions, the byte enables can only have a single unbroken string of 1s. In other words, in a transaction, if a byte's write strobe is set, then all following bytes must have write strobe set until the last byte with write enabled. "Holes" or "Zeros" in between the byte enables are not allowed.

Since the internal bus width is greater than 32-bit, the TLP size will not be 1 (PCIe counts in 32-bit units) and therefore, it is through the FBE/LBE (First/Last Byte Enable) that the actual data transfer size is controlled.

#### 18.2.3.5 Zero-Length Read/Write Transactions

Read transactions that request zero bytes are not supported by PCI ESS. PCI ESS will issue a read transaction with FBE field of PCIe TLP set to 0xF. Writes of zero bytes are supported.

#### 18.2.3.6 Transactions Crossing 4KB boundary

Any single transaction that reads/writes data on locations crossing a 4KB aligned address are invalid as per of PCI Express Base Specification Revision 2.0. If such a read is issued to PCI ESS Slave, it will lead to multiple transactions on the serial link so that PCIe protocol is not violated. But if the completions do not return in order from the remote PCIe link partner, then it may result in violation.

#### Outbound Transaction Involving Less Than 4 Bytes

The PCI ESS imposes a limitation on the minimum size of data to be accessed in Outbound transactions. The minimum data size is 4 bytes wide. It is not possible to access less than 4 bytes. This could potentially be a problem when accessing non-prefetchable memory resulting in accesses to undesired memory location.

#### 18.2.3.7 Transaction Address Alignment

The PCI ESS imposes a limitation of a maximum of 128 byte outbound read/write command. However, if the starting address is not aligned to an 8 byte boundary, then the maximum transaction size is reduced to 120 bytes. Unspecified behavior will occur if misaligned transactions in outbound direction are not limited to a maximum of 120 bytes.

#### 18.2.3.8 Read Interleaving

Read interleaving refers to the process of returning split read responses from multiple transactions. This implies that read data is not guaranteed to be sent in sequential order (data for one transaction to be sent completely before the next). PCIe core is guaranteed to not interleave read responses if the outbound read command/transaction size does not exceed the max transaction size configured in the PCIe core. Currently this is configured as 128 bytes.

#### 18.2.3.9 Endian Mode

The PCI ESS is configured to operate in little endian mode. Most of the peripherals within the device are also configured in Little Endian mode. If user system is configured in big endian mode, then a conversion is required to transform data format.

### 18.2.4 Address Spaces

Internal device addressable resources, from PCI ESS perspective, are categorized in to two separate spaces. That is, PCI ESS has two OCP address spaces or regions. The first is dedicated for local application registers, local configuration accesses, remote configuration accesses and remote IO accesses (RC only). This space is referred as address space zero. The second is dedicated for data transfer and it is referred as Address Space One.


#### 18.2.4.1 Address Space Zero

Address Space Zero is made of a contiguous 16 Kbytes of memory partitioned into four sections/regions with equal sizes (each 4 Kbytes long). These regions are:

- PCI ESS application registers
- PCIe local configuration registers
- PCIe remote configuration registers
- PCIe IO access window

Figure 18-2 illustrates the relationship of the various address regions within the address space zero.

**Figure 18-2. Address Space Zero Regions**



Each of the four address space zero regions is meant for accessing a set of registers.

- **PCI ESS Application Registers** – These registers are used to configure and monitor various settings within the PCI ESS. These registers are specific to the application needs and are not related to the PCIe Configuration registers. Note that all PCI ESS Application registers should be accessed in 32-bit mode.
- **PCIe Local Configuration Registers** – PCI ESS local configuration registers are used to read the settings of configuration registers of the local PCIe Device. Prior to PCI Express configuration is complete, these registers can also be written to. Depending upon whether PCI ESS is configured as RC or EP, the layout of these registers is either Config space Type 0 or Type 1. Note that all accesses on PCIe Local Configuration registers must be made in 32-bit mode.
- **PCIe Remote Configuration Registers** – Remote PCIe configuration registers are accessed by programming the bus number, device number and function number of the remote PCIe device in one of the application register and then accessing the PCI Remote configuration registers as if it were the PCIe Config space of a single PCIe function. The layout of the remote configuration registers varies based upon whether the device is an end point or a PCIe switch.
- **PCIe IO Access Window** – A 4KB region is dedicated for remote IO accesses when PCI ESS is in RC mode. Any access made on this space becomes an IO access. The actual address in the TLP gets its base address from the IO\_BASE register value and an offset that is directly derived from the address of the OCP/VBUM access in this 4KB space.

None of the four address ranges described above support burst transactions. So, only single 32-bit transactions should be issued to these addresses. These addresses should also be configured as non-cacheable address space.

### 18.2.4.1.1 Remote Configuration and I/O Requests (Caution)

Since the remote configuration and IO transaction windows are directly mapped to internal bus space, the software must take caution not to access these spaces when there is no operational PCIe link. No response may be generated for such transactions. It is recommended that checks be built into software to avoid remote accesses in the absence of an operational link.

### 18.2.4.2 Address Space One

The second address space/region is used for data transfer. The BAR values setup within the PCIe local configuration registers define where within the memory map of the CPU on root complex side are the end points located. All locations other than what is setup in BAR registers of the end points are on the root complex side.

The Address Space One is mapped to multiple devices in RC mode. Each remote device could be allocated a portion of this memory space and any transaction that is targeted to this address space gets converted to a PCIe transaction targeted to the appropriate remote PCIe device.

#### 18.2.4.2.1 Organization of Configuration Registers

As illustrated in [Table 18-4](#), the registers for various PCIe capabilities are linked to each other via address offsets specified in the registers.

**Table 18-4. Register Blocks That Make up the PCIe Configuration Registers**

Offset FROM START OF Configuration Space	REGISTER BLOCK
0x000	Configuration Registers Common to Type 0 and Type 1 Headers
0x040	Power Management Capabilities Registers
0x050	Message Signaled Capabilities Registers
0x070	PCI Express Capabilities Registers
0x100	PCI Express Extended Capabilities Registers
0x700	Port Logic Registers

## 18.2.5 Bus Mastering

An end point that is capable of becoming a bus master and initiate transactions in upstream direction must have its bus master enable bit set in configuration space registers (STATUS\_COMMAND[BUS\_MASTER]). If transactions are initiated (while assuming the role of a RC or EP) before enabling bus mastering capability, then transactions will not start until the bus master enable is set. There is no timeout or error response generated when transactions do not go out because of the bus master bit not being set.

## 18.2.6 PCIe Loopback

The PCIe specifications provides loopback support in two ways – through PIPE interface (link layer) and second through PHY loopback capability (PHY layer).

The PIPE interface loopback requires for two PCIe devices/components to attached to each other in a loopback master and a loopback slave configuration. A loopback master is the component requesting loopback. A loopback slave is the component looping back the data. Note that, regardless with the PCISS role it assumes (RC or EP), it can assume a role of a loopback master or a loopback slave.

The loopback, loopback at the PHY level, does not require another component.

### 18.2.6.1 PIPE Loopback

The procedure depends upon whether the device is operating in RC or EP mode. In either case, the PCISS can be loopback master or loopback slave as outlined in PCIe specifications. Note that this loopback mode cannot be used for looping back transactions. These modes are to be used with PCIe test equipment only for symbol level loopback.

### The Loopback entry procedure when PCI ESS is a Loopback Master

#### RC Mode

- Set Loopback Enable in the Port Link Control Register in Port Logic Register space.
- The link retraining sequence must be initiated by writing to Link Retrain field in the Link Control Register in PCI Express Capabilities structure in the device's PCI configuration space.

#### EP Mode

- Set Loopback Enable in the Port Link Control register.
- Force the LTSSM to be in recovery state via the Port Force Link register of the Port Logic registers.
- Set Force Link bit to high in Port Force Link register in Port Logic registers.

Once this is done, devices at the end of a PCIe link enter PCIe LTSSM Loopback state. The initiator of the loopback state is the Loopback Master and the other device is Loopback Slave. Note that it is not possible to send TLPs in this mode and return them via the loopback state of the other device.

### The Loopback entry procedure when PCI ESS is a Loopback Slave

If the PCI ESS is a Loopback slave, then the incoming serial data is routed back to the originating device from the PIPE interface as per PCIe loopback requirements. Typically, PCIe test equipment will be used as loopback master and it will transition PCI ESS into loopback slave state following which the inbound transactions will be Loopback to the test equipment. There is no programming required on PCI ESS to enter Loopback in slave mode. PHY support is not required to use this loopback mode.

#### 18.2.6.2 PHY Loopback

The PHY loopback is accomplished by switching the PHY to loopback where the transmitted data is looped back to the receive path at the PHY level. This mode can be used to perform TLP loopback even if there is no link partner. It is, however, only possible to set up when PCI ESS is used in RC mode. This limitation is because link training cannot occur between two upstream ports; at least one port must be a downstream port.

The procedure is similar to the one for PIPE (link layer) interface but the PHY programming is used instead. This mode is entered by configuring the SERDES configuration registers. Both the transmit and receive paths must be set in loopback mode to enable PHY loopback mode.

Note that there are several other requirements for this to correctly work:

- The PHY should be configured to operate in loopback mode before any transaction is sent out. The recommended approach is to set loopback before link training. Otherwise, any transactions that were not looped back will cause sequence numbers to increment on transmitter but not on receiver and all following transactions will be dropped because of sequence number mismatch.
- The BAR0 and BAR1 values (if programmed) should not match the address for the transaction that is issued on slave interface. Otherwise, it will not get to the master port but to internal registers.
- The memory base/limit registers should not be configured such that the address of the transaction lies in the range specified by the memory base/limit registers. Otherwise, the transaction will be discarded as a misrouted packet.
- It is not possible to use configuration type transactions in this mode as RC cannot be a target of configuration transactions. Such transactions will be invalid and loopback will not work.

#### 18.2.7 L3 Memory Map

The L3 address block for PCI ESS is 256MB wide with starting address of 0x2000\_0000 and ending address of 0x2FFF\_FFFF. This is also referred to as Address Space One.

---

**NOTE:** Some processors within the device may re-map the PCI ESS to a different address through use of a MMU. Also, not all masters have access to PCI ESS as defined in the L3 Master/Slave Connectivity table in the data manual.

---

## 18.2.8 Signal Descriptions

This section describes each of the signals on the external interface and their functions.

## 18.2.9 Reset Considerations

The PCI ESS supports the conventional reset mechanism that is specified within the PCI Express specification. Both hardware and software reset are supported. No support for the functional level reset is needed since the PCI ESS supports a single function.

### 18.2.9.1 Software Reset Considerations

Software reset is issued via the transmission of TS1 Ordered Sets.

### 18.2.9.2 Hardware Reset Considerations

Hardware reset is caused while power is being sourced to the device. The SoC level power-on-reset acts as the power on reset for PCI ESS.

### 18.2.9.3 PCIe Boot Capability

The device supports PCIe boot capability as an endpoint. No support for RC bootmode. See bootmode configuration details for the applicable settings of the bootmode pins.

### 18.2.9.4 PCIe System Module Registers

Several configuration registers are used for configuring PCIe PHY and PLL for operation as well as test mode generation. These registers exist within the configuration module space. Consult the system module for more information.

The base address for the control module is at 0x4814\_0000 for Cortex-A8 and L3 Masters.

**Table 18-5. PCIe System Module Registers**

0x480	PCIE_CFG	PCI E Configuration Register
0x6D8	PCIE_PLLCFG0	PCI E SerDes PLL Configuration Register 0
0x6DC	PCIE_PLLCFG1	PCI E SerDes PLL Configuration Register 1
0x6E0	PCIE_PLLCFG2	PCI E SerDes PLL Configuration Register 2
0x6E4	PCIE_PLLCFG3	PCI E SerDes PLL Configuration Register 3
0x6E8	PCIE_PLLCFG4	PCI E SerDes PLL Configuration Register 4
0x6EC	PCIE_PLLSTATUS	PCI E SerDes PLL Status Register
0x6F0	PCIE_RXSTATUS	PCI E SerDes Receive Status Register
0x6F4	PCIE_TXSTATUS	PCI E SerDes Transmit Status Register
0xE24	SERDES_REFCLK_CTL	SerDes Refclk Powerdown Control

## 18.2.10 Interrupt Support

The PCI ESS provides a total of four interrupts to the device interrupt controller, for example, it generates four interrupt events aggregated. In other words, each of these interrupts has more than one underlying event that the interrupt represents. Once all pending interrupts have been cleared, the hardware EOI for the interrupt generic will be generated.



Both message signaled interrupt (MSI) and legacy interrupt are handled by the PCISS. When operating as an EP, the PCISS is capable of generating MSI or legacy interrupt, depending on the role it is assuming. Note that one PCIe component can not generate both type of interrupts. It is either one or the other. The interrupt type an EP generates is configured during configuration time. When operating as RC, the PCISS is capable of handling both MSI and legacy interrupts. This is because when operating as RC it should be able to service both PCIe endpoints as well as legacy endpoints.

### 18.2.10.1 Interrupt Events and Requests

A total of four interrupt events are supported by the PCISS. Some of the events are meaningful based on the role the PCISS assumes (RC or EP). [Table 18-6](#) captures the interrupt events supported for both RC and EP modes.

**Table 18-6. PCISS Interrupt Events**

Interrupt	Interrupt Description
0	PCIe Express Legacy Interrupt Mode (RC mode only)
	[0] INTA
	[1] INTB
	[2] INTC
	[3] INTD
1	MSI Interrupts 0 through 31 in PCI Express Mode (EP/RC Modes)
	[0] MSI Interrupt 0
	[1..30] MSI Interrupt 1 and so on
	[31] MSI Interrupt 31
2	Error Interrupts (EP, RC)
	[0] System Error (OR of Fatal, Nonfatal, Correctable errors)
	[1] PCIe Fatal Error
	[2] PCIe Non-fatal Error
	[3] PCIe Correctable Error
	[4] AXI Error due to fatal condition in AXI bridge
3	[5] PCIe Advanced Error
	Power Management and Reset Event Interrupts (EP, RC)
	[0] Power Management Turn-off Message Interrupt (EP only)
	[1] Power Management Ack Message Interrupt
	[2] Power Management Event Interrupt
	[3] Link Request Reset Interrupt (Hot reset or Link down)

### 18.2.10.2 Interrupt Generation

Since the PCISS is capable of assuming a role of RC or EP, interrupt generation capability is dependent upon the role it is assuming.

#### 18.2.10.2.1 Interrupt Generation in RC Mode

As per PCI Express base specifications, root complex ports only receive interrupts. There is no mechanism to generate interrupts from RC port to EP mode as per PCIe specifications. However, PCISS does support generation of interrupts from RC to EP. The behavior is similar to generation and reception of MSI interrupts in RC mode except for the fact that this functionality is enabled in EP mode as well.

The RC device can perform a memory write into the MSI IRQ register over the PCIe link to generate one of 32 EP interrupts. Note that the PCISS will follow PCIe MSI rules and will not necessarily accumulate multiple writes to the same MSI vector. Only one of such writes is guaranteed to be processed and subsequent writes on the same vector arriving before the interrupt status is cleared may be lost.

### 18.2.10.2.2 Interrupt Generation in EP Mode

When PCI-ESS is operating as an EP, either the legacy interrupts or the MSI interrupts can be triggered to the upstream ports (eventually leading to an interrupt in RC device). As per PCIe specifications, each PCIe function may generate only one of the legacy or MSI interrupt types as decided during configuration period.

- Legacy interrupt generation in EP mode

The endpoint can trigger generation of a PCI legacy interrupt at the root complex via an in-band Assert\_INTx / Deassert\_INTx PCIe Message. The actual interrupt that is generated on RC port is based on the configuration of the EP that generates the interrupt and it could be one of INTA, INTB, INTC or INTD. See Interrupt related registers in configuration space registers.

To generate an interrupt, following steps are required:

- Write 0x1 to EP\_IRQ\_SET register to enable the legacy interrupt
- A ASSERT INTA/B/C/D message is automatically sent.
- Write 0x1 to EP\_IRQ\_CLR register to disable the legacy interrupt by sending a DEASSERT INT A/B/C/D message.

Once an assert message has been generated, it cannot be generated again until a de-assert message is generated. Thus, only one interrupt can be pending at a time. The pending status can be checked in the EP\_IRQ\_STATUS register.

Note that the interrupt messaging mechanism makes it unfeasible to guarantee a time of delivery of the interrupt unlike in conventional designs where the interrupt line is often electrically connected to the final destination.

There is no hardware input port provided that will allow generation of legacy interrupts on the EP port.

- MSI interrupt generation in EP mode

MSI Interrupts are generated by a PCIe write transaction that performs a 32-bit memory write to a pre-determined address with a pre-determined data. The PCIe system software configures the address and the data that is to be used in the memory write transaction at the time of initialization of the EP device. The MSI scheme supports multiple interrupts and each device can request up to 32 interrupt vectors even though the allotted interrupts may be less than the requested number.

To generate MSI interrupts, following steps need to be taken:

- Ensure that the MSI support has been enabled in the device
- Read the value of MSI Address register in the local PCIe configuration space
- Read the value of MSI Data register in the local PCIe configuration space
- Determine the number of MSI vectors allocated (and the number requested) to the device
- Depending upon the number of MSI interrupts allocated, issue a Memory Write transaction with the address same as MSI Address register and data same as MSI Data register. In the data, the LSBs can be modified to reflect appropriate MSI event that needs to be notified to Root Complex
- The Memory Write transaction can also be optionally routed through the outbound address translation interface if the destination PCIe address is not directly accessible.

For more details about how MSI interrupts are expected to behave, refer to PCIe Standard Specifications.

### 18.2.10.3 Interrupt Reception

Since the PCI-ESS is capable of assuming a role of RC or EP, interrupt reception capability is dependant upon the role it is assuming.

#### 18.2.10.3.1 Interrupt Reception in EP Mode

The PCIe specification does not have provision for end points to receive legacy interrupts. As a result, only events other than PCIe related can cause interrupts. The MSI interrupts are not supported on EP devices as per PCIe Specification but PCI-ESS does support these interrupts. The MSI interrupt is generated as a result of one of the 32 events that are triggered by a write to MSI\_IRQ register by the RC.



These interrupts, delivered via register writes over the serial link, could also be coming from another end point that performs a write to the appropriate interrupt registers in the EP's BAR0 space. It is up to software designers to implement a way to determine the actual source of the interrupt.

#### **18.2.10.3.1.1 Host Reset Request Interrupt Reception in EP Mode**

When the link is down, the upstream port may request reset of the end point. This request is terminated as an interrupt to the end point host software. The PCI ESS automatically disables LTTSSM by de-asserting `app_ltssm_enable` bit in `CMD_STATUS` register and suspends LTSSM in DETECT QUIET state. All outstanding transactions are errored out on slave port and further transactions are no generated on master port. Once the transactions are completely stopped through OCP disconnect protocol, the software should issue a local reset to PCI ESS. The re-initialization process may then be started.

#### **18.2.10.3.2 Interrupt Reception in RC Mode**

When PCI ESS operates in RC mode, the endpoints on the PCI fabric can be a Switch, PCIe EP or legacy EP. For this reason, it should be able to handle both MSI and legacy interrupt.

#### **18.2.10.3.3 MSI Interrupt Reception in RC Mode**

A total of 32 MSI interrupts can be generated from one or more downstream devices. These MSI interrupts represent the MSI interrupts that have been allocated to various downstream devices during PCIe configuration/enumeration procedure. Before the end point devices can issue MSI interrupts, the MSI address and data registers must be configured. Each end point can either use MSI interrupts or legacy interrupts and not both at the same time. MSI interrupt have the same race condition hazard as the legacy interrupts. Hence, software drivers should take precaution.

#### **18.2.10.3.4 Legacy Interrupt Reception in RC Mode**

Any of the four legacy interrupts may be generated by the PCI ESS. Each interrupt can originate from multiple end point devices. The software should service these by probing the interrupt registers in each downstream device's configuration space. When all devices have been serviced, the last device serviced will send a interrupt deassert message which will clear the interrupt.

The interrupt request signal at the PCI ESS boundary is a pulse signal that is triggered each time a assert interrupt message is received. The interrupt pending signal is a level signal that is high as long as the interrupt has not be serviced and the interrupt status not cleared through a register write.

Note that the traditional EOI procedure, although implemented, may not operate as expected if the deassert message arrives after the EOI has been issued. This can not be corrected but only worked around by doing a read on the interrupt register downstream before issuing EOI. If the EOI register is written to before the deassert message has reached the interrupt logic, the interrupt pending status will not have cleared and the interrupt will retrigger.

In addition, the software drivers for downstream devices must ensure that the data transaction that is expected to complete before interrupt is triggered in RC device's CPU has completed. Since PCIe write transactions are posted, it is not necessary that a write from EP to system memory in RC has completed before a write to MSI interrupt generation register has completed. This could create a potential race condition.

It is optional to support Legacy Interrupts in PCI Express (non-legacy) devices.

### **18.2.11 DMA Support**

The PCI ESS has no built-in DMA and makes use of the EDMA to move data in and out of the PCI ESS without the need of the CPU intervention. EDMA is only used when PCI ESS is the initiator of a transaction and is accessing other PCIe components. When another PCIe component is accessing a resource within the device, the PCI ESS in this case acts as a master and makes use of the master port to directly access the necessary resource requiring no need for the EDMA usage. The EDMA chapter provides more details.

See the L3 Master/Slave Connectivity table in the datasheet to determine the master/slave connectivity for PCI ESS.

---

**NOTE:** Master/Slave reference here does not mean RC/EP mode. As an RC or EP, the PCI ESS can act as both Master and Slave on the L3 interconnect. Instead, Master/Slave refers to who is generating the request on the L3 interconnect. If the PCI ESS is generating a request on the L3 interconnect, it means that an external PCIe component is the actual entity generating the request and the PCI ESS is now regarded as a Master. If the PCI ESS is accessing external PCIe component, the PCI ESS is regarded as a slave on the L3 interconnect.

---

### 18.2.11.1 DMA Support in RC Mode

When operating in Root Complex mode, the EDMA controller can perform DMA transfer between device internal resource and any remote device located on the PCI Express fabric. The memory address of such devices is available to the software via the PCI Express bus enumeration procedure. In addition, the PCIe subsystem has a provision to perform memory address translation on outbound requests. Thus, the software is able to map different memory regions in its memory map to correspond to different addresses (and different access types) on the PCI Express side.

There are bandwidth implications of using an external DMA. If the PCIe core has been programmed to establish a link in PCIe 2.5 Gbps rate, then the DMA controller that drives PCI ESS slave port must be able to write/read data at about 85% of 2 Gbps bandwidth per PCIe link. For a PCIe link speed of 5.0 Gbps, the DMA controller must be able to provide bandwidth of about 85% of 4 Gbps per PCIe link.

In addition, the master port on PCIe port can issue read/write accesses that have been initiated by remote PCI Express device. The interconnect fabric should provide sufficient capacity to serve 85% of 2 Gbps (4 Gbps if operating in Gen2) per PCIe link in each direction.

### 18.2.11.2 DMA Support in EP Mode

When operating as a PCIe end point, the device will be located in PCIe memory map at location programmed in the Base Address registers by the PCIe root device. In end point mode, the PCI ESS provides address translation functionality. It is possible to map IO, config and memory accesses originating on PCI Express side to memory accesses with different address on the OCP side. These address ranges are configurable through application registers.

The approximate data rate for each of these transactions will be about 85% of 2 Gbps (4Gbps in Gen2 mode) in each direction on each PCIe lane.


## 18.2.12 Power Management

PCI Express has multiple power management protocols. Some of these are invoked by the hardware solely, Advanced State Power Management (ASPM) feature, while others are activated at higher levels via software.

### 18.2.12.1 Device Power Management

The PCI Express protocol is compatible with all PCI power management functionality. As shown in [Figure 18-3](#), the power states specified are D0, D1, D2, D3Hot and D3cold. All functions must support D0 and D3 states.

Figure 18-3. PCI Express Power Management State Transitions



#### 18.2.12.1.1 D0 State

Upon completion of a reset such a power-on or hot reset, the function is considered to be in D0 uninitialized state. Once the function is enumerated, configured and one or more of the memory space enable, IO space enable or bus master enable bits are set, it is considered to be in D0 active state. The D0 active state is the full-operation state of a PCI Express function.

#### 18.2.12.1.2 D1 State

Support for D1 state is optional and is primarily driven by software. It is considered to be a light sleep state that provides some power savings compared to D0 state while still allowing transition to D0 state. While in the D1 state, function must not initiate any Request TLPs on the Link except for a PME Message. Configuration and message requests are the only TLPs accepted by a Function in the D1 state. All other received Requests must be handled as unsupported requests, and all received Completions may optionally be handled as unexpected completions. A function's software driver participates in the process of transitioning the Function from D0 to D1. It contributes to the process by saving any functional state (if necessary), and otherwise preparing the function for the transition to D1. As part of this quiescence process the function's software driver must ensure that any mid-transaction TLPs (for example, requests with outstanding completions), are terminated prior to handing control to the system configuration software that would then complete the transition to D1.

#### 18.2.12.1.3 D2 State

Support for D2 state is optional in PCI Express and is primarily driven by software. It provides significant power savings while still retaining capability to transition back to previous condition. In this state, the PCI function can only initiate power management events and it can only respond to configuration accesses.

#### 18.2.12.1.4 D3Hot and D3cold State

All PCI Express functions are required to support D3 state. In D3hot state, power is still present while in D3cold there is no power. Devices in D3Hot state may be transitioned back to D0 state while the devices in D3Hot state need re-initialization to be brought back to D0 state.

Functions in D3hot respond to configuration space accesses as long as power and clock are supplied so that they can be returned to D0 by software. When programmed to D0, the function may return to the D0 Initialized or D0 Un-initialized state without PCIe reset being asserted. There is an option of either performing an internal reset or not performing an internal reset. If not performing an internal reset, upon completion of the D3hot to D0 Initialized state, no additional operating system intervention is required beyond writing the Power State bits. If the internal reset is performed, devices return to D0 Un-initialized and a full re-initialization is performed on the device. The full re-initialization sequence returns the device to D0 Initialized when normal operation may resume.


**18.2.12.2 Link State Power Management**

There are multiple states for the physical layer – L0, L0s, L1, L2 and L3 states that provide incrementally higher power savings as the states transition from L0 towards L3. PCIeSS supports L0, L0s and L1 states. L3 state is power-off state and is supported by default. PCIeSS does not support L2 power down states.

Some of the link power states are autonomously managed by hardware. This scheme is referred to as Active State Power Management (ASPM). The following diagram illustrates the transitions between states L0, L0s and L1 that are managed by ASPM. The transitions between gray states are allowed in ASPM. These transitions can be enabled through registers in the PCI Express Configuration Space to allow either just L0s transition or both L0s and L1 transitions.


Figure 8:

**Figure 18-4. ASPM Link State Transitions Diagram**



The L1 power state can also be entered via software control. When the device power state is D1, D2 or D3hot, then the link state must transition to L1 state. The following diagram shows such state transition.

**Figure 18-5. Software driven Link Power State Transition**



**18.2.12.2.1 L0s State**

L0s is a lower power state enabled by Active State Power Management. Each device can control its L0s transition on its transmitter. Receiver side is controlled by the remote device.

**18.2.12.2.2 L1 State**

The L1 state is reached either through ASPM timer mechanism or via the software initiated transition to a D state other than the D0 state. In L1 state, the link is in idle state and both receiver and transmitter in devices on both ends of a link are able to conserve energy.

### 18.2.12.2.3 L2/L3 Ready State

This state is a transitional state reached from L1 where from the link must either transition to L2 or to L3 state. The L3 state is a full power off state. The L2 state is also a power off state except that the WAKE signal can be used by end point devices to request power and clock from the system.

### 18.2.12.2.4 L2 State

The L2 state is appropriate when a device needs to monitor an external event while in deep power down mode. In L2 state, auxiliary power is supplied and a minimal amount of current is drawn from the power source. Almost all of the logic is devoid of power. To recover, the wake signal is used.

### 18.2.12.2.5 L3 State

In this state, device is supplied no power from the PCIe fabric. There is no mechanism to communicate in L3 state. To recover, the system must re-establish power and reference clock followed by a fundamental reset.

### 18.2.12.3 Relationship Between Device and Link Power States

The device D-states are correlated to the link power states. For each D state, there are specific states that the PCIe link or interconnect can transition to. The table below shows the permissible state combinations.

**Table 18-7.**

Downstream Device State	Permissible Upstream Device State	Permissible Link State
D0	D0	L0 (required), L0s (required), L1 ASPM (optional)
D1	D0 – D1	L1
D2	D0 – D2	L1
D3hot	D0 – D3hot	L1, L2/L3 Ready
D3cold	D0 – D3cold	L2aux, L3

### 18.2.13 OCP Power Management

The OCP bus power management is accomplished via the use of Idle and Standby Mode. The list of Idle/Standby states support by PCI ESS are:

**Table 18-8. Supported Idle/Standby States**

IDLE/STANDBY Mode	Remarks
NO IDLE	Supported.
SMART IDLE	Default State
SMART IDLE w/ WAKEUP	Supported
FORCE IDLE	Supported
NO STANDBY	Supported
SMART STANDBY	Default State
SMART STANDBY w/ WAKE	Not supported
FORCE STANDBY	Supported

Note that if idle mode is reached in default state, the hardware will not request wakeup once in Idle mode. Software must ensure that it wakes up the hardware by exiting IDLE state in such situations.

The compatibilities of various states are tabulated below.

**Table 18-9. Compatibilities of Various States**

STANDBY Mode	IDLE Mode(s)	Link States and Transitions
NO STANDBY	NO IDLE	States: L0 and L1 Transitions: L0→L1, L1→L0
SMART STANDBY	SMART IDLE WITH WAKE	States: L0, L1 The valid transitions among these states are tested Transitions: L0→L1, L1→L0, L0→L2/L3 Ready The states L2 and L3 need fundamental reset to recover from.
SMART STANDBY	SMART IDLE	States: L0, L1, L2/L3 Ready Transitions: L0→L1, L0→L2/L3 Ready Valid transitions among these states are tested. Note that the Remote partner cannot wake up PCI ESS if OCP Wakeup is not enabled. A fundamental reset is always required to wake from L2 or L3 states.
SMART STANDBY	NO IDLE	States: L0, L1 Transitions: L0→L1 Only master port will enter standby. No clock gating is achievable in this configuration.
SMART STANDBY w/ WAKE	NA	Not supported
FORCE STANDBY	FORCE IDLE	States: Uninitialized Link, L0 Transitions: None It is not recommended to keep OCP in standby/idle and link in initialized state. This should be done only when the remote side is aware that the device interconnect is not operational and therefore, no transactions should be initiated.

## 18.3 Supported Use Case

### 18.3.1 Software Configuration

#### 18.3.1.1 PCIe Root Complex

When the PCI ESS is desired to operate as a Root Complex (RC), the below initialization sequence are recommended to be followed.

##### 18.3.1.1.1 Initialization Sequence of PCIe Root Complex

The initialization sequence is as follows:

- Configure PCIe mode of operation to RC mode by programming PCIE\_CFG.PCIE\_DEVTYPE with a value of 2.
- Bring PCI ESS out of reset through the device level reset controller.
- Configure the PCIe PHY PLL registers in Control Module to enable the PHY bit clock . (These registers have to be configured in sequence)
  - SERDES\_REFCLK\_CTL=0x2; //PowerDown
  - PCIE\_PLLCFG0 = 0; //SERDES CFG0
  - PCIE\_PLLCFG1 = 0x00640000; //SERDES CFG1
  - PCIE\_PLLCFG2 = 0x00000000; //cfgpll2 //SERDES CFG2
  - PCIE\_PLLCFG3 = 0x004008E0; //cfgpll3 //SERDES CFG3
  - PCIE\_PLLCFG4 = 0x0000609C; //cfgpll4 //SERDES CFG4
  - wait a bit (about 50 μs)
  - PCIE\_PLLCFG0 = 0x00000004; //Config PLL CFG0 bit [2] - ENBGSC\_REF
  - wait a bit (about 50 μs)
  - PCIE\_PLLCFG0 = 0x00000014; //Config PLL CFG0 bit [4] - DIGLDO
  - wait a bit (about 50 μs)



- PCIE\_PLLCFG0 = 0x00000016; //Config PLL CFG0 bit [1] - ENPLLLDO  
wait a bit (about 50  $\mu$ s)
- PCIE\_PLLCFG0 = 0x30000016; // Configure proxy TXLDO and RXLDO enables  
wait a bit (about 50  $\mu$ s)
- PCIE\_PLLCFG0 = 0x70007016; // Configure multiplier  
wait a bit (about 200  $\mu$ s)
- PCIE\_PLLCFG0 = 0x70007017; // Enable PLL
- Ensure that the link is idle. Disable link training by de-asserting the *LTSSM Enable* bit in PCI ESS Control Register. Upon reset, the LTSSM Enable is de-asserted automatically by hardware, CMD\_STATUS.LTSSM\_EN is zero.
- Configure core registers through OCP slave interface address space 0.
- Initiate link training can be initiated by asserting *LTSSM Enable* bit in PCI ESS Control register, for example, by programming CMD\_STATUS.LTSSM\_EN with a 1.
- Insure link training completion and success by observing DEBUG0.LTSSM\_STATE field change to 0x11.
- In conjunction with the system software, start bus enumeration and setup configuration space on downstream ports.
- Continue software handshake and initialization on the remote devices. This includes setting up DMA protocols, interrupt procedures and more.
- With the completion of software initialization, DMA accesses can be started on various end points.

#### 18.3.1.1.2 Configuration Accesses

Configuration accesses are made by RC port to individual function in each downstream EP device to program the PCIe specific operating parameters. In particular, the configuration accesses are used to allocate memory ranges for each downstream device, configure those memory ranges as IO or Memory type, enable bus master capability on the device if necessary and also build a software database of PCIe attributes and capabilities of each downstream device. Each downstream device can be configured through the configuration access region of PCI ESS. The PCI ESS convert memory reads and writes on the configuration region of OCP interface into configuration access on the serial link.

#### 18.3.1.1.3 Memory Accesses

There are two types of memory accesses – the outbound memory accesses that are initiated by the DMA on the PCI ESS Slave port and the inbound memory accesses that are initiated by the PCI ESS Master port targeted to internal memory regions within the OCP interconnect.

The outbound PCIe memory read and write accesses are made through the PCI ESS slave port through the device memory range that is dedicated to data transfers. The read and write transactions on this region are directly mapped to PCI Express space by the PCI ESS in conjunction with the outbound address translation mechanism. The completions to the bus transactions are generated by PCI ESS when it receives completions from remote devices. In case of errors or timeouts, an error response is provided. For reads, the error responses span as many phases as there would be data phases if the error had not occurred.

The inbound memory accesses received by PCI ESS on the serial link are initiated by remote PCIe end points that are capable of bus mastership. Such accesses are converted to bus transactions on PCI ESS master port and once a Response/Completion is received, the PCI ESS sends data/response back to the PCIe bus master over the serial links. Typically, the inbound accesses will be targeted to memory space resident on the bus side of the RC port. The locations to which inbound memory accesses map are determined by software. The software must inform the remote devices about what protocol is to be followed so that the remote device will access the relevant memory regions to read or write data/control information. Not all end points have the capability to initiate inbound accesses.

An inbound access cannot cross a 4 KB boundary as per PCIe specifications. In addition, any access that spans a 128 byte boundary in the device memory map can get split into two transactions at the 128 byte boundary.

#### 18.3.1.1.4 I/O Accesses

I/O accesses are optional in PCI Express. In PCI ESS, these accesses can be made through a 4KB memory space and a programmable register. All accesses made to the 4KB space become IO accesses and the IO Base register determines the target address for such accesses. The IO accesses cannot be for more than 32-bits of data aligned at 4 byte boundary.

#### 18.3.1.2 PCIe End Point

When the PCI ESS is desired to operate as an endpoint (EP), the below initialization sequence are recommended to be followed.

##### 18.3.1.2.1 Initialization Sequence of PCIe Endpoint

Upon de-assertion of reset, the PCI ESS is configured as end point by chip level setting of PCI ESS inputs. Before a Root Complex is allowed to access the configuration space of the end point, the following initialization sequence should be followed:

- Configure PCIe Mode of operation for EP Mode by programming PCIE\_CFG.PCIE\_DEVTYPE with a value of 0.
- Bring PCI ESS out of reset through the device level reset controller.
- Configure the PCIe PHY PLL registers in the Control Module to enable the PHY bit clock . (These registers have to be configured in sequence)
  - SERDES\_REFCLK\_CTL=0x2; //PowerDown
  - PCIE\_PLLCFG0 = 0; //SERDES CFG0
  - PCIE\_PLLCFG1 = 0x00640000; //SERDES CFG1
  - PCIE\_PLLCFG2 = 0x00000000; //cfgpll2 //SERDES CFG2
  - PCIE\_PLLCFG3 = 0x004008E0; //cfgpll3 //SERDES CFG3
  - PCIE\_PLLCFG4 = 0x0000609C; //cfgpll4 //SERDES CFG4
  - wait a bit (about 50  $\mu$ s)
  - PCIE\_PLLCFG0 = 0x00000004; //Config PLL CFG0 bit [2] - ENBGSC\_REF
  - wait a bit (about 50  $\mu$ s)
  - PCIE\_PLLCFG0 = 0x00000014; //Config PLL CFG0 bit [4] - DIGLDO
  - wait a bit (about 50  $\mu$ s)
  - PCIE\_PLLCFG0 = 0x00000016; //Config PLL CFG0 bit [1] - ENPLLLDO
  - wait a bit (about 50  $\mu$ s)
  - PCIE\_PLLCFG0 = 0x30000016; // Configure proxy TXLDO and RXLDO enables
  - wait a bit (about 50  $\mu$ s)
  - PCIE\_PLLCFG0 = 0x70007016; // Configure multiplier
  - wait a bit (about 200  $\mu$ s)
  - PCIE\_PLLCFG0 = 0x70007017; // Enable PLL
- Ensure that the link is idle. Disable link training by de-asserting the *LTSSM Enable* bit in PCI ESS Control Register. Upon reset, the LTSSM Enable is de-asserted automatically by hardware, CMD\_STATUS.LTSSM\_EN is zero.
- Program the configuration registers in the PCI ESS to desired values.
- Initiate link training can be initiated by asserting *LTSSM Enable* bit in PCI ESS Control Register, for example, by programming CMD\_STATUS.LTSSM\_EN with a 1.
- Insure link training completion and success by observing DEBUG0.LTSSM\_STATE field change to 0x11.
- If further configuration register initialization is required, the *Application Request Retry* bit should be set. This will lead to incoming accesses to be responded with the retry response. This feature allows slow devices extra time before the Root Port assumes the devices to be inactive. Once programming is complete, de-assert *Application Request Retry* field to allow transactions from the Root Complex



- Once configuration setup is complete, DMA transactions can begin.
- Inbound PCIe transactions will arrive at the master port of the PCI ESS end point. These will be responded to by the target slave devices and the PCI ESS will relay the response back to the PCIe device that initiated the transaction.
- Outbound PCIe transactions will be targeted to the slave port of the PCI ESS end point. These transactions will be serviced only if the PCI ESS end point has been given Bus Master Capability by the Root Complex.

#### 18.3.1.2.2 Configuration Accesses

As an endpoint, the PCI ESS can only be a target of configuration accesses from upstream. Until the link is established and APP\_RETRY\_EN is disabled, the PCI ESS will not respond to configuration accesses. When enabled, the PCI ESS will respond to configuration accesses automatically and these accesses do not get relayed to the master interface on the device interconnect side.

End point is not capable to accessing configuration space of devices other than its own. The system software can initialize the read only fields in PCI ESS Configuration Space via the slave port before the link training has been initiated. Once the configuration is complete by the PCI Express Root Complex, the system software should not modify the PCI ESS configuration parameters. There is no explicit prevention mechanism in hardware to disallow such accesses though.

#### 18.3.1.2.3 Memory Accesses

There are two types of Memory Accesses – inbound and outbound memory accesses.

An inbound access is typically initiated by a Root Complex port or by another end point that is reaching the PCI ESS via a PCI Express switch that supports peer-to-peer access. In either case, the incoming PCIe transaction results in an access on the PCI ESS master port. The response to the such accesses is relayed back to the originating PCIe device.

In an outbound access, a DMA module or a host CPU initiates a read/write access on the PCI ESS Slave port. This request is converted into a PCIe memory read/write transaction over the PCIe link. Once the PCI ESS receives completion from the remote device, it generates a completion on the OCP slave port. The software/hardware that initiates the request on the slave port must perform it in a memory region that has been determined previously through software protocols. For example, the software may get information about applicable memory regions from the software that is running on the Root Complex device.

#### 18.3.1.2.4 I/O Accesses

IO accesses are not supported in PCI ESS operating as a PCIe end point.

### 18.3.2 Accessing Read-only Registers in Configuration Space

Some of the register fields provided in the configuration space can be written to prior to bus enumeration via the slave interface of PCI ESS. Note that the hardware does not prevent modification of read only field after bus enumeration but it is strongly advised that read only fields not be written once the bus enumeration is complete.

In addition, the BAR Mask registers can also be programmed by first enabling the DBI\_CS2 bit and then performing writes on the BAR registers. The BAR mask registers are overlaid on BAR registers. For the BAR mask registers to be writable, the respective BAR must first be enabled.

### 18.3.3 Accessing EP Application Registers from PCIe RC

The application registers are also mapped at 2K and above address, in the configuration space. The RC software can access these registers over PCIe link provided the registers are programmed to some default values by the BOOT code in the PCI ESS host device that enables link training and TLP exchange.

## 18.4 Encoding of LTSSM State in DEBUG registers

The LTSSM state value that is read from DEBUG0 Register bits[4:0] is an encoded value. The literal names of the LTSSM states corresponding to the encoded values are tabulated below.

**Table 18-10. LTSSM States**

CODE	LTSSM STATE
0x00	DETECT_QUIET
0x01	DETECT_ACT
0x02	POLL_ACTIVE
0x03	POLL_COMPLIANCE
0x04	POLL_CONFIG
0x05	PRE_DETECT_QUIET
0x06	DETECT_WAIT
0x07	CFG_LINKWD_START
0x08	CFG_LINKWD_ACEPT
0x09	CFG_LANENUM_WAIT
0x0A	CFG_LANENUM_ACEPT
0x0B	CFG_COMPLETE
0x0C	CFG_IDLE
0x0D	RCVRY_LOCK
0x0E	RCVRY_SPEED
0x0F	RCVRY_RCVRCFG
0x10	RCVRY_IDLE
0x11	L0
0x12	L0S
0x13	L123_SEND_IDLE
0x14	L1_IDLE
0x15	L2_IDLE
0x16	L2_WAKE
0x17	DISABLED_ENTRY
0x18	DISABLED_IDLE
0x19	DISABLED
0x1A	LPBK_ENTRY
0x1B	LPBK_ACTIVE
0x1C	LPBK_EXIT
0x1D	LPBK_EXIT_TIMEOUT
0x1E	HOT_RESET_ENTRY
0x1F	HOT_RESET

## 18.5 PCI ESS Memory Map

### 18.5.1 Application Registers

The Application registers are accessible in multiple ways depending on the point of origin of such accesses. When accessed from the OCP side (on board CPU or EDMA performing the access), these registers are accessed via the 4KB space in Address Space or Address Region Zero. When accessed from the PCIe serial link side, the application registers are mapped to BAR0 of an EP as well as RC. In other words, if a PCIe component desires access to the application registers, based on the address type used (memory or configuration) the right block of memory is accessed automatically. In addition, an RC can access these registers in a PCI ESS EP via the upper 1 KB space of the PCIe configuration space. The offsets of the registers remain the same regardless with the access method used.

The starting base address of the application registers (also referred as PCIe Configuration registers) is 0x5100\_0000.

### 18.5.1.1 Application Registers Summary

The applications registers summary is shown below.

**Table 18-11. Applications Registers Summary**

Name	Reset	Offset
PID	NA	0x000
CMD_STATUS	NA	0x004
CFG_SETUP	NA	0x008
IOBASE	NA	0x00C
TLPCFG	NA	0x010
RSTCMD	NA	0x014
PMCMD	NA	0x020
PMCFG	NA	0x024
ACT_STATUS	NA	0x028
OB_SIZE	NA	0x030
DIAG_CTRL	NA	0x034
ENDIAN	NA	0x038
PRIORITY	NA	0x03C
IRQ_EOI	NA	0x050
MSI_IRQ	NA	0x054
EP_IRQ_SET	NA	0x064
EP_IRQ_CLR	NA	0x068
EP_IRQ_STATUS	NA	0x06C
GPRO	NA	0x070
GPR1	NA	0x074
GPR2	NA	0x078
GPR3	NA	0x07C
MSI0_IRQ_STATUS_RAW	NA	0x100
MSI0_IRQ_STATUS	NA	0x104
MSI0_IRQ_ENABLE_SET	NA	0x108
MSI0_IRQ_ENABLE_CLR	NA	0x10C
IRQ_STATUS_RAW	NA	0x180
IRQ_STATUS	NA	0x184
IRQ_ENABLE_SET	NA	0x188
IRQ_ENABLE_CLR	NA	0x18C
ERR_IRQ_STATUS_RAW	NA	0x1C0
ERR_IRQ_STATUS	NA	0x1C4
ERR_IRQ_ENABLE_SET	NA	0x1C8
ERR_IRQ_ENABLE_CLR	NA	0x1CC
PMRST_IRQ_STATUS_RAW	NA	0x1D0
PMRST_IRQ_STATUS	NA	0x1D4
PMRST_ENABLE_SET	NA	0x1D8
PMRST_ENABLE_CLR	NA	0x1DC
OB_OFFSET_INDEXn	NA	0x200
OB_OFFSETn_HI	NA	0x204
IB_BAR0	NA	0x300
IB_START0_LO	NA	0x304


**Table 18-11. Applications Registers Summary (continued)**

<b>Name</b>	<b>Reset</b>	<b>Offset</b>
IB_START0_HI	NA	0x308
IB_OFFSET0	NA	0x30C
IB_BAR1	NA	0x310
IB_START1_LO	NA	0x314
IB_START1_HI	NA	0x318
IB_OFFSET1	NA	0x31C
IB_BAR2	NA	0x320
IB_START2_LO	NA	0x324
IB_START2_HI	NA	0x328
IB_OFFSET2	NA	0x32C
IB_BAR3	NA	0x330
IB_START3_LO	NA	0x334
IB_START3_HI	NA	0x338
IB_OFFSET3	NA	0x33C
PCS_CFG0	NA	0x380
PCS_CFG1	NA	0x384
PCS_STATUS	NA	0x388
SERDES_STATUS	NA	0x38C
SERDES_RXCFG0	NA	0x390
SERDES_RXCFG1	NA	0x394
SERDES_RXCFG2	NA	0x398
SERDES_RXCFG3	NA	0x39C
SERDES_RXCFG4	NA	0x3A0
SERDES_TXCFG0	NA	0x3A4
SERDES_TXCFG1	NA	0x3A8
SERDES_TXCFG2	NA	0x3AC
SERDES_TXCFG3	NA	0x3B0
SERDES_TXCFG4	NA	0x3B4

### 18.5.1.2 PID Register

The peripheral version and ID register (PID) is described in the figure and table below.

**Figure 18-6. PID Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-12. PID Register Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	0-3h	PID Register Format Scheme
29-28	Reserved	0	Reserved
27-16	FUNC	0-FFFh	Function code of the peripheral
15-11	RTL	0-1Fh	RTL version number (R)
10-8	MAJOR	0-7h	Major revision code (X)
7-6	CUSTOM	0-3h	Custom code
5-0	MINOR	0-3Fh	Minor revision code (Y)

### 18.5.1.3 CMD\_STATUS Register

The command status register (CMD\_STATUS) is described in the figure and table below.

**Figure 18-7. CMD\_STATUS Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-13. CMD\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved
11-10	OCP_STANDBY	0-3h	The <b>OCP standby mode bitfield</b> defines the local clock-management behavior of the PCIe module based on Standby (master) protocol with the device PRCM. <b>For more information on Standby states relations to the PCIe protocol link power states, refer to Section 18.2.13, OCP Power Management.</b>
			<b>0h : Force standby</b> / The module unconditionally asserts the standby request to the PRCM module, regardless of its internal operations. The PRCM module may gate the functional and interface clocks to the module. This mode must be used carefully ( <b>should NOT be used in normal usage but for debug purposes only</b> ) because it does not prevent loss of data at the time the clocks are gated. /
			<b>1h : No standby</b> / The module never asserts the standby request to the PRCM module. This mode is safe from a module point of view because it ensures that the clocks remain active; however, it is not efficient from a power-saving perspective because it never allows the PRCM module output clocks to be gated. /
			<b>2h : Smart standby</b> / The module asserts the standby request based on its internal activity status. The standby signal is asserted only when all ongoing transactions are complete and the module is idled. The PRCM module can then gate the clocks to the module. Note that, this mode is NOT wake-up capable, i.e. the module can NOT generate (IRQ- or DMA request-related) wake-up events when in IDLE state. /
			<b>3h</b> : Reserved
9-8	OCP_IDLE	0-3h	The <b>OCP idle mode bitfield</b> defines the local clock-management behavior of the PCIe module based on Idle (Slave) protocol with the device PRCM. <b>For more information on Idle states relations to the PCIe protocol link power states, refer to Section 18.2.13, OCP Power Management.</b>
			<b>0h : Force Idle</b> / The module unconditionally acknowledges an IDLE request from the PRCM module, regardless of its internal operations. This mode must be used carefully ( <b>should NOT be used in normal usage but for debug purposes only</b> ), because it does not prevent loss of data at the time the clock is switched off. /
			<b>1h : No Idle</b> / The module never acknowledges any IDLE request from the PRCM module. This mode is safe from a module point of view because it ensures the clocks remain active; however, it is not efficient from a power-saving perspective because it does not allow the PRCM module output clock to be shut off, and thus the power domain to be set to a lower power state. /
			<b>2h : Smart Idle</b> / The module acknowledges an IDLE request, basing its decision on its internal activity. Namely, the acknowledge signal is asserted only when all pending transactions, interrupts, or DMA requests are processed. This is the best approach to efficient system power management. Note that, this mode is NOT wake-up capable, i.e. the module can NOT generate (IRQ- or DMA request-related) wake-up events when in IDLE state. /
			<b>3h : Smart Idle (wake-up capable)</b> / The module acknowledges the IDLE request, basing its decision on its internal activity. Namely, the acknowledge signal is asserted only when all pending transactions, interrupts, or DMA requests are processed. This is the best approach to efficient system power management. The module may generate (IRQ- or DMA request-related) wake-up events when in IDLE state. /
7-6	Reserved	0	Reserved
5	DBI_CS2	0	Set to enable writing to BAR mask registers that are overlaid on BAR registers.
4	APP_RETRY_EN	0	Application Request Retry Enable—Setting this bit will enable all incoming PCIe transactions to be returned with a retry response. This feature can be used if initialization can take longer than PCIe stipulated time frame.
3	POSTED_WR_EN	0	Posted Write Enable—Setting this bit will cause the OCP master to use posted write commands. Default is zero with all OCP Master writes defaulting to non-posted.
2	IB_XLT_EN	0	Inbound Address Translation Enable—Setting this bit will enable translation of inbound memory/io read/write requests into memory read/write requests.
1	OB_XLT_EN	0	Outbound Address Translation Enable—Setting this bit will enable translation of outbound memory read/write requests into memory/io/cfg read/write requests.
0	LTSSM_EN	0	Link Transitioning Enable—Setting this bit will enable LTSSM in PCI Express Core and link negotiation with link partner will begin.

#### 18.5.1.4 CFG\_SETUP Register

The config transaction setup register (CFG\_SETUP) is described in the figure and table below.

**Figure 18-8. CFG\_SETUP Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-14. CFG\_SETUP Register Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24	CFG_TYPE	0	Configuration Type for outbound configuration accesses. Set for Type 1 access and clear for Type 0 access.
23-16	CFG_BUS	0-FFh	PCIe Bus number for outbound configuration accesses
15-13	Reserved	0	Reserved
12-8	CFG_DEVICE	0-1Fh	PCIe Device number for outbound configuration accesses
7-3	Reserved	0	Reserved
2-0	CFG_FUNC	0-7h	PCIe Function number for outbound configuration accesses

### 18.5.1.5 IOBASE Register

The IO TLP base register (IOBASE) is described in the figure and table below.

**Figure 18-9. IOBASE Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-15. IOBASE Register Field Descriptions**

Bit	Field	Value	Description
31-12	IOBASE	0-F FFFFh	Bits 31-12 of outgoing IO TLP. RC mode only.
11-0	Reserved	0	Reserved

### 18.5.1.6 TLPCFG Register

The TLP attribute configuration register (TLPCFG) is described in the figure and table below.

**Figure 18-10. TLPCFG Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-16. TLPCFG Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	RELAXED	0	Enable Relaxed Ordering for all outgoing TLPs.
0	NO_SNOOP	0	Enable No Snoop attribute on all outgoing TLPs.

### 18.5.1.7 RSTCMD Register

The reset command and status register ( RSTCMD) is described in the table and figure below.

**Figure 18-11. RSTCMD Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-17. RSTCMD Register Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	FLUSH_N	1	Bridge Flush Status—Reads a zero when no transaction is pending. Used to ensure no pending transactions before issuing warm reset. Only applicable in PCIExpress versions that use Designware core version 3.57 and newer.
15-1	Reserved	0	Reserved
0	INIT_RST	0	Write one to initiate a downstream hot reset sequence on downstream.

### 18.5.1.8 PMCMD Register

The power management command register (PMCD) is described in the figure and table below.

**Figure 18-12. PMCMD Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-18. PMCMD Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	PM_XMT_TURNOFF	0	Write one to transmit a PM_TURNOFF message. Reads zero. Applicable in RC mode only.
0	PM_XMT_PME	0	Write one to transmit a PM_PME message. Reads zero. Applicable to EP mode only.

### 18.5.1.9 PMCFG Register

The power management configuration register (PMCFG) is described in the figure and table below.



**Figure 18-13. PMCFG Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-19. PMCFG Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	RDY_ENTR_L23	0	Read L2/L3 entry readiness. Applicable to RC and EP.
1	Reserved	0	Reserved
0	ENTR_L23	0	Write one to enable entry to L2/L3 ready state. Applicable to RC and EP.

#### 18.5.1.10 ACT\_STATUS Register

The activity status register (ACT\_STATUS) is described in the figure and table below.

**Figure 18-14. ACT\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-20. ACT\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	OB_NOT_EMPTY	0	Outbound buffers are empty if this bit is read as 0.
0	IB_NOT_EMPTY	0	Inbound buffers are empty if this bit is read as 1.

#### 18.5.1.11 OB\_SIZE Register

The outbound size register (OB\_SIZE) is described in the figure and table below.

**Figure 18-15. OB\_SIZE Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-21. OB\_SIZE Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	OB_SIZE	0-7h	Write 0, 1, 2, or 3 and so on to set each outbound translation window size to 1, 2, 4, or 8 MB region size. Applicable to RC and EP.

### 18.5.1.12 DIAG\_CTRL Register

The diagnostic control register (DIAG\_CTRL) is described in the figure and table below.

**Figure 18-16. DIAG\_CTRL Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-22. DIAG\_CTRL Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	INV_ECRC	0	Write 1 to force inversion of LSB of ECRC for next one packet. It is self-cleared when the ECRC error has been injected on one TLP.
0	INV_LCRC	0	Write 1 to force inversion of LSB of LCRC for next one packet. It is self-cleared when the ECRC error has been injected on one TLP.

### 18.5.1.13 ENDIAN Register

The endian mode register (ENDIAN) is described in the figure and table below.

**Figure 18-17. ENDIAN Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-23. ENDIAN Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	ENDIAN	0-3h	Applicable in CBA version of PCIess only. Not applicable to OCP bus.

### 18.5.1.14 PRIORITY Register

The CBA transaction priority register (PRIORITY) is described in the figure and table below.

**Figure 18-18. PRIORITY Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-24. PRIORITY Register Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	MST_PRIV	0	Value on master transactions
15-12	Reserved	0	Reserved
11-8	MST_PRIVID	0-Fh	Value on master transactions
7-2	Reserved	0	Reserved
1-0	MST_PRIORITY	0-3h	Priority level for each inbound transaction on the CBA master port. This field is not used for OCP interface.

#### 18.5.1.15 IRQ\_EOI Register

The end of interrupt register (IRQ\_EOI) is described in the figure and table below.

**Figure 18-19. IRQ\_EOI Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-25. EOI Register Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	EOI	0-3h	EOI for each interrupt. Write to indicate end-of-interrupt for the interrupt events. Write 0 to mark EOI for INTA/INTB/INTC/INTD, 1 to mark EOI for MSI interrupts and so on.

#### 18.5.1.16 MSI\_IRQ Register

The MSI interrupt IRQ register (MSI\_IRQ) is described in the figure and table below.

**Figure 18-20. MSI\_IRQ Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-26. MSI\_IRQ Register Field Descriptions**

Bit	Field	Value	Description
31-0	MSI_IRQ	0-FFFF FFFFh	This register is written to by the remote device. Writes initiated by an EP over PCIe link that target BAR0 of the RC land to this register if the offset matches. To generate MSI Interrupt 0, the EP should write 0000_0000h to this register. It will result in a pulse on bit 0 triggering the MSI interrupt from PCIExpress to the external processor.

### 18.5.1.17 EP\_IRQ\_SET Register

The endpoint interrupt request set register (EP\_IRQ\_SET) is described in the figure and table below.

**Figure 18-21. EP\_IRQ\_SET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-27. EP\_IRQ\_SET Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	EP_IRQ_SET	0	Write 1 to generate assert interrupt message. If MSI is disabled, legacy interrupt assert message will be generated. On read, a 1 indicates currently asserted interrupt.

### 18.5.1.18 EP\_IRQ\_CLR Register

The endpoint interrupt request clear register (EP\_IRQ\_CLR) is described in the figure and table below.

**Figure 18-22. EP\_IRQ\_CLR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-28. EP\_IRQ\_CLR Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	EP_IRQ_CLR	0	Write 1 to generate deassert interrupt message. If MSI is disabled, legacy interrupt deassert message will be generated. On read, a 1 indicates currently asserted.

### 18.5.1.19 EP\_IRQ\_STATUS Register

The endpoint interrupt status register (EP\_IRQ\_STATUS) is described in the figure and table below.

**Figure 18-23. EP\_IRQ\_STATUS Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-29. EP\_IRQ\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	EP_IRQ_STATUS	0	Indicates whether interrupt for function 0 is asserted or not.

### 18.5.1.20 GPR0 Register

The general purpose 0 register (GPR0) is described in the figure and table below.

**Figure 18-24. GPR0 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-30. GPR0 Register Field Descriptions**

Bit	Field	Value	Description
31-0	GENERIC0	0-FFFF FFFFh	Generic Info field 0

### 18.5.1.21 GPR1 Register

The general purpose 1 register (GPR1) is described in the figure and table below.

**Figure 18-25. GPR1 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-31. GPR1 Register Field Descriptions**

Bit	Field	Value	Description
31-0	GENERIC1	0-FFFF FFFFh	Generic Info field 1

### 18.5.1.22 GPR2 Register

The general purpose 2 register (GPR2) is described in the figure and table below.

**Figure 18-26. GPR2 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-32. GPR2 Register Field Descriptions**

Bit	Field	Value	Description
31-0	GENERIC2	0-FFFF FFFFh	Generic Info field 2

### 18.5.1.23 GPR3 Register

The general purpose 3 register (GPR3) is described in the figure and table below.

**Figure 18-27. GPR3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-33. GPR3 Register Field Descriptions**

Bit	Field	Value	Description
31-0	GENERIC3	0-FFFF FFFFh	Generic Info field 3

### 18.5.1.24 MSI0\_IRQ\_STATUS\_RAW Register

The MSI 0 interrupt raw status register (MSI0\_IRQ\_STATUS\_RAW) is described in the figure and table below.

**Figure 18-28. MSI0\_STATUS\_RAW Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-34. MSI0\_STATUS\_RAW Register Field Descriptions**

Bit	Field	Value	Description
31-0	MSI0_RAW_STATUS	0-FFFF FFFFh	Each bit indicates raw status of MSI vector associated with the bit. Typically, writes to this register are only done for debug purposes.

### 18.5.1.25 MSI0\_IRQ\_STATUS Register

The MSI 0 interrupt enabled status register (MSI0\_IRQ\_STATUS) is described in the figure and table below.

**Figure 18-29. MSI0\_IRQ\_STATUS Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-35. MSI0\_IRQ\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-0	MSI0_IRQ_STATUS	0-FFFF FFFFh	Each bit indicates raw status of MSI vector associated with the bit. Each of the bits can be written with a one to clear the respective interrupt status bit.

**18.5.1.26 MSI0\_IRQ\_ENABLE\_SET Register**

The MSI 0 interrupt enable set register (MSI0\_IRQ\_ENABLE\_SET) is described in the figure and table below.

**Figure 18-30. MSI0\_IRQ\_ENABLE\_SET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-36. MSI0\_IRQ\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Value	Description
31-0	MSI0_IRQ_ENABLE_SET	0-FFFF FFFFh	Each bit, when written to, enables the MSI interrupt associated with the bit.

**18.5.1.27 MSI0\_IRQ\_ENABLE\_CLR Register**

The MSI0 interrupt enable clear register (MSI0\_IRQ\_ENABLE\_CLR) is described in the figure and table below.

**Figure 18-31. MSI0\_IRQ\_ENABLE\_CLR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-37. MSI0\_IRQ\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Value	Description
31-0	MSI0_IRQ_ENABLE_CLR	0-FFFF FFFFh	Each bit, when written to, disables the MSI interrupt associated with the bit.

**18.5.1.28 IRQ\_STATUS\_RAW Register**

The raw interrupt status register (IRQ\_STATUS\_RAW) is described in the figure and table below.

**Figure 18-32. IRQ\_STATUS\_RAW Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-38. IRQ\_STATUS\_RAW Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	INTD	0	Legacy Interrupt D raw status. RC mode only.
2	INTC	0	Legacy Interrupt C raw status. RC mode only.
1	INTB	0	Legacy Interrupt B raw status. RC mode only.
0	INTA	0	Legacy Interrupt A raw status. RC mode only.

### 18.5.1.29 IRQ\_STATUS Register

The interrupt enabled status register (IRQ\_STATUS) is described in the figure and table below.

**Figure 18-33. IRQ\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-39. IRQ\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	INTD	0	Legacy Interrupt D status. Set when interrupt is active. Write one, '1', to clear the interrupt event. RC mode only.
2	INTC	0	Legacy Interrupt C status. Set when interrupt is active. Write one, '1', to clear the interrupt event. RC mode only.
1	INTB	0	Legacy Interrupt B status. Set when interrupt is active. Write one, '1', to clear the interrupt event. RC mode only.
0	INTA	0	Legacy Interrupt A status. Set when interrupt is active. Write one, '1' to clear the interrupt event. RC mode only.

### 18.5.1.30 IRQ\_ENABLE\_SET Register

The interrupt enable set register (IRQ\_ENABLE\_SET) is described in the figure and table below.

**Figure 18-34. IRQ\_ENABLE\_SET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-40. IRQ\_ENABLE\_SET Register Field Descriptions**


Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	INTD	0	Legacy Interrupt D status. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.
2	INTC	0	Legacy Interrupt C status. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.
1	INTB	0	Legacy Interrupt B status. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.
0	INTA	0	Legacy Interrupt A status. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.

### 18.5.1.31 IRQ\_ENABLE\_CLR Register

The interrupt enable clear register (IRQ\_ENABLE\_CLR) is described in the figure and table below.



**Figure 18-35. IRQ\_ENABLE\_CLR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-41. IRQ\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	INTD	0	Legacy Interrupt D disable. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.
2	INTC	0	Legacy Interrupt C disable. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.
1	INTB	0	Legacy Interrupt B disable. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.
0	INTA	0	Legacy Interrupt A disable. Set to enable the interrupt. On read, one/zero means interrupt is enabled/disabled.

**18.5.1.32 ERR\_IRQ\_STATUS\_RAW Register**

The raw ERR interrupt status register (ERR\_IRQ\_STATUS\_RAW) is described in the figure and table below.

**Figure 18-36. ERR\_IRQ\_STATUS\_RAW Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-42. ERR\_IRQ\_STATUS\_RAW Register Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	ERR_AER	0	ECRC error raw status.
4	ERR_AXI	0	AXI tag lookup fatal error raw status.
3	ERR_CORR	0	Correctable error raw status.
2	ERR_NONFATAL	0	Nonfatal error raw status.
1	ERR_FATAL	0	Fatal error raw status.
0	ERR_SYS	0	System Error (FATAL, NONFATAL, or CORRECTABLE error) raw status.

**18.5.1.33 ERR\_IRQ\_STATUS Register**

The ERR interrupt enabled status register (ERR\_IRQ\_STATUS) is described in the figure and table below.

**Figure 18-37. ERR\_IRQ\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-43. ERR\_IRQ\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	ERR_AER	0	ECRC error raw status.
4	ERR_AXI	0	AXI tag lookup fatal error raw status.
3	ERR_CORR	0	Correctable error raw status.
2	ERR_NONFATAL	0	Nonfatal error raw status.
1	ERR_FATAL	0	Fatal error raw status.
0	ERR_SYS	0	System Error (FATAL, NONFATAL, or CORRECTABLE error) raw status.

#### 18.5.1.34 ERR\_IRQ\_ENABLE\_SET Register

The ERR interrupt enable set register (ERR\_IRQ\_ENABLE\_SET) is described in the figure and table below.

**Figure 18-38. ERR\_IRQ\_ENABLE\_SET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-44. ERR\_IRQ\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	ERR_AER	0	ECRC error interrupt enable. Set to enable. On read, one/zero means enabled/disabled respectively.
4	ERR_AXI	0	AXI tag lookup fatal error interrupt enable. Set to enable. On read, one/zero means enabled/disabled respectively.
3	ERR_CORR	0	Correctable error interrupt enable. Set to enable. On read, one/zero means enabled/disabled respectively.
2	ERR_NONFATAL	0	Nonfatal error interrupt enable. Set to enable. On read, one/zero means enabled/disabled respectively.
1	ERR_FATAL	0	Fatal error interrupt enable. Set to enable. On read, one/zero means enabled/disabled respectively.
0	ERR_SYS	0	System Error (FATAL, NONFATAL, or CORRECTABLE error) interrupt enable. Set to enable. On read, one/zero means enabled/disabled respectively.

#### 18.5.1.35 ERR\_IRQ\_ENABLE\_CLR Register

The ERR interrupt enable clear register (ERR\_IRQ\_ENABLE\_CLR) is described in the figure and table below.

**Figure 18-39. ERR\_IRQ\_ENABLE\_CLR Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-45. ERR\_IRQ\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	ERR_AER	0	ECRC error interrupt disable. Set to disable. On read, one/zero means enabled/disabled respectively.
4	ERR_AXI	0	AXI tag lookup fatal error interrupt disable. Set to disable. On read, one/zero means enabled/disabled respectively.
3	ERR_CORR	0	Correctable error interrupt disable. Set to disable. On read, one/zero means enabled/disabled respectively.
2	ERR_NONFATAL	0	Nonfatal error interrupt disable. Set to disable. On read, one/zero means enabled/disabled respectively.
1	ERR_FATAL	0	Fatal error interrupt disable. Set to disable. On read, one/zero means enabled/disabled respectively.
0	ERR_SYS	0	System Error (FATAL, NONFATAL, or CORRECTABLE error) interrupt disable. Set to disable. On read, one/zero means enabled/disabled respectively.

### 18.5.1.36 PMRST\_IRQ\_STATUS\_RAW Register

The power management and reset interrupt status register (PMRST\_IRQ\_STATUS\_RAW) is described in the figure and table below.

**Figure 18-40. PMRST\_IRQ\_STATUS\_RAW Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-46. PMRST\_IRQ\_STATUS\_RAW Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	LINK_RST_REQ	0	Link Request Reset interrupt raw status
2	PM_PME	0	Power Management PME message received interrupt raw status
1	PM_TO_ACK	0	Power Management ACK received interrupt raw status
0	PM_TURNOFF	0	Power Management Turnoff message received raw status

### 18.5.1.37 PMRST\_IRQ\_STATUS Register

The power management and reset interrupt enabled status register (PMRST\_IRQ\_STATUS) is described in the figure and table below.

**Figure 18-41. PMRST\_IRQ\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-47. PMRST\_IRQ\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	LINK_RST_REQ	0	Link Request Reset interrupt raw status
2	PM_PME	0	Power Management PME message received interrupt raw status
1	PM_TO_ACK	0	Power Management ACK received interrupt raw status
0	PM_TURNOFF	0	Power Management Turnoff message received raw status

### 18.5.1.38 PMRST\_ENABLE\_SET Register

The power management and reset interrupt enabled set register (PMRST\_ENABLE\_SET) is described in the figure and table below.

**Figure 18-42. PMRST\_ENABLE\_SET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-48. PMRST\_ENABLE\_SET Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	LINK_RST_REQ	0	Link Request Reset interrupt enable. Set to enable the interrupt. Read 1 means interrupt is enabled.
2	PM_PME	0	Power Management PME message received interrupt enable. Set to enable the interrupt. Read 1 means interrupt is enabled.
1	PM_TO_ACK	0	Power Management ACK received interrupt enable. Set to enable the interrupt. Read 1 means interrupt is enabled.
0	PM_TURNOFF	0	Power Management Turnoff message received enable. Set to enable the interrupt. Read 1 means interrupt is enabled.

### 18.5.1.39 PMRST\_ENABLE\_CLR Register

The power management and reset interrupt enabled clear register (PMRST\_ENABLE\_CLR) is described in the figure and table below.

**Figure 18-43. PMRST\_ENABLE\_CLR Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-49. PMRST\_ENABLE\_CLR Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	LINK_RST_REQ	0	Link Request Reset interrupt disable. Set to disable the interrupt. Read 1 means interrupt is enabled.
2	PM_PME	0	Power Management PME message received interrupt disable. Set to disable the interrupt. Read 1 means interrupt is enabled.
1	PM_TO_ACK	0	Power Management ACK received interrupt disable. Set to disable the interrupt. Read 1 means interrupt is enabled.
0	PM_TURNOFF	0	Power Management Turnoff message received disable. Set to disable the interrupt. Read 1 means interrupt is enabled.

#### 18.5.1.40 OB\_OFFSET\_INDEXn (0x200 + N\*8) Register

The outbound translation region N offset low and index register (OB\_OFFSET\_INDEXn) is described in the figure and table below.

**Figure 18-44. OB\_OFFSET\_INDEXn Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-50. OB\_OFFSET\_INDEXn Register Field Descriptions**

Bit	Field	Value	Description
31-20	OB_OFFSETn_LO	0-FFFh	Offset bits 31-20 for translation region N (N=0-31)
19-1	Reserved	0	Reserved
0	OB_ENABLEn	0	Enable translation region N (N=0-31)

#### 18.5.1.41 OB\_OFFSETn\_HI Register (0x200 + N\*8 + 0x4)

The outbound translation region N offset high register (OB\_OFFSETn\_HI) is described in the figure and table below.

**Figure 18-45. OB\_OFFSETn\_HI Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-51. OB\_OFFSETn\_HI Register Field Descriptions**

Bit	Field	Value	Description
31-0	OB_OFFSETn_HI	0-FFFF FFFFh	Offset bits 31-0 for translation region N (N=0-31)

### 18.5.1.42 IB\_BAR0 Register

The inbound translation bar match 0 register (IB\_BAR0) is described in the figure and table below.

**Figure 18-46. IB\_BAR0 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-52. IB\_BAR0 Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	IB_BAR0	0-7h	BAR number to match for inbound translation region 0

### 18.5.1.43 IB\_START0\_LO Register

The inbound translation 0 start address low register (IB\_START0\_LO) is described in the figure and table below.

**Figure 18-47. IB\_START0\_LO Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-53. IB\_START0\_LO Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_START0_LO	0-FF FFFFh	Start address bits 31-8 for inbound translation region 0.
7-0	Reserved	0	Reserved

### 18.5.1.44 IB\_START0\_HI Register

The inbound translation 0 start address high register (IB\_START0\_HI) is described in the figure and table below.

**Figure 18-48. IB\_START0\_HI Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-54. IB\_START0\_HI Register Field Descriptions**

Bit	Field	Value	Description
31-0	IB_START0_HI	0-FFFF FFFFh	Start address bits 63-0 for inbound translation region 0.

**18.5.1.45 IB\_OFFSET0 Register**

The inbound translation 0 address offset register (IB\_OFFSET0) is described in the figure and table below.

**Figure 18-49. IB\_OFFSET0 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-55. IB\_OFFSET0 Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_OFFSET0	0-FF FFFFh	Offset address bits 31-8 for inbound translation region 0.
7-0	Reserved	0	Reserved

**18.5.1.46 IB\_BAR1 Register**

The inbound translation bar match 1 register (IB\_BAR1) is described in the figure and table below.

**Figure 18-50. IB\_BAR1 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-56. IB\_BAR1 Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	IB_BAR1	0-7h	BAR number to match for inbound translation region 1

**18.5.1.47 IB\_START1\_LO Register**

The inbound translation 1 start address low register (IB\_START1\_LO) is described in the figure and table below.

**Figure 18-51. IB\_START1\_LO Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-57. IB\_START1\_LO Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_START1_LO	0-FF FFFFh	Start address bits 31-8 for inbound translation region 1
7-0	Reserved	0	Reserved

### 18.5.1.48 IB\_START1\_HI Register

The inbound translation 1 start address high register (IB\_START1\_HI) is described in the figure and table below.

**Figure 18-52. IB\_START1\_HI Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-58. IB\_START1\_HI Register Field Descriptions**

Bit	Field	Value	Description
31-0	IB_START1_HI	0-FFFF FFFFh	Start address bits 63-0 for inbound translation region 1

### 18.5.1.49 IB\_OFFSET1 Register

The inbound translation 1 address offset register (IB\_OFFSET1) is described in the figure and table below.

**Figure 18-53. IB\_OFFSET1 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-59. IB\_OFFSET 1 Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_OFFSET1	0-FF FFFFh	Offset address bits 31-8 for inbound translation region 1
7-0	Reserved	0	Reserved

### 18.5.1.50 IB\_BAR2 Register

The inbound translation bar match 2 register (IB\_BAR2) is described in the figure and table below.



**Figure 18-54. IB\_BAR2 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-60. IB\_BAR2 Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	IB_BAR2	0-7h	BAR number to match for inbound translation region 2

### 18.5.1.51 IB\_START2\_LO Register

The inbound translation 2 start address low register (B\_START2\_LO) is described in the figure and table below.

**Figure 18-55. IB\_START2\_LO Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-61. IB\_START2\_LO Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_START2_LO	0-FF FFFFh	Start address bits 31-8 for inbound translation region 2
7-0	Reserved	0	Reserved

### 18.5.1.52 IB\_START2\_HI Register

The inbound translation 2 start address high register (B\_START2\_HI) is described in the figure and table below.

**Figure 18-56. IB\_START2\_HI Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-62. IB\_START2\_HI Register Field Descriptions**

Bit	Field	Value	Description
31-0	IB_START2_HI	0-FFFF FFFFh	Start address bits 63-0 for inbound translation region 2

### 18.5.1.53 IB\_OFFSET2 Register

The inbound translation 2 address offset register (IB\_OFFSET2) is described in the figure and table below.

**Figure 18-57. IB\_OFFSET2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-63. IB\_OFFSET2 Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_OFFSET2	0-FF FFFFh	Offset address bits 31-8 for inbound translation region 2
7-0	Reserved	0	Reserved

### 18.5.1.54 IB\_BAR3 Register

The inbound translation bar match 3 register (B\_BAR3) is described in the figure and table below.

**Figure 18-58. IB\_BAR3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-64. IB\_BAR3 Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	IB_BAR3	0-7h	BAR number to match for inbound translation region 3

### 18.5.1.55 IB\_START3\_LO Register

The inbound translation 3 start address low register (IB\_START3\_LO) is described in the figure and table below.

**Figure 18-59. IB\_START3\_LO Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-65. IB\_START3\_LO Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_START3_LO	0-FF FFFFh	Start address bits 31-8 for inbound translation region 3
7-0	Reserved	0	Reserved

### 18.5.1.56 IB\_START3\_HI Register

The inbound translation 3 start address high register (IB\_START3\_HI) is described in the figure and table below.

**Figure 18-60. IB\_START3\_HI Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-66. IB\_START3\_HI Register Field Descriptions**

Bit	Field	Value	Description
31-0	IB_START3_HI	0-FFFF FFFFh	Start address bits 63-0 for inbound translation region 3

### 18.5.1.57 IB\_OFFSET3 Register

The inbound translation 3 address offset register (IB\_OFFSET3) is described in the figure and table below.

**Figure 18-61. IB\_OFFSET3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-67. IB\_OFFSET3 Register Field Descriptions**

Bit	Field	Value	Description
31-8	IB_OFFSET3	0-FF FFFFh	Offset address bits 31-8 for inbound translation region 3
7-0	Reserved	0	Reserved

### 18.5.1.58 PCS\_CFG0

The PCS configuration 0 (PCS\_CFG0) is described in the figure and table below.

**Figure 18-62. PCS\_CFG0 Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-68. PCS\_CFG0 Register Field Descriptions**

Bit	Field	Value	Description
31-29	Reserved	0	Reserved
28-24	PCS_SYNC	0-1Fh	Receiver Lock/Sync Control
23-16	PCS_HOLDOFF	0-FFh	Receiver Initialization Hold Off Control
15-14	Reserved	0	Reserved
13-12	PCS_RC_DELAY	0-3h	Rate Change Delay
11-8	PCS_DET_DELAY	0-Fh	Detection Delay
7	PCS_SHRT_TM	0	Enable short times for debug purposes.
6	PCS_STAT186	0	Enable PIPE Spec 1.86 for PHY status behavior
5	PCS_FIX_TERM	0	Fed term output to 3'b100 during reset.
4	PCS_FIX_STD	0	Fix std output to 2'b10
3	PCS_L2_ENIDL_OFF	0	Deassert ENIDL during L2 state.
2	PCS_L0S_RX_OFF	0	Deassert Rx Enable in L0s state.
1	PCS_RXTX_ON	0	RX and TX on during reset. TX also on in P1 state.
0	PCS_RXTX_RST	0	RX and TX on during reset

### 18.5.1.59 PCS\_CFG1

The PCS configuration 1 (PCS\_CFG1) is described in the figure and table below.

**Figure 18-63. PCS\_CFG1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-69. PCS\_CFG1 Register Field Descriptions**

Bit	Field	Value	Description
31-26	Reserved	0	Reserved
25-16	PCS_ERR_BIT	0-3FFh	Error Bit enable
15-10	Reserved	0	Reserved
9-8	PCS_ERR_LN	0-3h	Error Lane enable
7-2	Reserved	0	Reserved
1-0	PCS_ERR_MODE	0-3h	Error Injection Mode

### 18.5.1.60 PCS\_STATUS

The PCS status register is described in the figure and table below.

**Figure 18-64. PCS\_STATUS Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-70. PCS\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved
14-12	PCS_REV	0-7h	PCS RTL Revision
11-10	Reserved	0	Reserved
9-8	PCS_LN_EN	0-3h	PCS Lanes enabled status
7-6	Reserved	0	Reserved
5-4	PCS_TX_EN	0-3h	PCS Transmitters enabled status
3-2	Reserved	0	Reserved
1-0	PCS_RX_EN	0-3h	PCS Receivers enabled status

### 18.5.1.61 SERDES\_STATUS

The SerDes status register (SERDES\_STATUS) is described in the figure and table below.

**Figure 18-65. SERDES\_STATUS Register**

31	16	15	0
STSTX		SRSRX	
R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### 18.5.1.62 SERDES\_RXCFG0

The SerDes RX Config 0 status register (SERDES\_RXCFG0) is described in the figure and table below.

**Figure 18-66. SERDES\_RXCFG0 Register**

31	30	29	28	27	26	25	24
LOOPBACK		RX_TRIM_BYP ASS	CDR_ELV_IDL E_FIX	CDRAUX		CAL_FILTER_DEPTH	
R/W-0x0		R/W-0	R/W-0	R/W-0x0		R/W-0x0	
23	22	EQ		19	18	17	16
ENOC		EQ		CDR		CDR	
R/W-0		R/W-0x0		R/W-0x0		R/W-0x0	
15	14	13	12	11	10	8	
LOS			ALIGN		TERM		
R/W-0x0			R/W-0x0		R/W-0x0		
7	6	5	4	3	2	1	0
INVPAR		RATE		BUSWIDTH		ENRXLDO	ENRX
R/W-0		R/W-0x0		R/W-0x0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-71. SERDES\_RXCFG0 Register Field Descriptions**

Bit	Field	Value	Description
31-30	LOOPBACK	10/11	Internal Loopback with following options CFGRX_1[14] Loop back from TX (pre-driver digital output) to RX (input of RXDIG20). Digital loop back. CFGRX_1[14] Loop back from TX (pre-driver digital output) to RX (input of equalizer). Analog loop back.
		0	Loopback disabled
		1	Not supported

**Table 18-71. SERDES\_RXCFG0 Register Field Descriptions (continued)**

Bit	Field	Value	Description
29	RX_TRIM_BYPASS	0	For calibration --> Bypasses the trim bits generated from the calibration algorithm Use the trim code generated by trx_dig
		1	Bypass the trim code generated by trx_dig
28	CDR_ELV_IDLE_FIX	0	CDR ELV Idle fix is enabled
		1	CDR ELV Idle fix is disabled
27-26	CDRAUX		CDRAUX[1:0]: Clock/data recovery auxilliary. Along with the CDR field, configures the clock/data recovery algorithm.
25-24	CAL_FILTER_DEPTH	00	For calibration --> Average engine can be programmed to have depth of 7,15, 31 Depth of 7 samples
		01	Depth of 15 samples
		10	Depth of 31 samples
		11	Depth of 7 samples
23	ENOC	0	ENOC: Enable offset compensation. Enables samplers offset compensation. Can be written DYNAMIC
		1	
22-19	EQ	0	Equalizer. Enables and configures the adaptive equalizer to compensate for loss in the transmission media Equalizer enabled
		1	
18-16	CDR	0	Clock/data recovery. Along with the CDRAUX field, configures the clock/data recovery algorithm.
		1	
15-13	LOS	0000	Enables loss of signal detection LOS disabled
		100	LOS enabled, without CDR override control [CDR enable]
		110	LOS enabled, with CDR override control [CDR disable]
		001	LOS disabled
		01x	LOS disabled
		101	LOS disabled
		11x	-LOS disabled
12-11	ALIGN	00	Symbol alignment. Enables internal or external symbol alignment Alignment disabled
		01	Comma alignment enabled
		10	Alignment Jog
		11	Reserved
10-8	TERM	000	Selects input termination options. External AC and DC coupled modes supported. Reserved
		001	Common point set to 0.8 VDDA. This configuration is for AC coupled systems
		010	Reserved
		011	Common point floating. This configuration is for DC coupled systems which require the common mode voltage to be determined by the transmitter only.
		100	Common point set to VSSA. This configuration is for PCI- Express and USB3.0
		101	Common point set to 0.2 VDDA. (For SATA system).
		110	Reserved
111	Common point floating, wide common mode range.		

**Table 18-71. SERDES\_RXCFG0 Register Field Descriptions (continued)**

Bit	Field	Value	Description
7	INVPAIR	0 1	Inverts polarity of RXPi and RXNi. Normal Polarity. RXP considered to be positive Inverted Polarity. RXN considered to be positive
6-5	RATE	00 01 1x	Operating rate. Selects full, full, half, quarter or twentieth rate operation Full rate Half rate Reserved Bit 5 ONLY can be written DYNAMIC.
4-2	BUSWIDTH	000 001 01x 1xx	Selects the parallel interface width (8 or 10 bit). Only 10-bit mode will be used. 8-bit mode not officially supported. 10-bit operation Reserved Reserved Reserved
1	ENRXLDO	0 1	Enables RXLDO when high. When ENRXLDO='0', RX Analog circuits will be powered down. RXLDO has to be enabled and allowed to settle prior to enabling the receiver with ENRX.
0	ENRX	0 1	Enables receiver when high. When ENRX='0', all digital circuitry will be disabled and clocks are gated. All current sources in analog will be powered down with the exception of those associated with LOS detector and IEEE 1149.6 boundary scan comparators

### 18.5.1.63 SERDES\_RXCFG1

The SerDes RX Config 1 status register (SERDES\_RXCFG1) is described in the figure and table below.

**Figure 18-67. SERDES\_RXCFG1 Register**

31	30	29	28	27	26	25	24
EQ_ICM_S2		EQ_ICM_S1		RESERVED_RX1_27_24			
R/W-0x0		R/W-0x0		R/W-0x0			
23	22	21	20	19	18	17	16
EQ_I_STAGE2			EQ_I_STAGEFB			EQ_I_STAGE1	
R/W-0x0			R/W-0x0			R/W-0x0	
15	14	13	12	11	10	9	8
EQ_I_STAGE1	ANALOG_LOO PBACK	RXTRIM_CALI B	RXTRIM_BYPA SS_CTRL	RXTRIM_BYPASS_BITS			
R/W-0x0	R/W-0	R/W-0	R/W-0	R/W-0x0			
7	6	5	4	3	2	1	0
RXTRIM_BYPA SS_BITS	BYPASS_CAL OUT_AVG	CTG_DIG_RSV D1	CTG_DIG_RSV D0	ENTEST	TESTPATT		
R/W-0x0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0x0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-72. SERDES\_RXCFG1 Register Field Descriptions**

Bit	Field	Value	Description
31-30	EQ_ICM_S2	0 1	Trims common mode pullup current in second equalizer stage
29-28	EQ_ICM_S1	0 1	Trims common mode pullup current in first equalizer stage
27-24	RESERVED_RX1_27_24	0 1	Reserved for future use
23-21	EQ_I_STAGE2	0 1	Trims the current in the second stage of the equalizer
20-18	EQ_I_STAGEFB	0 1	Trims the current in the feedback stage of the equalizer
17-15	EQ_I_STAGE1	0 1	Trims the current in the first stage of the equalizer
14	ANALOG_LOOPBACK	0 1	Enables analog loop back
13	RXTRIM_CALIB	0 1	RX trimming control to the calibration block In function mode eFuse training mode
12	RXTRIM_BYPASS_CTRL	0 1	res_nwell settings are controlled by fuse/calib settingsRXTRIM[4:0] res_nwell settings are controlled by cfg_ctrl[11:7](CFGRX_1[11:7])
11-7	RXTRIM_BYPASS_BITS	0 1	Bypass bits for RXTRIM[4:0] when CFGRX_1[12]=1
6	BYPASS_CALOUT_AVG	0 1	For calibration --> Bypasses the averaging filter for the calout signal inside digital Use the output of the digital filter for CALOUT Ignore the output of the digital filter and use the output from the bubble removal circuit for CALOUT
5	CTG_DIG_RSVD1	0 1	Clock inversion for rpclk. In X2256, this was mapped to ctl_dig_rsvd[1]. This is a temporary mapping.
4	CTG_DIG_RSVD0	0 1	Clock inversion for fclk. In X2256, this was mapped to ctl_dig_rsvd[0]. This is a temporary mapping.
3	ENTEST	0 1	Enable test. Enables test modes specified via LOOPBACK (CFGRX_0[31:30]).




**Table 18-72. SERDES\_RXCFG1 Register Field Descriptions (continued)**

Bit	Field	Value	Description
2-0	TESTPATT		Enables and selects test patterns.
		000	Reserved
		100	Uses a 31-bit LFSR with feedback polynomial $x^{31}+x^{28}+1$ .
		001	An alternating 0/1 pattern with a period of 2 UI.
		010	Uses a 7-bit LFSR with feedback polynomial $x^7+x^6+1$ .
		011	Uses a 23-bit LFSR with feedback polynomial $x^{23}+x^{18}+1$
		101	Reserved
		110	Reserved
		111	Reserved

#### 18.5.1.64 SERDES\_RXCFG2

The SerDes RX Config 2 status register (SERDES\_RXCFG2) is described in the figure and table below.

**Figure 18-68. SERDES\_RXCFG2 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-73. SERDES\_RXCFG2 Register Field Descriptions**

Bit	Field	Value	Description
31-27	SAMP_BYPASS_SAD1	0	Bypass bits for SAD1[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
		1	
26-22	SAMP_BYPASS_SAT0	0	Bypass bits for SAT0[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
		1	
21-17	SAMP_BYPASS_SAD0	0	Bypass bits for SAD0[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
		1	
16-12	SAMP_BYPASS_SAT1	0	Bypass bits for SAT1[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
		1	
11-0	RESERVED_RX2_11_0	0	Reserved for future use
		1	

#### 18.5.1.65 SERDES\_RXCFG3

The SerDes RX Config 3 status register (SERDES\_RXCFG3) is described in the figure and table below.

**Figure 18-69. SERDES\_RXCFG3 Register**

	31	30	29	28	27	26	25	24	
	AMUX_EYESCAN_REF	SAMP_OC_SEL	SAMP_ES_VREF_BYPASS_BITS						
	R/W-0	R/W-0	R/W-0x00						
	23	22	21	20	19	18	17	16	
	SAMP_ESCM_RES				SAMP_ESCM_I			SAMP_3_VREF_2_ES	
	R/W-0x0				R/W-0			R/W-0	
	15	14	13	12	11	10	9	8	
	SAMP_2_VREF_2_ES	SAMP_1_VREF_2_ES	SAMP_0_VREF_2_ES	SAMP_IBIAS_Z					
	R/W-0	R/W-0	R/W-0	R/W-0x00					
	7	6	5	4	3	2	1	0	
	SAMP_ES_VREF_BYPASS_CTRL	RESERVED_RX3_6_4			SAMP_EN_3_ODD	SAMP_EN_2_OTR	SAMP_EN_1_VEN	SAMP_EN_0_OETR	
	R/W-0	R/W-0x0			R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-74. SERDES\_RXCFG3 Register Field Descriptions**

Bit	Field	Value	Description
31	AMUX_EYESCAN_REF	0 1	=1 Connect the eyescan reference voltages to the test mux inputs (used with amuxsel_rx[3:0])
30	SAMP_OC_SEL	0 1	=0 Sampler offset correction is controlled via the TRXDIG SAT1, SAD0, SAT0, SAD1 =1 Sampler offset correction is controlled via the configuration register (CFG_CTRL[63:44])(CFGRX_2[31:12])
29-24	SAMP_ES_VREF_BYPASS_BITS	0 1	Adjusts the eyescan reference voltage level, which introduces linearly decreasing offset with code
23-20	SAMP_ESCM_RES	0 1	Trims the pullup resistors in the eyescan common mode loop; roughly should track CFGRX_1[10:7]
19-17	SAMP_ESCM_I	0 1	Trims the current in the eyescan common mode loop; roughly should track CFG_CTRL[23:21](CFGRX_1[23:21])
16	SAMP_3_VREF_2_ES	0 1	=0 reference voltages are EQCM =1 Connect reference voltage of sampler 3 to eyescan
15	SAMP_2_VREF_2_ES	0 1	=0 reference voltages are EQCM =1 Connect reference voltage of sampler 2 to eyescan
14	SAMP_1_VREF_2_ES	0 1	=0 reference voltages are EQCM =1 Connect reference voltage of sampler 1 to eyescan
13	SAMP_0_VREF_2_ES	0 1	=0 reference voltages are EQCM =1 Connect reference voltage of sampler 0 to eyescan
12-8	SAMP_IBIAS_Z	0 1	Adjusts the current mirror ratio in the sampler bias current block. Lower numbers correspond to higher bias current.

**Table 18-74. SERDES\_RXCFG3 Register Field Descriptions (continued)**

Bit	Field	Value	Description
7	SAMP_ES_VREF_BYPASS_CTRL	0 1	=0 Eyescan reference offset voltage controled through IEEE1500 =1 Eyescan reference offset voltage controled through CFGRX_3[29:24]
6-4	RESERVED_RX3_6_4	0 1	UNUSED
3	SAMP_EN_3_ODD	0 1	=1 Enable sampler 3 (odd data)
2	SAMP_EN_2_EOTR	0 1	=1 Enable sampler 2 (even to odd transition)
1	SAMP_EN_1_EVEN	0 1	=1 Enable sampler 1 (even data)
0	SAMP_EN_0_EOTR	0 1	=1 Enable sampler 0 (odd to even transition)

#### 18.5.1.66 SERDES\_RXCFG4

The SerDes RX Config 4 status register (SERDES\_RXCFG4) is described in the figure and table below.

**Figure 18-70. SERDES\_RXCFG4 Register**

31	30	29	28	27	26	25	24
RESERVED_RX4_31	RESERVED_RX4_30	RCLK_SAMP		RCLK_DIG		RESERVED_RX4_25	DCD_EN_BUF
R/W-0	R/W-0	R/W-0x0		R/W-0x0			
23	22	21	20	19	18	17	16
DCD_EN_CLK	DCD_EN_M	DCD_EN_P	RESERVED_RX4_20	PI_VCM_Z_0	PI_VCM_1	PI_VCM_Z_2	PI_VCM_Z_3
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
PI_BIAS_DISABLE	PI_ED_CAL_LVL_EVEL_DEC	PI_ED_CAL_LVL_EVEL_INC	PI_ED_CAL	PI_ED_RESET	PI_ED_EN	PI_ED_VOUTP	PI_ED_VOUTM
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
PI_I50U	PI_I100U_Z	PI_IBIAS_Z					
R/W-0	R/W-0	R/W-0x00					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-75. SERDES\_RXCFG4 Register Field Descriptions**

Bit	Field	Value	Description
31	RESERVED_RX4_31	0 1	UNUSED
30	RESERVED_RX4_30	0 1	UNUSED

**Table 18-75. SERDES\_RXCFG4 Register Field Descriptions (continued)**

Bit	Field	Value	Description
29-28	RCLK_SAMP	0 1	RCLK_SAMP[1:0]
27-26	RCLK_DIG	0 1	RCLK_DIG[1:0]
25	RESERVED_RX4_25	0 1	UNUSED
24	DCD_EN_BUF	0 1	DCD_EN_BUF
23	DCD_EN_CLK	0 1	DCD_EN_CLK
22	DCD_EN_M	0 1	DCD_EN_M
21	DCD_EN_P	0 1	DCD_EN_P
20	RESERVED_RX4_20	0 1	UNUSED
19	PI_VCM_Z_0	0 1	PI_VCM_Z[0]
18	PI_VCM_1	0 1	PI_VCM[1]
17	PI_VCM_Z_2	0 1	PI_VCM_Z[2]
16	PI_VCM_Z_3	0 1	PI_VCM_Z[3]
15	PI_BIAS_DISABLE	0 1	PI_BIAS_DISABLE
14	PI_ED_CAL_LEVEL_DEC	0 1	PI_ED_CAL_LEVEL_DEC
13	PI_ED_CAL_LEVEL_INC	0 1	PI_ED_CAL_LEVEL_INC

**Table 18-75. SERDES\_RXCFG4 Register Field Descriptions (continued)**

Bit	Field	Value	Description
12	PI_ED_CAL	0 1	PI_ED_CAL
11	PI_ED_RESET	0 1	PI_ED_RESET
10	PI_ED_EN	0 1	PI_ED_EN
9	PI_ED_VOUTP	0 1	PI_ED_VOUTP
8	PI_ED_VOUTM	0 1	PI_ED_VOUTM
7	PI_I50U	0 1	PI_I50U
6	PI_I100U_Z	0 1	PI_I100U_Z
5-0	PI_IBIAS_Z	0 1	PI_IBIAS_Z[5:0]

**18.5.1.67 SERDES\_TXCFG0 ( AND CHECK VALUES)**

The SerDes TX Config 0 register (SERDES\_TXCFG0) is described in the figure and table below.

**Figure 18-71. SERDES\_TXCFG0 Register**

31	30	29	28	27	26	25	24
LOOPBACK		CAL_FILTER_DEPTH		RESERVED	DET_CTL		ENIDL
R/W-0x0		R/W-0x0		R/W-0	R/W-0x0		R/W-0
23	22	21	19	18	17	16	
RESERVED		TM_EXTRA_LOAD		RESERVED	DEEMP		
R/W-0		R/W-0x0		R/W-0	R/W-0x00		
15	14	13	12	9	8		
DEEMP			SWING			RESERVED	
R/W-0x00			R/W-0x0			R/W-0	
7	6	5	4	2	1	0	
INVPAIR	RATE		BUSWIDTH		ENTXLDO	ENTX	
R/W-0	R/W-0x0		R/W-0x0		R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-76. SERDES\_TXCFG0 Register Field Descriptions**

Bit	Field	Value	Description
31-30	LOOPBACK		Not Used. The RX has similar settings, hence this field is not used.
29-28	CAL_FILTER_DEPTH	00 01 10 11	For calibration --> Average engine can be programmed to have depth of 7,15, 31. Depth of 7 samples Depth of 15 samples Depth of 31 samples Depth of 7 samples
27	RESERVED		Reserved
26-25	DET_CTL		Receiver detect control. Controls PCI-E receiver detect.
24	ENIDL	0 1	Idle Control. Enables transmission of electrical idle Disabled Enabled
23-22	RESERVED		Reserved - drive low
21-19	TM_EXTRA_LOAD	0 1	TestMode. Default is 000 : auto program dummy load based on mode. [19] -> '1': Enable different extraload resistors to make driver constant current at speed. Current level defined in CFGTX_2[26:25] [20] -> '1': Enable static dummy load during electrical idle. Load current level defined in CFGTX_2[28:27] [21] -> '1': Enable switching dummy load during electrical idle. Load current level defined in CFGTX_2[30:29]
18	RESERVED		Reserved- drive low
17-13	DEEMP		De-emphasis. Selects one of output de-emphasis settings from 0 to 50.2% For PCIE Value --> Amplitude Reduction (%) --> Amplitude Reduction (dB) 00000 --> 0 --> 0 00001 to 01111 --> 33.7 --> -3.57 10000 to 11111 --> 50.2 --> -6.05 For eSATA - FULL RATE (CFGTX_0[6:5]=00) Value --> Amplitude Reduction (%) --> Amplitude Reduction (dB) 00000 --> 0 --> 0 00001 to 01111 --> 10 --> -1 10000 to 11111 --> 25 --> -2.5 For eSATA - HALF RATE (CFGTX_0[6:5]=01) Value --> Amplitude Reduction (%) --> Amplitude Reduction (dB) 00000 --> 0 --> 0 00001 to 01111 --> 10 --> -1 10000 to 11111 --> RESERVED --> RESERVED

**Table 18-76. SERDES\_TXCFG0 Register Field Descriptions (continued)**

Bit	Field	Value	Description
12-9	SWING		<p>TX Output swing selection. Selects one of output amplitude settings.</p> <p>For PCIe</p> <p>Value --&gt; Amplitude (mVdfpp) --&gt; ANA {swingsel,swing[1:0]}</p> <p>0000 --&gt; 148 (half) --&gt; 111</p> <p>0001 --&gt; 148 (half) --&gt; 111</p> <p>0010 --&gt; 258 (half) --&gt; 110</p> <p>0011 --&gt; 258 (half) --&gt; 110</p> <p>0100 --&gt; 295 (full/half) --&gt; 101</p> <p>0101 --&gt; 295 (full/half) --&gt; 101</p> <p>0110 --&gt; 516 (full/half) --&gt; 100</p> <p>0111 --&gt; 516 (full/half) --&gt; 100</p> <p>1000 --&gt; 774 (full/half) --&gt; 001</p> <p>1001 --&gt; 774 (full/half) --&gt; 001</p> <p>1010 --&gt; 1069 (full/half) --&gt; 000</p> <p>1011 --&gt; 1069 (full/half) --&gt; 000</p> <p>1100 --&gt; 1069 (full/half) --&gt; 000</p> <p>1101 --&gt; 1069 (full/half) --&gt; 000</p> <p>1110 --&gt; 1069 (full/half) --&gt; 000</p> <p>1111 --&gt; 1069 (full/half) --&gt; 000</p> <p>For eSATA</p> <p>Only 516mV (for Gen1) and 590mV (for Gen2) swing value is supported in SATA mode and all the codes above will map to this in TXA</p>
8	RESERVED		Reserved
7	INVPAIR	0 1	<p>Inverts polarity of TXPi and TXNi.</p> <p>0 Normal Polarity. TXP is positive data</p> <p>1 Inverted Polarity. TXN is positive data</p>
6-5	RATE	00 01 1x	<p>Operating rate. Selects full, full, half, quarter or twentieth rate operation.</p> <p>00 Full Rate</p> <p>01 Half Rate</p> <p>1x Reserved</p>
4-2	BUSWIDTH	000 001 01x 1xx	<p>Selects the parallel interface width (8 or 10 bit).</p> <p>Only 10-bit mode will be used. 8-bit mode not officially supported.</p> <p>000 10-bit operation</p> <p>001 Reserved</p> <p>01x Reserved</p> <p>1xx Reserved</p>
1	ENTXLDO	0 1	<p>Enables TX Analog LDO when high. When ENTXLDO='0', TX Analog circuits will be powered down. TXLDO has to be enabled and allowed to settle prior to enabling the transmitter with ENTX.</p> <p>0 Disabled</p> <p>1 Enabled</p>
0	ENTX	0 1	<p>Enables this transmitter when high.</p> <p>0 Disabled</p> <p>1 Enabled</p>

**18.5.1.68 SERDES\_TXCFG1**

The SerDes TX Config 1 register (SERDES\_TXCFG1) is described in the figure and table below.

**Figure 18-72. SERDES\_TXCFG1 Register**

31	30	29	28	27	26	25	24
TRIM_HIGH_THRESHOLD				TX_DISABLE_ON_THE_FLY	TX_FORCE_UPDATE	TX_TRIM_BYPASS	TRIM_2B_MODE
R/W-0x0				R/W-0	R/W-0	R/W-0	R/W-0
23	22	21	20	19	18	17	16
RESERVED	TRIM_STEP_CHANGE		TRIM_LOW_THRESHOLD		CALIB_WAIT_CYCLES		ENABLE_LOOP_DELAY
R/W-0x0			R/W-0x0		R/W-0x0		R/W-0
15	14	13	12	11	10	9	8
BYPASS_CAL_OUT_AVG	NOLCKRST	ENBSPLS	ENBSRX	ENBSTX	BSINITCLK	BSINRXN	BSINRXP
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
TSYNC_ENABLE	ENTEST	BSTX	TESTPATT			USE_STAIRCASE	ENLFPS
R/W-0	R/W-0	R/W-0	R/W-0x0			R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-77. SERDES\_TXCFG1 Register Field Descriptions**

Bit	Field	Value	Description
31-28	TRIM_HIGH_THRESHOLD		For calibration --> 4-b programmable threshold Unless the difference between the previous and new trim code required exceeds 4-b threshold, trim bit will be updated in one shot. Otherwise the trim bits will be updated in steps determined by TRIM_STEP_CHANGE.
27	TX_DISABLE_ON_THE_FLY	0 1	For calibration --> Disables the pattern match. Updates can only be made through electrical idle or TX_FORCE_UPDATE bit. 0 Enables pattern match 1 Disables pattern match
26	TX_FORCE_UPDATE	0 1	For calibration --> Forces the update to be made to the Analog trim bits without looking for any specific data pattern or electrical idle. 0 Disables forced update. 1 Enables forced update Can be written DYNAMIC.
25	TX_TRIM_BYPASS	0 1	For calibration --> Bypasses the trim bits generated from the calibration algorithm 0 Use the trim code generated by trx_dig 1 Bypass the trim code generated by trx_dig
24	TRIM_2B_MODE	0 1	For calibration --> Enables 2-b data pattern detection mode for trim updates. 0 2-b detection mode, e.g. "00" or "11" 1 3-b detection mode, e.g. "00" or "111"
23	RESERVED		Reserved
22-21	TRIM_STEP_CHANGE	00 01 10 11	For calibration --> Step change value for staircase logic 00 make updates in steps of 1 01 make updates in steps of 2 10 make updates in steps of 4 11 make updates in steps of 8



**Table 18-77. SERDES\_TXCFG1 Register Field Descriptions (continued)**

Bit	Field	Value	Description
20-19	TRIM_LOW_THR ESHOLD	00	For calibration --> 2-b programmable threshold. make updates only when diff is >= 1
		01	make updates only when diff is >= 2
		10	make updates only when diff is >= 3
		11	make updates only when diff is >= 4
			Unless the difference between the previous and current trim code exceeds or equals above mentioned threshold, no updates trim bit updates are made in Analog.
18-17	CALIB_WAIT_CY CLES	0	For calibration --> 2-b programmable number of wait cycles before polling the callout signal Additional clock cycle delay of 1 MHz clock
		1	Additional clock cycle delay of 1 MHz clock
		2	Additional clock cycle delay of 1 MHz clock
		3	Additional clock cycle delay of 1 MHz clock
16	ENABLE_LOOP_ DELAY	0	For calibration --> Enables the additional loop delay of 40 clock cycles before sweeping the trim code during the calibration Disables the loop delay
		1	Enables the loop delay, ensures at least 32-clock cycles between two full cycles of trim code sweep
15	BYPASS_CALOU T_AVG	0	For calibration --> Bypasses the averaging filter for the callout signal inside digital Use the output of the digital filter for CALOUT
		1	Ignore the output of the digital filter and use the output from the bubble removal circuit for CALOUT.
14	NOLCKRST		Reset override bit during PLL unlock. Only for internal use. Not for SOC.
13	ENBSPLS		Receiver pulse boundary scan. Configures IEEE 1149.6 boundary scan comparators connected to RXP and RXN for EXTEST_PULSE and EXTEST_TRAIN when high and EXTEST when low
12	ENBSRX		Enables IEEE 1149.6 boundary scan control of RXP and RXN from the BSRX bit
11	ENBSTX		Enables IEEE 1149.6 boundary scan control of TXP and TXN from the BSTX bit
10	BSINITCLK		BS initialization clock
9	BSINRXN		Boundary scan initialization for RXN. The IEEE1149.6 boundary scan comparator attached to RXN is initialized to the value of this bit on the rising edge of BSINITCLK
8	BSINRXP		Boundary scan initialization for RXP. The IEEE1149.6 boundary scan comparator attached to RXP is initialized to the value of this bit on the rising edge of BSINITCLK
7	TSYNC_ENABLE		In x2256: was mapped to CFGTX_0 [21]
			In x2282: DO NOT USE
6	ENTEST		Enable test. Enables test modes specified via LOOPBACK (CFGTX_0[31:30]).
5	BSTX		Boundary scan data. Determines the logic level output on TXP and TXN when boundary scan outputs are enabled.
4-2	TESTPATT		Not Used. The RX has similar settings, hence this field is not used.
1	USE_STAIRCAS E	0	For calibration Disables staircase logic for trim code change
		1	Enables staircase logic for trim code change
0	ENLFPS		DO NOT USE: Drive Low

### 18.5.1.69 SERDES\_TXCFG2

The SerDes TX Config 2 register (SERDES\_TXCFG2) is described in the figure and table below.

**Figure 18-73. SERDES\_TXCFG2 Register**

31	30	29	28	27	26	25	24
Reserved	TM_DUMMY2IDLE	TM_DUMMY1IDLE	TM_TEXTRALOAD	DISABLE_FB2_UNUSED			
R/W-0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0			R/W-0
23	22	21	20	19	18	17	16
DISABLE_FB1_TM_SRCONTROL	SC_SATA	SC_PCIE	DISABLE_PCIE_SC	DISABLE_SATA_SC	Reserved		
R/W-0	R/W-0x0	R/W-0x0	R/W-0	R/W-0			R/W-0
15	14	13	12	11	10	9	8
Reserved	TXDCC_PWDN	Reserved	Reserved	Reserved	Reserved	Reserved	TMTRIM
R/W-0	R/W-0			R/W-0x00			R/W-0x00
7			4	3	2	1	0
		TMTRIM	TRIMBYPASS	RDTCT_VTMODE	RESERVED		
		R/W-0x00	R/W-0x0	R/W-0x0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-78. SERDES\_TXCFG2 Register Field Descriptions**

Bit	Field	Value	Description
31	Reserved		Reserved
30-29	TM_DUMMY2IDLE	00 01 10 11	TestMode.Default is 00. If tm_dummy2_enz=1, then this controls Ido dummy digital load. no resistive dummy load 1.5 mA dummy load 1.5 mA dummy load 3mA dummy load Other settings: Extra load turned on
28-27	TM_DUMMY1IDLE	00 01 10 11	TestMode.Default is 00. If tm_dummy1_enz=1, then this controls Ido dummy resistor load. no resistive dummy load 6 mA resistive dummy load 9.6 mA resistive dummy load 15mA resistive dummy load Other settings: Extra load turned on
26-25	TM_TEXTRALOAD	00 01 10 11	TestMode: default is 00. If txa_tmel_enz=1, the driver dummy current controlled by tx_extraload. Extra load current turned off 1mA dummy load 2 mA dummy load 3 mA dummy load
24	DISABLE_FB2_UNUSED		Reserved
23	DISABLE_FB1_TM_SRCONTROL		TM_SRCONTROL
22-21	SC_SATA		TestMode: Control for SATA slew-control. Default value is 00.
20-19	SC_PCIE		TestMode: Control for PCIe slew-control. Default value is 00
18	DISABLE_PCIE_SC	0 1	TestMode: Default value for PCIe/SATA mode=0. 0 Enable output divider slew-rate control for PCIe mode (default) 1 Disable slew-rate control from digital and instead force from SC_PCIE


**Table 18-78. SERDES\_TXCFG2 Register Field Descriptions (continued)**

Bit	Field	Value	Description
17	DISABLE_SATA_SC	0 1	TestMode. Automatically disabled in pcie mode. Default value for PCIE/SATA mode=0. Enable output driver slew-rate control for SATA mode (default). Slew rate automatically adjusted based on RATE in SATA mode. Disable slew-rate control from digital and instead force from SC_SATA
16	RESERVED		Boundary scan initialization for RXN. The IEEE1149.6 boundary scan comparator attached to RXN is initialized to the value of this bit on the rising edge of BSINITCLK
15	RESERVED		Boundary scan initialization for RXP. The IEEE1149.6 boundary scan comparator attached to RXP is initialized to the value of this bit on the rising edge of BSINITCLK
14	TXDCC_PWRDN	0 1	TestMode. Default is 0. TX clock will be duty-cycle corrected (default) TX clock will bypass duty-cycle correction logic
13-9	RESERVED1		Reserved. Default is 00000
8-4	TMTRIM		TestMode: Termination resistor calibration code for grounded resistor. Default is 00000
3	TRIMBYPASS	0 1	TestMode: Default is 0. TX Termination resistor calibrated through continuous digital loop (default) Over-ride digital control of termination resistor with TMTRIM
2-1	RDTCT_VTMODE	00 01 10 11	Receive detect test mode to program threshold. Default is 00. .285V threshold 0.3V threshold .27V threshold 0.35V (VBG_REF)
0	RESERVED		Reserved

**18.5.1.70 SERDES\_TXCFG3**

The SerDes TX Config 3 register (SERDES\_TXCFG3) is described in the figure and table below.

**Figure 18-74. SERDES\_TXCFG3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-79. SERDES\_TXCFG3 Register Field Descriptions**

Bit	Field	Value	Description
31-28	RESERVED		Reserved
27-12	RXLDO_CTRL		TestMode: RX LDO control bits [27:24] = 0111 (LDO loop compensation control) [23] = 0 (When '1', overrides LDO UP signal to be always high) [22] = 0 (Low dropout mode) [21] = 1 ( Vref magnitude selection) [20] = 1 ( Iref magnitude selection) [19:18]= 11 (Quiescent current programmability) [17] = 0 (disable overshoot control block) [16:12]=01110 (default trim setting to get 1.2V)


**Table 18-79. SERDES\_TXCFG3 Register Field Descriptions (continued)**

Bit	Field	Value	Description
11	RXLDO_HITRAN_UNUSED		TestMode: RX LDO transient improvement bit
10-1	TXLDO_CTRL		TestMode:TX LDO control bits [10:7] = 0111 (LDO loop compensation control) [6] = 0 (When '1', overrides LDO UP signal to be always high) [5] = 0 (Low dropout mode) [4] = 1 ( Vref magnitude selection) [3] = 1 ( Iref magnitude selection) [2:1]= 11 (Quiescent current programmability)
0	TXLDO_DISABLE_OVERSHOOT		TestMode: TX LDO disable overshoot control if 1. Default is 0.

**18.5.1.71 SERDES\_TXCFG4**

The SerDes TX Config 4 register (SERDES\_TXCFG4) is described in the figure and table below.

**Figure 18-75. SERDES\_TXCFG4 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-80. SERDES\_TXCFG4 Register Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved		Reserved
4	TM_BIASCTR		TM_BIASCTR used in DCC
3-1	TRIM_MODE		TRIM_MODE[2:0]
0	HYST_DISABLE		HYST_DISABLE_Z and CALOUT_TX

**18.5.2 Configuration Registers Common to Type 0 and Type 1 Headers**

**Table 18-81. Configuration Registers Common to Type 0 and Type 1 Headers**

Offset	Acronym
0h	VENDOR_DEVICE_ID
4h	STATUS_COMMAND
8h	CLASSCODE_REVID

**18.5.2.1 VENDOR\_DEVICE\_ID**

The vendor and device identification register (VENDOR\_DEVICE\_ID) is described in the figure and table below.

**Figure 18-76. VENDOR\_DEVICE\_ID Register**

31	DEVICE_ID	16
	R-8888h	
15	VENDOR_ID	0
	R-104Ch	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-82. VENDOR\_DEVICE\_ID Register Field Descriptions**

Bit	Field	Value	Description
31-16	DEVICE_ID	0-FFFFh	PCIe Vendor ID. Writable from internal bus interface.
15-0	VENDOR_ID	0-FFFFh	PCIe Device ID. Writable from internal bus interface.

### 18.5.2.2 STATUS\_COMMAND Register

The status and command register (STATUS\_COMMAND) is described in the figure and table below.

**Figure 18-77. STATUS\_COMMAND Register**

31	30	29	28	27	26	25	24
Parity Error	Signaled System Error	Received Master Abort	Received Target Abort	Signaled Target Abort	Reserved		Data Parity Error
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R-0		R/W1C-0
23	21		20	19	18	16	
Reserved			Capabilities List	Interrupt Status	Reserved		
R-0			R-1	R-0	R-0		
15	11				10	9	8
Reserved					INTx Disable	Reserved	SERR Enable
R-0					R/W-0	R-0	R/W-0
7	6	5	3		2	1	0
Reserved	Parity Error	Reserved			Bus Master	Memory Space	IO Space
R-0	R/W-0	R-0			R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-83. STATUS\_COMMAND Register Field Descriptions**


Bit	Field	Value	Description
31	Parity Error	0	Set if function receives poisoned TLP.
30	Signaled System Error	0	Set if function sends a ERR_FATAL or ERR_NONFATAL message and SERR enable bit is set to one.
29	Received Master Abort	0	Set when a Requester receives a Completion with Unsupported Request Completion Status.
28	Received Target Abort	0	Set when a Requester receives a Completion with Completer Abort Status.
27	Signaled Target Abort	0	Set when a function acting as a Completer terminates a request by issuing Completer Abort Completion Status to the Requester.
26-25	Reserved	0	Reserved
24	Data Parity Error	0	This bit is set by a Requester if the Parity Error Enable bit is set in its Command register and either the condition that the requester receives a poisoned Completion or the condition that the requester poisons a write request are true.
23-21	Reserved	0	Reserved
20	Capabilities List	0	For PCIe, this field must be set to 1.

**Table 18-83. STATUS\_COMMAND Register Field Descriptions (continued)**

Bit	Field	Value	Description
19	Interrupt Status	0	Indicates that the function has received an interrupt.
18-11	Reserved	0	Reserved
10	INTx Disable	0	Setting this bit disables generation of INTx messages.
9	Reserved	0	Reserved
8	SERR Enable	0	When set, it enables System Error reporting to the Root Complex.
7	Reserved	0	Reserved
6	Parity Error	0	This bit controls whether or not the device responds to detected parity errors. If this bit is set, the PCIExpress will respond normally to parity errors. If this bit is cleared, the PCIExpress will ignore detected parity errors.
5-3	Reserved	0	Reserved
2	Bus Master	0	Enables mastership of the bus.
1	Memory Space	0	This bit is set to enable the device to respond to memory accesses.
0	IO Space	0	This bit is set to enable the device to respond to I/O accesses. This functionality is not supported in PCIExpress and there this bit is set to zero.

### 18.5.2.3 CLASSCODE\_REVID

The class code and revision ID register (CLASSCODE\_REVID) is described in the figure and table below.

**Figure 18-78. CLASSCODE\_REVID Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-84. CLASSCODE\_REVID Register Field Descriptions**

Bit	Field	Value	Description
31-8	Class Code	0-FF FFFFh	PCIe Class Code per PCIe Base Specifications Revision 2.0. Writable from internal bus interface.
7-0	Revision ID	0-FFh	Updated with each revision of hardware. Writable from internal bus interface.

## 18.5.3 Configuration Type 0 Registers

**Table 18-85. Configuration Type 0 Register Summary**


Offset	Acronym	Section
Ch	BIST_HEADER	<a href="#">Section 18.5.3.1</a>
10h	BAR0	<a href="#">Section 18.5.3.2</a>
14h	BAR1	<a href="#">Section 18.5.3.3</a>
	BAR1	<a href="#">Section 18.5.3.3.1</a>
18h	BAR2	<a href="#">Section 18.5.3.4</a>
1Ch	BAR3	<a href="#">Section 18.5.3.5</a>
	BAR3	<a href="#">Section 18.5.3.5.1</a>
20h	BAR4	<a href="#">Section 18.5.3.6</a>
24h	BAR5	<a href="#">Section 18.5.3.7</a>
	BAR5	<a href="#">Section 18.5.3.7.1</a>

**Table 18-85. Configuration Type 0 Register Summary (continued)**

Offset	Acronym	Section
28h	CARDBUS	<a href="#">Section 18.5.3.8</a>
2Ch	SUBSYS_VNDR_ID	<a href="#">Section 18.5.3.9</a>
30h	EXPNSN_ROM	<a href="#">Section 18.5.3.10</a>
34h	CAP_PTR	<a href="#">Section 18.5.3.11</a>
3Ch	INT_PIN	<a href="#">Section 18.5.3.13</a>

### 18.5.3.1 BIST\_HEADER

The BIST, Header Type, Latency Time and Cache Line Size register (BIST\_HEADER) is described in the figure and table below.

**Figure 18-79. BIST\_HEADER Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-86. BIST\_HEADER Register Field Descriptions**

Bit	Field	Value	Description
31	BIST Capable	0	Returns a 1 for BIST capability and 0 otherwise. Not supported by PCIeSS.
30	Start BIST	0	Write a 1 to start BIST. Not supported by PCIeSS.
29-28	Reserved	0	Reserved
27-24	Completion Mode	0-Fh	Completion Code. Not supported by PCIeSS.
23	Multi-function Device	0	Returns 1 if it is a multi function device. Writable from internal bus interface.
22-16	Header Type	0-7Fh	Configuration Header Format. It is set to 1 for RC and cleared to 0 for EP.
15-8	Latency Timer	0-FFh	Not applicable in PCIe
7-0	Cache Line Size	0-FFh	Not applicable in PCIe

### 18.5.3.2 BAR0 Register

The base address register 0 (BAR0) is described in the figure and table below.

**Figure 18-80. BAR0 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-87. BAR0 Register Field Descriptions**

Bit	Field	Value	Description
31-7	Base Address	0-1FF FFFFh	Base Address
6-4	Reserved	0	Reserved
3	Prefetchable	0	For memory BARs, it indicates whether the region is prefetchable. For IO Bars, it is used as second LSB of the base address. Writable from internal bus interface.
2-1	Type	0-3h 0h 1h 2h 3h	Decode type. Writable from internal bus interface. 32 bit decode Reserved 64 bit decode Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

### 18.5.3.3 BAR1

The base address register 1 (BAR1) is described in the figure and table below.

**Figure 18-81. BAR1 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-88. BAR1 Register Field Descriptions**


Bit	Field	Value	Description
31-7	Base Address	0-1FF FFFFh	Base Address
6-4	Reserved	0	Reserved
3	Prefetchable	0	For memory BARs, it indicates whether the region is prefetchable. For IO Bars, it is used as second LSB of the base address. Writable from internal bus interface.
2-1	Type	0-3h 0h 1h 2h 3h	Decode type. Writable from internal bus interface. 32 bit decode Reserved 64 bit decode Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.



### 18.5.3.3.1 BAR1 (64bit BAR0) Register

The base address register 1 (BAR1) (64bit BAR0) is described in the figure and table below.

**Figure 18-82. BAR1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-89. BAR1 Register Field Descriptions**

Bit	Field	Value	Description
31-0	Base Address	0-FFFF FFFFh	Upper 32 bits of BAR0 address

### 18.5.3.4 BAR2

The base address register 2 (BAR2) is described in the figure and table below.

**Figure 18-83. BAR2 Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-90. BAR2 Register Field Descriptions**

Bit	Field	Value	Description
31-7	Base Address	0-1FF FFFFh	Base Address
6-4	Reserved	0	Reserved
3	Prefetchable	0	For memory BARs, it indicates whether the region is prefetchable. For IO Bars, it is used as second LSB of the base address. Writable from internal bus interface.
2-1	Type	0-3h	Decode type. Writable from internal bus interface.
		0h	32 bit decode
		1h	Reserved
		2h	64 bit decode
		3h	Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

### 18.5.3.5 BAR3 Register

The base address register 3 (BAR3) is described in the figure and table below.

**Figure 18-84. BAR3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-91. BAR3 Register Field Descriptions**

Bit	Field	Value	Description
31-7	Base Address	0-1FF FFFFh	Base Address
6-4	Reserved	0	Reserved
3	Prefetchable	0	For memory BARs, it indicates whether the region is prefetchable. For IO Bars, it is used as second LSB of the base address. Writable from internal bus interface.
2-1	Type	0-3h 0h 1h 2h 3h	Decode type. Writable from internal bus interface. 32 bit decode Reserved 64 bit decode Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

#### 18.5.3.5.1 BAR3 (64 bit BAR2) Register

The base address register 3 (BAR2) (64 bit BAR2) is described in the figure and table below.

**Figure 18-85. BAR3 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-92. BAR3 Register Field Descriptions**

Bit	Field	Value	Description
31-0	Base Address	0-FFFF FFFFh	Upper 32 bits of BAR2 address

#### 18.5.3.6 BAR4

The base address register 4 (BAR4) is described in the figure and table below.

**Figure 18-86. BAR4 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-93. BAR4 Register Field Descriptions**

Bit	Field	Value	Description
31-7	Base Address	0-1FF FFFFh	Base Address
6-4	Reserved	0	Reserved
3	Prefetchable	0	For memory BARs, it indicates whether the region is prefetchable. For IO Bars, it is used as second LSB of the base address. Writable from internal bus interface.
2-1	Type	0-3h 0h 1h 2h 3h	Decode type. Writable from internal bus interface. 32 bit decode Reserved 64 bit decode Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

### 18.5.3.7 BAR5 Register

The base address register 5 (BAR5) is described in the figure and table below.

**Figure 18-87. BAR5 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-94. BAR5 Register Field Descriptions**

Bit	Field	Value	Description
31-7	Base Address	0-1FF FFFFh	Base Address
6-4	Reserved	0	Reserved
3	Prefetchable	0	For memory BARs, it indicates whether the region is prefetchable. For IO Bars, it is used as second LSB of the base address. Writable from internal bus interface.
2-1	Type	0-3h 0h 1h 2h 3h	Decode type. Writable from internal bus interface. 32 bit decode Reserved 64 bit decode Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

#### 18.5.3.7.1 BAR5 (64 bit BAR4) Register

The base address register 5 (BAR5) (64 bit BAR4) is described in the figure and table below.

**Figure 18-88. BAR5 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-95. BAR5 Register Field Descriptions**

Bit	Field	Value	Description
31-0	Base Address	0-FFFF FFFFh	Upper 32 bits of BAR4 address

### 18.5.3.8 CARDBUS

The CardBus CIS pointer (CARDBUS) register is described in the figure and table below.

**Figure 18-89. CARDBUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-96. CARDBUS Register Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Reserved

### 18.5.3.9 SUBSYS\_VNDR\_ID

The subsystem and subsystem vendor ID register (SUBSYS\_VNDR\_ID) is described in the figure and table below.

**Figure 18-90. SUBSYS\_VNDR\_ID Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-97. SUBSYS\_VNDR\_ID Register Field Descriptions**

Bit	Field	Value	Description
31-16	subsystem_id	0-FFFFh	PCIe Subsystem ID (TBD). Writable from internal bus interface.
15-0	subsystem_vendor_id	0-FFFFh	PCIe Subsystem Vendor ID (TBD). Writable from internal bus interface.

### 18.5.3.10 EXPNSN\_ROM

The expansion ROM base address (EXPNSN\_ROM) is described in the figure and table below.

**Figure 18-91. EXPNSN\_ROM Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-98. EXPNSN\_ROM Register Field Descriptions**

Bit	Field	Value	Description
31-11	Expansion ROM Base Address	0-1F FFFFh	Address of Expansion ROM
10-1	Reserved	0	Reserved
0	Expansion ROM Enable	0	Expansion ROM Enable

**18.5.3.11 CAP\_PTR**

The capabilities pointer register (CAP\_PTR) is described in the figure and table below.

**Figure 18-92. CAP\_PTR Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-99. CAP\_PTR Register Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	cap_ptr	0-FFh	First Capability Pointer. By default, it points to Power Management Capability structure. Writable from internal bus interface.

**18.5.3.12 Reserved Register**

This register is reserved.

**Figure 18-93. Reserved Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-100. Reserved Register Field Descriptions**

Bit	Field	Value	Description
31-0	Reserved	0	Reserved

**18.5.3.13 INT\_PIN**

The interrupt pin register (INT\_PIN) is described in the figure and table below.

**Figure 18-94. INT\_PIN Register**

31	24	23	16
max_latency		min_grant	
R-0		R-0	
15	8	7	0
int_pin		int_line	
R-1		R/W-FFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-101. INT\_PIN Register Field Descriptions**

Bit	Field	Value	Description
31-24	max_latency	0-FFh	Not applicable to PCI Express
23-16	min_grant	0-FFh	Not applicable to PCI Express
15-8	int_pin	0-FFh	Interrupt Pin. Valid values at 00h, 01h, 02h, 03h and 04h for unused legacy interrupt, INTA, INTB, INTC or INTD respectively. For single function configuration, the core only uses INTA. Writable from internal bus interface.
7-0	int_line	0-FFh	Interrupt Line

### 18.5.4 Configuration Type 1 Registers

**Table 18-102. Configuration Type 1 Registers**

Offset	Acronym	Section
Ch	BIST_HEADER	<a href="#">Section 18.5.4.1</a>
10h	BAR0 (64/32 Bit Mode)	<a href="#">Section 18.5.4.2</a>
14h	BAR1 (32-bit mode)	<a href="#">Section 18.5.4.3</a>
	BAR1 (64-bit mode)	<a href="#">Section 18.5.4.3.1</a>
18h	BUSNUM	<a href="#">Section 18.5.4.4</a>
1Ch	SECSTAT	<a href="#">Section 18.5.4.5</a>
20h	MEMSPACE	<a href="#">Section 18.5.4.6</a>
24h	PREFETCH_MEM	<a href="#">Section 18.5.4.7</a>
28h	PREFETCH_BASE	<a href="#">Section 18.5.4.8</a>
2Ch	PREFETCH_LIMIT	<a href="#">Section 18.5.4.9</a>
30h	IOSPACE	<a href="#">Section 18.5.4.10</a>
34h	CAP_PTR	<a href="#">Section 18.5.4.11</a>
38h	EXPNSN_ROM	<a href="#">Section 18.5.4.12</a>
3Ch	BRIDGE_INT	<a href="#">Section 18.5.4.13</a>

#### 18.5.4.1 BIST\_HEADER

The BIST, Header Type, Latency Time and Cache Line Size register (BIST\_HEADER) is described in the figure and table below.

**Figure 18-95. BIST\_HEADER Register**

31	30	29	28	27	24	23	22	16			
BIST Capable		Start BIST		Reserved		Completion Code		Multi-function Device		Header Type	
R-0		R-0		R-0		R-0		R-0		R-1	
15							8	7	0		
Latency Timer								Cache Line Size			
R-0								R/W-0			


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-103. BIST\_HEADER Register Field Descriptions**

Bit	Field	Value	Description
31	BIST Capable	0	Returns a 1 for BIST capability and 0 otherwise. Not supported by PCIeSS.
30	Start BIST	0	Write a 1 to start BIST. Not supported by PCIeSS.
29-28	Reserved	0	Reserved
27-24	Completion Code	0-Fh	Completion Code. Not supported by PCIeSS.
23	Multi-function Device	0	Returns 1 if it is a multi function device. Writable from internal bus interface.
22-16	Header Type	0-7Fh	Configuration Header Format. It is set to 1 for RC and cleared to 0 for EP.
15-8	Latency Timer	0-FFh	Not applicable in PCIe.
7-0	Cache Line Size	0-FFh	Not applicable in PCIe.

### 18.5.4.2 BAR0 (64/32 Bit Mode)

The base address register 0 (64/32 bit mode) is described in the figure and table below.

**Figure 18-96. BAR0 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-104. BAR0 Register Field Descriptions**

Bit	Field	Value	Description
31-4	Base Address	0-FFF FFFFh	Base Address. Actual writable bits are determined by BAR0 Mask Register.
3	Prefetchable	0	Set to indicate prefetchable space. This field is writable from internal bus interface.
2-1	Type	0-3h	Decode type. Writable from internal bus interface.
		0h	32 bit decode
		1h	Reserved
		2h	64 bit decode
		3h	Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

### 18.5.4.3 BAR1 (32-Bit Mode)

The base address register 1 (BAR1) (32-bit mode) is described in the figure and table below.

**Figure 18-97. BAR1 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-105. BAR1 Register Field Descriptions**

Bit	Field	Value	Description
31-4	Base Address	0-FFF FFFFh	Base Address. Actual writable bits are determined by BAR0 Mask Register.
3	Prefetchable	0	Set to indicate prefetchable space. This field is writable from internal bus interface.
2-1	Type	0-3h 0h 1h 2h 3h	Decode type. Writable from internal bus interface. 32 bit decode Reserved 64 bit decode Reserved
0	Memory Space	0	Set to indicate Memory Space. Writable from internal bus interface.

#### 18.5.4.3.1 BAR1(64 Bit Mode)

The base address register 1 (BAR1) (64 bit mode) is described in the figure and table below.

**Figure 18-98. BAR1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-106. BAR1 Register Field Descriptions**

Bit	Field	Value	Description
31-0	Base Address	0-FFFF FFFFh	Base Address high 32 bits for BAR0. Actual writable bits are determined by BAR0 Mask Register.

#### 18.5.4.4 BUSNUM

The latency timer and bus number register (BUSNUM) is described in the figure and table below.

**Figure 18-99. BUSNUM Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-107. BUSNUM Register Field Descriptions**

Bit	Field	Value	Description
31-24	Secondary Latency Timer	0-FFh	Not applicable in PCI Express.
23-16	Subordinate Bus Number	0-FFh	Subordinate Bus Number. This is highest bus number on downstream interface.
15-8	Secondary Bus Number	0-FFh	Secondary Bus Number. It is typically 1h for RC.
7-0	Primary Bus Number	0-FFh	Primary Bus Number. It is zero for RC and nonzero for switch devices only.

#### 18.5.4.5 SECSTAT

The secondary status and IO base/limit register (SECSTAT) is described in the figure and table below.



**Figure 18-100. SECSTAT Register**

31	30	29	28	27	26	25	24
DTCT_PERROR	RX_SYS_ERROR	RX_MST_ABORT	RX_TGT_ABORT	TX_TGT_ABORT	Reserved		MST_DPERR
R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0	R-0		R/W1C-0
							16
Reserved							
R-0							
			12	11			8
IO Limit			Reserved			IO Addressing	
R/W-0			R-0			R-0	
				4	3		
IO Base				Reserved		IO Addressing	
R/W-0				R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-108. SECSTAT Register Field Descriptions**

Bit	Field	Value	Description
31	DTCT_PERROR	0	Detected Parity Error
30	RX_SYS_ERROR	0	Received System Error
29	RX_MST_ABORT	0	Received Master Abort
28	RX_TGT_ABORT	0	Received Target Abort
27	TX_TGT_ABORT	0	Signaled Target Abort
26-25	Reserved	0	Reserved
24	MST_DPERR	0	Master Data Parity Error
23-16	Reserved	0	Reserved
15-12	IO Limit	0-Fh	I/O Space Limit
11-9	Reserved	0	Reserved
8	IO Addressing	0	32 bit IO Space indication for IO Limit Register. Indicates 16 bit and 32 bit addressing for 0 and 1 respectively.
7-4	IO Base	0-Fh	IO Space Base
3-1	Reserved	0	Reserved
0	IO Addressing	0	Indicates 0 for 16 bit and 1 for 32 bit addressing for the IO Base Register. Writable from internal bus interface.

#### 18.5.4.6 MEMSPACE

The memory limit and base register (MEMSPACE) is described in the figure and table below.

**Figure 18-101. MEMSPACE Register**

31	20	19	16
Memory Limit		Reserved	
R/W-0		R-0	
			0
15	4	3	0
Memory Base		Reserved	
R/W-0		R-0	


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-109. MEMSPACE Register Field Descriptions**

Bit	Field	Value	Description
31-20	Memory Limit	0-FFFh	Memory Limit Address
19-16	Reserved	0	Reserved
15-4	Memory Base	0-FFFh	Memory Base Address
3-0	Reserved	0	Reserved

#### 18.5.4.7 PREFETCH\_MEM

The prefetchable memory limit and base register (PREFETCH\_MEM) is described in the figure and table below.

**Figure 18-102. PREFETCH\_MEM Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-110. PREFETCH\_MEM Register Field Descriptions**

Bit	Field	Value	Description
31-20	End Address	0-FFFh	Upper 12 bits of 32 bit Prefetchable Memory End Address
19-17	Reserved	0	Reserved
16	Memory Addressing	0 1	Memory addressing. Writable from internal bus interface. 32 bit memory addressing 64 bit memory addressing
15-4	Start Address	0-FFFh	Upper 12 bits of 32 bit Prefetchable Memory Start Address
3-1	Reserved	0	Reserved
0	Memory Addressing	0 1	Memory addressing. Writable from internal bus interface. 32 bit memory addressing 64 bit memory addressing

#### 18.5.4.8 PREFETCH\_BASE

The prefetchable memory base upper 32 bits register (PREFETCH\_BASE) is described in the figure and table below.

**Figure 18-103. PREFETCH\_BASE Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-111. PREFETCH\_BASE Field Descriptions**

Bit	Field	Value	Description
31-0	Base Address	0-FFFF FFFFh	Upper 32 bits of base address of prefetchable memory space. Used when 64 bit addressing is enabled.

### 18.5.4.9 PREFETCH\_LIMIT

The prefetchable limit upper 32 bits register (PREFETCH\_LIMIT) is described in the figure and table below.

**Figure 18-104. PREFETCH\_LIMIT Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-112. PREFETCH\_LIMIT Register Field Descriptions**

Bit	Field	Value	Description
31-0	Limit Address	0-FFFF FFFFh	Upper 32 bits of Limit Address of Prefetchable Memory Space. Used with 64 bit prefetchable memory addressing only.

### 18.5.4.10 IOSPACE

The IO base and limit upper 16 bits register (IOSPACE) is described in the figure and table below.

**Figure 18-105. IOSPACE Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-113. IOSPACE Register Field Descriptions**

Bit	Field	Value	Description
31-16	IOBASE	0-FFFFh	Upper 16 bits of IO Base
15-0	IOLIMIT	0-FFFFh	Upper 16 bits of IO Limit

### 18.5.4.11 CAP\_PTR

The capabilities pointer register (CAP\_PTR) is described in the figure and table below.

**Figure 18-106. CAP\_PTR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-114. CAP\_PTR Register Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	CAP_PTR	0-FFh	First Capability Pointer. By default, it points to Power Management Capability structure. Writable from internal bus interface.

### 18.5.4.12 EXPNSN\_ROM

The expansion ROM base address register (EXPNSN\_ROM) is described in the figure and table below.

**Figure 18-107. EXPNSN\_ROM Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-115. EXPNSN\_ROM Register Field Descriptions**

Bit	Field	Value	Description
31-11	Expansion ROM Base Address	0-1F FFFFh	Address of Expansion ROM
10-1	Reserved	0	Reserved
0	Expansion ROM Enable	0	Expansion ROM Enable

### 18.5.4.13 BRIDGE\_INT

The bridge control register (BRIDGE\_INT) is described in the figure and table below.

**Figure 18-108. BRIDGE\_INT Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-116. BRIDGE\_INT Register Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27	SERREN_STATUS	0	Discard Timer SERR Enable Status. Not Applicable to PCI Express.
26	TIMER_STATUS	0	Discard Timer Status. Not applicable to PCI Express.
25	SEC_TIMER	0	Secondary Discard Timer. Not applicable to PCI Express
24	PRI_TIMER	0	Primary Discard Timer. Not applicable to PCI Express.
23	B2B_EN	0	Fast Back to Back Transactions Enable. Not applicable to PCI Express.
22	SEC_BUS_RST	0	Secondary Bus Reset
21	MST_ABORT_MODE	0	Master Abort Mode. Not applicable to PCI Express. Always zero.
20	VGA_DECODE	0	VGA 16 bit Decode
19	VGA_EN	0	VGA Enable

**Table 18-116. BRIDGE\_INT Register Field Descriptions (continued)**

Bit	Field	Value	Description
18	ISA_EN	0	ISA Enable
17	SERR_EN	0	SERR Enable
16	PERR_RESP_EN	0	Parity Error Response Enable
15-8	INT_PIN	0-FFh	Interrupt Pin. It identifies the legacy interrupt message that the device uses. Valid values are 00h for legacy interrupt not used and 01h, 02h, 03h and 04h for INTA, INTB, INTC or INTD respectively. For single function configuration, the core only uses INTA. This register is writable through internal bus interface.
7-0	INT_LINE	0-FFh	Interrupt Line. Value is system software specified.


### 18.5.5 Power Management Capabilities Registers

**Table 18-117. Power Management Capability Registers**

Offset	Acronym	Section
0h	PMCAP	<a href="#">Section 18.5.5.1</a>
4h	PM_CTL_STAT	<a href="#">Section 18.5.5.2</a>

#### 18.5.5.1 PMCAP Register

The power management capability register (PMCAP) is described in the figure and table below.

**Figure 18-109. PMCAP Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-118. PMCAP Register Field Descriptions**

Bit	Field	Value	Description
31-27	PME_SUPP_N	0-1Fh	PME Support. Writable from internal bus interface.
26	D2_SUPP_N	0	D2 Support. Writable from internal bus interface.
25	D1_SUPP_N	0	D1 Support. Writable from internal bus interface.
24-22	AUX_CURR_N	0-7h	Auxiliary Current. Writable from internal bus interface.
21	DSI_N	0	Device Specific Initialization. Writable from internal bus interface.
20	Reserved	0	Reserved
19	PME_CLK	0	PME Clock. Hardwired to Zero.
18-16	PME_SPEC_VER	0-7h	Power Management Specification Version. Writable from internal bus interface.
15-8	PM_NEXT_PTR	0-FFh	Next Capability Pointer. Writable from internal bus interface.
7-0	PM_CAP_ID	0-FFh	Power Management Capability ID.

### 18.5.5.2 PM\_CTL\_STAT Register

The power management control and status register (PM\_CTL\_STAT) is described in the figure and table below.

**Figure 18-110. PM\_CTL\_STAT Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-119. PM\_CTL-STAT Register Field Descriptions**

Bit	Field	Value	Description
31-24	DATA_REG	0-FFh	Data register for additional information. Not supported.
23	CLK_CTRL_EN	0	Bus Power/Clock Control Enable. Hardwired to zero.
22	B2_B3_SUPPORT	0	B2 and B3 support. Hardwired to zero.
21-16	Reserved	0	Reserved
15	PME_STATUS	0	PME Status. Indicates if a previously enabled PME event occurred or not.
14-13	DATA_SCALE	0-3h	Data Scale. Not supported.
12-9	DATA_SELECT	0-Fh	Data select. Not supported.
8	PME_EN	0	PME Enable. Value of 1 indicates device is enabled to generate PME. Writable from internal bus interface.
7-4	Reserved	0	Reserved
3	NO_SOFT_RST	0	No soft reset. It is set to disable reset during a transition from D3 to D0. Writable from internal bus interface.
2	Reserved	0	Reserved
1-0	PWR_STATE	0-3h	Power State. Controls the device power state. Writes are ignored if the state is not supported. Writable from internal bus interface.
		0	D0 power state
		1h	D1 power state
		2h	D2 power state
		3h	D3 power state

### 18.5.6 Message Signaled Interrupts Registers


**Table 18-120. Message Signaled Interrupts Registers**

Offset	Acronym	Section
0h	MSI_CAP	<a href="#">Section 18.5.6.1</a>
4h	MSI_LOW32	<a href="#">Section 18.5.6.2</a>
8h	MSI_UP32	<a href="#">Section 18.5.6.3</a>
Ch	MSI_DATA	<a href="#">Section 18.5.6.4</a>

### 18.5.6.1 MSI\_CAP Register

The MSI capabilities register is described in the figure and table below.

**Figure 18-111. MSI\_CAP Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-121. MSI\_CAP Register Field Descriptions**

Bit	Field	Value	Description
31-24	Reserved	0	Reserved
23	64BIT_EN	0	64-Bit address enabled. Writable from internal bus interface.
22-20	MULT_MSG_EN	0-7h	Multiple Message Enabled. Indicates that multiple message mode is enabled by software. Number of messages enabled must not be greater than Multiple Message Capable value.
19-17	MULT_MSG_CAP	0-7h	Multiple Message Capable. Writable from internal bus interface.
16	MSI_EN	0	MSI Enabled. When set, INTx must be disabled.
15-8	NEXT_CAP	0-FFh	Next Capability Pointer containing the offset to next capability structure. Writable from internal bus interface.
7-0	CAP_ID	0-FFh	MSI Capability ID

### 18.5.6.2 MSI\_LOW32 Register

The MSI lower 32 bits register (MSI\_LOW32) is described in the figure and table below.

**Figure 18-112. MSI\_LOW32 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-122. MSI\_LOW32 Register Field Descriptions**

Bit	Field	Value	Description
31-0	LOW32_ADDR	0-FFFF FFFFh	Lower 32 bit address

### 18.5.6.3 MSI\_UP32 Register

The MSI upper 32 bits register (MSI\_UP32) is described in the figure and table below.

**Figure 18-113. MSI\_UP32 Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-123. MSI\_UP32 Register Field Descriptions**

Bit	Field	Value	Description
31-2	UP32_ADDR	0-3FFF FFFFh	Upper 32 bit address
1-0	Reserved	0	Reserved

#### 18.5.6.4 MSI\_DATA Register

The MSI data register (offset is 0x08 is 64 bit not enabled) (MSI\_DATA) is described in the figure and table below.

**Figure 18-114. MSI\_DATA Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-124. MSI\_DATA Register Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-0	MSI_DATA	0-FFFFh	MSI Data

### 18.5.7 PCI Express Capabilities Registers

**Table 18-125. PCIExpress Capabilities Registers**

Offset	Acronym	Section
0h	PCIES_CAP	<a href="#">Section 18.5.7.1</a>
4h	DEVICE_CAP	<a href="#">Section 18.5.7.2</a>
8h	DEV_STAT_CTRL	<a href="#">Section 18.5.7.3</a>
Ch	LINK_CAP	<a href="#">Section 18.5.7.4</a>
10h	LINK_STAT_CTRL	<a href="#">Section 18.5.7.5</a>
14h	SLOT_CAP	<a href="#">Section 18.5.7.6</a>
18h	SLOT_STAT_CTRL	<a href="#">Section 18.5.7.7</a>
1Ch	ROOT_CTRL_CAP	<a href="#">Section 18.5.7.8</a>
20h	ROOT_STATUS	<a href="#">Section 18.5.7.9</a>
24h	DEV_CAP2	<a href="#">Section 18.5.7.10</a>
28h	DEV_STAT_CTRL2	<a href="#">Section 18.5.7.11</a>
30h	LINK_CTRL2	<a href="#">Section 18.5.7.12</a>

#### 18.5.7.1 PCIES\_CAP

The PCI Express capabilities register (PCIES\_CAP) is described in the figure and table below.



**Figure 18-115. PCIES\_CAP Register**

31	30	29	25	24	23	20	19	16
Reserved			INT_MSG		SLT_IMPL_N	DPORT_TYPE		PCIE_CAP
R-0			R-0		R-0	R-x		R-2h
15	NEXT_CAP				8	7	0	
R-0				CAP_ID				
R-0				R-10h				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-126. PCIES\_CAP Register Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Reserved
29-25	INT_MSG	0-1Fh	Interrupt Message Number. Updated by hardware and writable through internal bus Interface.
24	SLT_IMPL_N	0	Slot Implemented. Writable from internal bus interface.
23-20	DPORT_TYPE	0-Fh	Device Port Type (4h for RC, 0 for EP)
19-16	PCIE_CAP	0-Fh	PCI Express Capability Version
15-8	NEXT_CAP	0-FFh	PCIe Next Capability Pointer containing the offset to next capability structure. Writable from internal bus interface.
7-0	CAP_ID	0-FFh	PCIe Capability ID

### 18.5.7.2 DEVICE\_CAP

The device capabilities register (DEVICE\_CAP) is described in the figure and table below.

**Figure 18-116. DEVICE\_CAP Register**

31	28	27	26	25	18	17	16				
Reserved			PWR_LIMIT_SCALE		PWR_LIMIT_VALUE		Reserved				
R-0			R-0		R-0		R-0				
15	14	12	11	9	8	6	5	4	3	2	0
ERR_RPT	Reserved		L1_LATENCY	L0_LATENCY		EXT_TAG_FLD	PHANTOM_FLD		MAX_PAYLD_SZ		
R-1	R-0		R-3h		R-4h		R-0		R-1		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-127. DEVICE\_CAP Register Field Descriptions**

Bit	Field	Value	Description
31-28	Reserved	0	Reserved
27-26	PWR_LIMIT_SCALE	0-3h	Captured Slot Power Limit Scale
25-18	PWR_LIMIT_VALUE	0-FFh	Captured Slow Power Limit Value
17-16	Reserved	0	Reserved
15	ERR_RPT	0	Role based Error Reporting. Writable from internal bus interface.
14-12	Reserved	0	Reserved
11-9	L1_LATENCY	0-7h	Endpoint L1 Acceptable Latency. Must be 0h in RC mode. It is 3h for Endpoint.
8-6	L0_LATENCY	0-7h	Endpoint L1 Acceptable Latency. Must be 0h in RC mode.
5	EXT_TAG_FLD	0	Extended Tag Field Supported. Writable from internal interface but should not be as the hardware is not capable.
4-3	PHANTOM_FLD	0-3h	Phantom Field Supported. Writable from internal bus interface.
2-0	MAX_PAYLD_SZ	0-7h	Maximum Payload size supported. Writable from internal bus interface.

### 18.5.7.3 DEV\_STAT\_CTRL

The device status and control register (DEV\_STAT\_CTRL) is described in the figure and table below.

**Figure 18-117. DEV\_STAT\_CTRL Register**

31	Reserved						24
R-0							
23	22	21	20	19	18	17	16
Reserved		TPEND	AUX_PWR	UNSUP_RQ_DET	FATAL_ERR	NFATAL_ERR	CORR_ERR
R-0		R-0	R-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0
15	14	12		11	10	9	8
Reserved	MAX_REQ_SZ			NO_SNOOP	AUX_PWR_PM_EN	PHANTOM_EN	XTAG_FIELD_EN
R-0	R/W-2h			R/W-1	R/W-0	R/W-0	R/W-0
7	5		4	3	2	1	0
MAX_PAYLOAD			RELAXED	UNSUP_REQ_REP	FATAL_ERR_REP	NFATAL_ERR_REP	CORR_ERR_REP
R/W-0			R/W-1	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-128. DEV\_STAT\_CTRL Register Field Descriptions**

Bit	Field	Value	Description
31-22	Reserved	0	Reserved
21	TPEND	0	Transaction Pending
20	AUX_PWR	0	Auxiliary Power Detected
19	UNSUP_RQ_DET	0	Unsupported Request Detected
18	FATAL_ERR	0	Fatal Error Detected
17	NFATAL_ERR	0	Non-fatal Error Detected
16	CORR_ERR	0	Correctable Error Detected
15	Reserved	0	Reserved
14-12	MAX_REQ_SZ	0-7h	Maximum Read Request Size
11	NO_SNOOP	0	Enable no snoop
10	AUX_PWR_PM_EN	0	AUX Power PM Enable
9	PHANTOM_EN	0	Phantom Function Enable
8	XTAG_FIELD_EN	0	Extended Tag Field Enable
7-5	MAX_PAYLOAD	0-7h	Maximum Payload Size
4	RELAXED	0	Enable Relaxed Ordering
3	UNSUP_REQ_REP	0	Enable Unsupported Request Reporting
2	FATAL_ERR_REP	0	Fatal Error Reporting Enable
1	NFATAL_ERR_REP	0	Non-Fatal Error Reporting Enable
0	CORR_ERR_REP	0	Correctable Error Reporting Enable

#### 18.5.7.4 LINK\_CAP

The register LINK\_CAP is (described in the figure and table below.

**Figure 18-118. LINK\_CAP Register**

31 <span style="float: right;">24</span>										
PORT_NUM										
R-0										
23	22	21	20	19	18	17	16			
Reserved	BW_NOTIFY_CAP		DLL_REP_CAP		DOWN_ERR_REP_CAP		CLK_PWR_MGMT		L1_EXIT_LAT	
R-0		R-0		R-0		R-0		R-3h		
15		14	12		11	10	9	8		
L1_EXIT_LAT		LOS_EXIT_LAT			AS_LINK_PM		MAX_LINK_WIDTH			
R-0		R-5h			R-1		R-0			
7				4	3	0				
MAX_LINK_WIDTH					MAX_LINK_SPEED					
R-2h					R-2h					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-129. LINK\_CAP Register Field Descriptions**

Bit	Field	Value	Description
31-24	PORT_NUM	0-FFh	Port Number. Writable from internal bus interface.
23-22	Reserved	0	Reserved
21	BW_NOTIFY_CAP	0	Link Bandwidth Notification Capable. Always 1 for downstream and 0 for upstream.
20	DLL_REP_CAP	0	Data Link Layer Active Reporting Capable. Always 1 for downstream and 0 for upstream.
19	DOWN_ERR_REP_CAP	0	Surprise Down Error Reporting Capable. Not supported. Always zero.
18	CLK_PWR_MGMT	0	Clock Power Management. Zero for downstream ports. Writable from internal bus interface.
17-15	L1_EXIT_LAT	0-7h	L1 Exit Latency when common clock is used. Writable from internal bus interface.
14-12	LOS_EXIT_LAT	0-7h	L0s Exit Latency. Writable from internal bus interface.
11-10	AS_LINK_PM	0-3h	Active State Link PM Support. Writable from internal bus interface. By default, L0s is enabled and L1 is disabled.
9-4	MAX_LINK_WIDTH	0-3Fh	Maximum Link Width. Writable from internal bus interface.
3-0	MAX_LINK_SPEED	0-Fh	Maximum Link Speed. Writable from internal bus interface.

### 18.5.7.5 LINK\_STAT\_CTRL

The link status and control register (LINK\_STAT\_CTRL) is described in the figure and table below.

**Figure 18-119. LINK\_STAT\_CTRL Register**

31	30	29	28	27	26	25	24
LINK_BW_STATUS	LINK_BW_MGMT_STATUS	DLL_ACTIVE	SLOT_CLK_CFG	LINK_TRAINING	UNDEF	NEGOTIATED_LINK_WD	
R/W1C-0	R/W1C-0	R-0	R-1	R-0	R-0	R-0	
23	NEGOTIATED_LINK_WD		20	19	LINK_SPEED		
R-1		R-1					
15	Reserved		12	11	10	9	8
R-0			LINK_BW_INIT_EN	LINK_BW_MGMT_INT_EN	HW_AUTO_WIDTH_DIS	CLK_PWR_MGMT_EN	
R-0			R-0	R-0	R-0	R/W-0	
7	6	5	4	3	2	1	0
EXT_SYNC	COMMON_CLK_CFG	RETRAIN_LINK	LINK_DISABLE	RCB	Reserved	ACTIVE_LINK_PM	
R/W-0	R/W-0	R/W-0	R/W-0	R-1	R-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-130. LINK\_STAT\_CTRL Register Field Descriptions**

Bit	Field	Value	Description
31	LINK_BW_STATUS	0	Link Autonomous Bandwidth Status. NA and Reserved for End Point.
30	LINK_BW_MGMT_STATUS	0	Link Bandwidth Management Status. NA and Reserved for End Point.
29	DLL_ACTIVE	0	Data Link Layer Active
28	SLOT_CLK_CFG	0	Slot Clock Configuration. Writable from internal bus interface.
27	LINK_TRAINING	0	Link Training. Not applicable to Root Complex.
26	UNDEF	0	Undefined for PCI Express
25-20	NEGOTIATED_LINK_WD	0-3Fh	Negotiated Link Width. Set automatically by hardware after link initialization.
19-16	LINK_SPEED	0-Fh	Link Speed. Set automatically by hardware after link initialization.
15-12	Reserved	0	Reserved
11	LINK_BW_INT_EN	0	Link Autonomous Bandwidth Interrupt Enable. Not applicable and is Reserved for End Point.
10	LINK_BW_MGMT_INT_EN	0	Link Bandwidth Management Interrupt Enable. Not applicable and is Reserved for End Point.
9	HW_AUTO_WIDTH_DIS	0	Hardware Autonomous Width Disable. Not supported and hardwired to zero.
8	CLK_PWR_MGMT_EN	0	Enable Clock Power Management
7	EXT_SYNC	0	Extended Synch
6	COMMON_CLK_CFG	0	Common Clock Configuration
5	RETRAIN_LINK	0	Retrain Link. Not applicable and Reserved for EP.
4	LINK_DISABLE	0	Link disable.
3	RCB	0	Read Completion Boundary. Writable via internal bus interface for Root Complex.
2	Reserve	0	Reserved
1-0	ACTIVE_LINK_PM	0-3h	Active State Link PM Control

### 18.5.7.6 SLOT\_CAP

The slot capabilities register (RC Mode only) (SLOT\_CAP) is described in the figure and table below.

**Figure 18-120. SLOT\_CAP Register**

31								24							
SLOT_NUM															
R-0															
23				19				18		17		16			
SLOT_NUM								CMD_COMP_SUPP		EML_PRESENT		PWR_LMT_SCALE			
R-0								R-0		R-0		R-0			
15				14								8			
PWR_LMT_SCALE		PWR_LMT_VALUE													
R-0		R-0													
7		6		5		4		3		2		1		0	
PWR_LMT_VALUE		HP_CAP		HP_SURPRISE		PWR_IND		ATTN_IND		MRL_SENSOR		PWR_CTL		ATTN_BUTTON	
R-0		R-1		R-0		R-0		R-0		R-0		R-0		R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-131. SLOT\_CAP Register Field Descriptions**

Bit	Field	Value	Description
31-19	SLOT_NUM	0-1FFF	Physical Slot Number. Writable from internal bus interface.
18	CMD_COMP_SUPP	0	No Command Complete Support. Writable from internal bus interface.
17	EML_PRESENT	0	Electromechanical Interlock Present. Writable from internal bus interface.
16-15	PWR_LMT_SCALE	0-3h	Slow Power Limit Scale. Writable from internal bus interface.
14-7	PWR_LMT_VALUE	0-FFh	Slow Power Limit Value. Writable from internal bus interface.
6	HP_CAP	0	Hot Plug Capable. Writable from internal bus interface.
5	HP_SURPRISE	0	Hot Plug Surprise. Writable from internal bus interface.
4	PWR_IND	0	Power Indicator Present. Writable from internal bus interface.
3	ATTN_IND	0	Attention Indicator Present. Writable from internal bus interface.
2	MRL_SENSOR	0	MRL Sensor Present. Writable from internal bus interface.
1	PWR_CTL	0	Power Controller Present. Writable from internal bus interface. If there is no power controller, software must ensure that system power is up before reading Presence Detect state.
0	ATTN_BUTTON	0	Attention Indicator Present. Writable from internal bus interface.

### 18.5.7.7 SLOT\_STAT\_CTRL

The slot status and control register (RC mode only register (SLOT\_STAT\_CTRL) is described in the figure and table below.

**Figure 18-121. SLOT\_STAT\_CTRL Register**

31								25				24					
Reserved												DLL_STATE					
R-0												RW1C-0					
23		22		21		20		19		18		17		16			
EM_LOCK		PRESENCE_DET		MRL_STATE		CMD_COMLETE		PRESENCE_CHG		MRL_CHANGE		PWR_FAULT		ATTN_PRESSED			
R-0		R-1		R-0		RW1C-0		RW1C-0		RW1C-0		RW1C-0		RW1C-0			
15				13				12		11		10		9		8	
Reserved				DLL_CHG_EN		EM_LOCK_CTL		PM_CTL		PM_IND_CTL							
R-0				R/W-0		R/W-0		R/W-0		R/W-3h							
7		6		5		4		3		2		1		0			
ATTN_IND_CTL		HP_INT_EN		CMD_CMP_INT_EN		PRS_DET_CHG_EN		MRL_CHG_EN		PWR_FLT_DET_EN		ATTN_BUTT_EN					
R/W-3h		R/W-3		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0					


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-132. SLOT\_STAT\_CTRL Register Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24	DLL_STATE	0	Data Link Layer State Changed
23	EM_LOCK	0	Electromechanical Lock Status
22	PRESENCE_DET	0	Presence Detect State
21	MRL_STATE	0	MRL Sensor State
20	CMD_COMPLETE	0	Command Completed
19	PRESENCE_CHG	0	Presence Detect Changed
18	MRL_CHANGE	0	MRL Sensor Changed
17	PWR_FAULT	0	Power Fault Detected
16	ATTN_PRESSED	0	Attention Button Pressed
15-13	Reserved	0	Reserved
12	DLL_CHG_EN	0	Data Link Layer State Changed Enable
11	EM_LOCK_CTL	0	Electromechanical Interlock Control
10	PM_CTL	0	Power Controller Control
9-8	PM_IND_CTL	0-3h	Power Indicator Control
7-6	ATTN_IND_CTL	0-3h	Attention Indicator Control
5	HP_INT_EN	0	Hot Plug Interrupt Enable
4	CMD_CMP_INT_EN	0	Command Completed Interrupt Enable
3	PRS_DET_CHG_EN	0	Presence Detect Changed Enable
2	MRL_CHG_EN	0	MRL Sensor Changed Enable
1	PWR_FLT_DET_EN	0	Power Fault Detected Enable
0	ATTN_BUTT_EN	0	Attention Button Pressed Enable

**18.5.7.8 ROOT\_CTRL\_CAP**

The root control and capabilities Register (RC Mode only) (ROOT\_CTRL\_CAP) is described in the figure and table below.

**Figure 18-122. ROOT\_CTRL\_CAP Register**

**Table 18-133. ROOT\_CTRL\_CAP Register Field Descriptions**


Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	CRS_SW	0	CRS Software Visibility. Not Supported. Hardwired to Zero.
15-5	Reserved	0	Reserved
4	CRS_SW_EN	0	CRS Software Visibility Enable. Not Supported and set to 0h.
3	PME_INT_EN	0	PME Interrupt Enable
2	SERR_FATAL_ERR	0	System Error on Fatal Error Enable

**Table 18-133. ROOT\_CTRL\_CAP Register Field Descriptions (continued)**

Bit	Field	Value	Description
1	SERR_NFATAL_ERR	0	System Error on Non-fatal Error Enable
0	SERR_EN	0	System Error on Correctable Error Enable

### 18.5.7.9 ROOT\_STATUS

The root status and control register (RC mode only) (ROOT\_STATUS) is described in the figure and table below.

**Figure 18-123. ROOT\_STATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-134. ROOT\_STATUS Register Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reserved
17	PME_PEND	0	PME is pending.
16	PME_STATUS	0	Indicates that PME was asserted by the PME Requester.
15-0	PME_REQ_ID	0	ID of the last PME Requester.

### 18.5.7.10 DEV\_CAP2

The device capabilities 2 register (DEV\_CAP2) is described in the figure and table below.

**Figure 18-124. DEV\_CAP2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-135. DEV\_CAP2 Register Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4	CMPL_TO_DIS_SUPP	0	Completion timeout disable supported
3-0	CMPL_TO_EN	0-Fh	Completion timeout ranges supported. Applicable to RC/EP.

### 18.5.7.11 DEV\_STAT\_CTRL2

The device status and control register 2 (DEV\_STAT\_CTRL2) is described in the figure and table below.

**Figure 18-125. DEV\_STAT\_CTRL2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-136. DEV\_STAT\_CTRL2 Register Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4	CMPL_TO_DIS	0	Completion timeout disabled
3-0	CMPL_TO	0-Fh	Completion timeout value

### 18.5.7.12 LINK\_CTRL2

The link control register 2 (LINK\_CTRL2) is described in the figure and table below.

**Figure 18-126. LINK\_CTRL2 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-137. LINK\_CTRL2 Register Field Descriptions**

Bit	Field	Value	Description
31-17	Reserved	0	Reserved
16	DE_EMPH	0	Current De-emphasis level
15-13	Reserved	0	Reserved
12	POLL_DEEMPH	0	DE-emphasis level in polling-compliance state
11	CMPL_SOS	0	Compliance SOS
10	ENTR_MOD_COMPL	0	Enter modified compliance
9-7	TX_MARGIN	0-7h	Value of non-de-emphasized voltage level at transmitter pins
6	SEL_DEEMPH	0	Selectable De-emphasis (0 for 6 dB and 1 for 3.5 dB)
5	HW_AUTO_SPEED_DIS	0	Hardware autonomous speed disable
4	ENTR_COMPL	0	Enter compliance
3-0	TGT_SPEED	0-Fh	Gen-1 is 1h and Gen-2 is 2h.

## 18.5.8 PCI Express Extended Capabilities Registers




**Table 18-138. PCI Express Extended Capabilities Registers**

Offset	Acronym	Section
100h	PCIE_EXTCAP	<a href="#">Section 18.5.8.1</a>
104h	PCIE_UNCERR	<a href="#">Section 18.5.8.2</a>
108h	PCIE_UNCERR_MASK	<a href="#">Section 18.5.8.3</a>
10Ch	PCIE_UNCERR_SVRTY	<a href="#">Section 18.5.8.4</a>
110h	PCIE_CERR	<a href="#">Section 18.5.8.5</a>
114h	PCIE_CERR_MASK	<a href="#">Section 18.5.8.6</a>
118h	PCIE_ACCR	<a href="#">Section 18.5.8.7</a>
11Ch	HDR_LOG0	<a href="#">Section 18.5.8.8</a>
120h	HDR_LOG1	<a href="#">Section 18.5.8.9</a>
124h	HDR_LOG2	<a href="#">Section 18.5.8.10</a>
128h	HDR_LOG3	<a href="#">Section 18.5.8.11</a>
12Ch	RC_ERR_CMD	<a href="#">Section 18.5.8.12</a>
130h	RC_ERR_ST	<a href="#">Section 18.5.8.13</a>
134h	ERR_SRC_ID	<a href="#">Section 18.5.8.14</a>

**18.5.8.1 PCIE\_EXTCAP**

The PCI express extended capabilities header (PCIE\_EXTCAP) is described in the figure and table below.

**Figure 18-127. PCIE\_EXTCAP Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-139. PCIE\_EXTCAP Register Field Descriptions**

Bit	Field	Value	Description
31-20	NEXT_CAP	0	Next Capability Offset
19-16	EXT_CAP_VER	0-Fh	Extended Capability Version
15-0	EXT_CAP_ID	0-FFFFh	PCIe Extended Capability ID

**18.5.8.2 PCIE\_UNCERR**

The PCI express uncorrectable error status register (PCIE\_UNCERR) is described in the figure and table below.

**Figure 18-128. PCIE\_UNCERR Register**

31							24								
Reserved															
R-0															
23			21			20		19		18		17		16	
Reserved				UR_ERR_ST		ECRC_ERR_ST		MTPP_ERR_ST		RCVR_OF_ST		UCMP_ST			
R-0				R/W1C-0		R/W1C-0		R/W1C-0		R/W1C-0		R/W1C-0		R/W1C-0	
15		14		13		12		11		8					
CMPL_ABRT_ST		CMPL_TMOT_ST		FCP_ERR_ST		PSND_TLP_ST		Reserved							
R/W1C-0		R/W1C-0		R/W1C-0		R/W1C-0		R-0							
7		6		5		4		3		0					
Reserved				SRPS_DN_ST		DLP_ERR_ST		Reserved							
R-0				R-0		R/W1C-0		R-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-140. PCIE\_UNCERR Register Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20	UR_ERR_ST	0	Unsupported Request Error Status
19	ECRC_ERR_ST	0	ECRC Error Status
18	MTPP_ERR_ST	0	Malformed TLP Status
17	RCVR_OF_ST	0	Receiver Overflow Status
16	UCMP_ST	0	Unexpected Completion Status
15	CMPL_ABRT_ST	0	Completer Abort Status
14	CMPL_TMOT_ST	0	Completion Timeout Status
13	FCP_ERR_ST	0	Flow Control Protocol Error Status
12	PSND_TLP_ST	0	Poisoned TLP Status
11-6	Reserved	0	Reserved
5	SRPS_DN_ST	0	Surprise Down Error Status (not supported)
4	DLP_ERR_ST	0	Data Link Protocol Error Status
3-0	Reserved	0	Reserved

### 18.5.8.3 PCIE\_UNCERR\_MASK

The PCI express uncorrectable error mask register (PCIE\_UNCERR\_MASK) is described in the figure and table below.

**Figure 18-129. PCIE\_UNCERR\_MASK Register**

31							24								
Reserved															
R-0															
23			21			20		19		18		17		16	
Reserved				UR_ERR_MSK		ECRC_ERR_MSK		MTPP_ERR_MSK		RCVR_OF_MSK		UCMP_MSK			
R-0				R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	
15		14		13		12		11		8					
CMPL_ABRT_MSK		CMPL_TMOT_MSK		FCP_ERR_MSK		PSND_TLP_MSK		Reserved							
R/W-0		R/W-0		R/W-0		R/W-0		R-0							
7		6		5		4		3		0					
Reserved				SRPS_DN_MSK		DLP_ERR_MSK		Reserved							
R-0				R-0		R/W-0		R-0							


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-141. PCIE\_UNCERR\_MASK Register Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20	UR_ERR_MSK	0	Unsupported Request Error Mask
19	ECRC_ERR_MSK	0	ECRC Error Mask
18	MTLP_ERR_MSK	0	Malformed TLP Mask
17	RCVR_OF_MSK	0	Receiver Overflow Mask
16	UCMP_MSK	0	Unexpected Completion Mask
15	CMPL_ABRT_MSK	0	Completer Abort Mask
14	CMPL_TMOT_MSK	0	Completion Timeout Mask
13	FCP_ERR_MSK	0	Flow Control Protocol Error Mask
12	PSND_TLP_MSK	0	Poisoned TLP Mask
11-6	Reserved	0	Reserved
5	SRPS_DN_MSK	0	Surprise Down Error Mask (not supported)
4	DLP_ERR_MSK	0	Data Link Protocol Error Mask
3-0	Reserved	0	Reserved

#### 18.5.8.4 PCIE\_UNCERR\_SVRTY

The PCI express uncorrectable error severity register (PCIE\_UNCERR\_SVRTY) is described in the figure and table below.

**Figure 18-130. PCIE\_UNCERR\_SVRTY Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-142. PCIE\_UNCERR\_SVRTY Register Field Descriptions**


Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20	UR_ERR_SVRTY	0	Unsupported Request Error Severity
19	ECRC_ERR_SVRTY	0	ECRC Error Severity
18	MTLP_ERR_SVRTY	0	Malformed TLP Severity
17	RCVR_OF_SVRTY	0	Receiver Overflow Severity
16	UCMP_SVRTY	0	Unexpected Completion Severity
15	CMPL_ABRT_SVRTY	0	Completer Abort Severity
14	CMPL_TMOT_SVRTY	0	Completion Timeout Severity
13	FCP_ERR_SVRTY	0	Flow Control Protocol Error Severity
12	PSND_TLP_SVRTY	0	Poisoned TLP Severity
11-6	Reserved	0	Reserved

**Table 18-142. PCIE\_UNCERR\_SVRTY Register Field Descriptions (continued)**

Bit	Field	Value	Description
5	SRPS_DN_SVRTY	0	Surprise Down Error Severity (not supported)
4	DLP_ERR_SVRTY	0	Data Link Protocol Error Severity
3-0	Reserved	0	Reserved

### 18.5.8.5 PCIE\_CERR

The PCI express correctable error status register (PCIE\_CERR) is described in the figure and table below.

**Figure 18-131. PCIE\_CERR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-143. PCIE\_CERR Register Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved
13	ADV_NFERR_ST	0	Advisory Non-fatal Error Mask
12	RPLY_TMR_ST	0	Reply Timer Timeout Mask
11-9	Reserved	0	Reserved
8	RPLT_RO_ST	0	REPLAY_NUM Rollover Mask
7	BAD_DLLP_ST	0	Bad DLLP Mask
6	BAD_TLP_ST	0	Bad TLP Mask
5-1	Reserved	0	Reserved
0	RCVR_ERR_ST	0	Receiver Error Mask

### 18.5.8.6 PCIE\_CERR\_MASK

PCI express correctable error mask register (PCIE\_CERR\_MASK) is described in the figure and table below.

**Figure 18-132. PCIE\_CERR\_MASK Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-144. PCIe\_CERR\_MASK Register Field Descriptions**

Bit	Field	Value	Description
31-14	Reserved	0	Reserved
13	ADV_NFERR_MSK	0	Advisory Non-fatal Error Mask
12	RPLY_TMR_MSK	0	Reply Timer Timeout Mask
11-9	Reserved	0	Reserved
8	RPLT_RO_MSK	0	REPLAY_NUM Rollover Mask
7	BAD_DLLP_MSK	0	Bad DLLP Mask
6	BAD_TLP_MSK	0	Bad TLP Mask
5-1	Reserved	0	Reserved
0	RCVR_ERR_MSK	0	Receiver Error Mask

**18.5.8.7 PCIe\_ACCR**

The PCI express advanced capabilities and control register (PCIE\_ACCR) is described in the figure and table below.

**Figure 18-133. PCIe\_ACCR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-145. PCIe\_ACCR Register Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	Reserved
8	ECRC_CHK_EN	0	ECRC Check Enable
7	ECRC_CHK_CAP	0	ECRC Check Capable
6	ECRC_GEN_EN	0	ECRC Generation Enable
5	ECRC_GEN_CAP	0	ECRC Generation Capable
4-0	FRST_ERR_PTR	0	First Error Pointer

**18.5.8.8 HDR\_LOG0**

The header log0 register (HDR\_LOG0) is described in the figure and table below.

**Figure 18-134. HDR\_LOG0 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-146. HDR\_LOG0 Register Field Descriptions**

Bit	Field	Value	Description
31-0	HDR_DW0	0-FFFF FFFFh	First DWORD of Header for a detected error

### 18.5.8.9 HDR\_LOG1

The header log 1 register (HDR\_LOG1) is described in the figure and table below.

**Figure 18-135. HDR\_LOG1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-147. HDR\_LOG1 Register Field Descriptions**

Bit	Field	Value	Description
31-0	HDR_DW1	0-FFFF FFFFh	Second DWORD of Header for a detected error

### 18.5.8.10 HDR\_LOG2

The header log2 register (HDR\_LOG2) is described in the figure and table below.

**Figure 18-136. HDR\_LOG2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-148. HDR\_LOG2 Register Field Descriptions**

Bit	Field	Value	Description
31-0	HDR_DW2	0-FFFF FFFFh	Third DWORD of Header for a detected error

### 18.5.8.11 HDR\_LOG3

The header log 3 register (HDR\_LOG3) is described in the figure and table below.

**Figure 18-137. HDR\_LOG3 Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-149. HDR\_LOG3 Register Field Descriptions**

Bit	Field	Value	Description
31-0	HDR_DW3	0-FFFF FFFFh	Fourth DWORD of Header for a detected error

### 18.5.8.12 RC\_ERR\_CMD

The root error command register (RC\_ERR\_CMD) is described in the figure and table below.

**Figure 18-138. RC\_ERR\_CMD Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-150. RC\_ERR\_CMD Register Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2	FERR_RPT_EN	0	Fatal Error Reporting Enable
1	NFERR_RPT_EN	0	Nonfatal Error Reporting Enable
0	CERR_RPT_EN	0	Correctable Error Reporting Enable

### 18.5.8.13 RC\_ERR\_ST

The root error status Register (RC\_ERR\_ST) is described in the figure and table below.

**Figure 18-139. RC\_ERR\_ST Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-151. RC\_ERR\_ST Register Field Descriptions**

Bit	Field	Value	Description
31-27	AER_INT_MSG	0-1Fh	AER Interrupt Message Number. Writable through internal bus interface
26-7	Reserved	0	Reserved
6	FERR_RCV	0	Fatal Error Messages Received
5	NFERR	0	0h Non-Fatal Error Messages Received
4	UNCOR_FATAL	0	First Uncorrectable Fatal
3	MULT_FNF	0	Multiple ERR_FATAL/NONFATAL Received
2	ERR_FNF	0	ERR_FATAL/NONFATAL Received
1	MULT_COR	0	Multiple ERR_COR Received
0	CORR_ERR	0	ERR_COR Received

### 18.5.8.14 ERR\_SRC\_ID

The error source identification register (ERR\_SRC\_ID) is described in the figure and table below.

**Figure 18-140. ERR\_SRC\_ID Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-152. ERR\_SRC\_ID Register Field Descriptions**

Bit	Field	Value	Description
31-16	FNF_SRC_ID	0-FFFFh	Error Fatal or Non-Fatal source identification
15-0	CORR_SRC_ID	0-FFFFh	Error Correctable source identification


## 18.5.9 Port Logic Registers

**Table 18-153. Port Logic Registers**

Offset	Acronym	Section
700h	PL_ACKTIMER	<a href="#">Section 18.5.9.1</a>
704h	PL_OMSG	<a href="#">Section 18.5.9.2</a>
708h	PL_FORCE_LINK	<a href="#">Section 18.5.9.3</a>
70Ch	ACK_FREQ	<a href="#">Section 18.5.9.4</a>
710h	PL_LINK_CTRL	<a href="#">Section 18.5.9.5</a>
714h	LANE_SKEW	<a href="#">Section 18.5.9.6</a>
718h	SYM_NUM	<a href="#">Section 18.5.9.7</a>
71Ch	SYMTIMER_FLTMASK	<a href="#">Section 18.5.9.8</a>
720h	FLT_MASK2	<a href="#">Section 18.5.9.9</a>
728h	DEBUG0	<a href="#">Section 18.5.9.10</a>
72Ch	DEBUG1	<a href="#">Section 18.5.9.11</a>
80Ch	PL_GEN2	<a href="#">Section 18.5.9.12</a>

### 18.5.9.1 PL\_ACKTIMER Register

The Ack latency time and replay timer register (PL\_ACKTIMER) is described in the figure and table below.

**Figure 18-141. PL\_ACKTIMER Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-154. PL\_ACKTIMER Register Field Descriptions**


Bit	Field	Value	Description
31-16	RPLY_LIMT	0-FFFFh	Replay Time Limit
15-0	RND_TRP_LMT	0-FFFFh	Round Trip Latency Time Limit



### 18.5.9.2 PL\_OMSG Register

The other message register (PL\_OMSG ) is described in the figure and table below.

**Figure 18-142. PL\_OMSG Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-155. PL\_OMSG Register Field Descriptions**

Bit	Field	Value	Description
31-0	OMSG	0-FFFF FFFFh	Other Message Register. It can be used to send a specific PCI Express message in which case this register is programmed with the payload and bit 0 of Port Link Control Register is set to transmit the message.

### 18.5.9.3 PL\_FORCE\_LINK Register

The port force link register (PL\_FORCE\_LINK) is described in the figure and table below.

**Figure 18-143. PL\_FORCE\_LINK Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-156. PL\_FORCE\_LINK Register Field Descriptions**

Bit	Field	Value	Description
31-24	LPE_CNT	0-FFh	Low Power Entrance Count
23-22	Reserved	0	Reserved
21-16	LNK_STATE	0-3Fh	Link State
15	FORCE_LINK	0	Force Link
14-8	Reserved	0	Reserved
7-0	LINK_NUM	0-FFh	Link Number

### 18.5.9.4 ACK\_FREQ Register

The ack frequency register (ACK\_FREQ) is described in the figure and table below.

**Figure 18-144. ACK\_FREQ Register**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-157. ACK\_FREQ Register Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved
30	ASPM_L1	0	Set to allow entering ASPM L1 even when link partner did not to L0s. When cleared, the ASPM L1 state is entered only after idle period during which both RX and TX are in L0s.
29-27	L1_ENTRY_LATENCY	0-7h	L1 Entrance Latency. The latency is set to 2 <sup>L1_ENTRY_LATENCY</sup> microseconds with the max being 64 microseconds.
26-24	L0S_ENTRY_LATENCY	0-7h	L0s Entrance Latency. The latency is set to L0S_ENTRY_LATENCY+1 microseconds. Maximum is 7 microseconds.
23-16	COMM_NFTS	0-FFh	Number of Fast Training Sequences when common clock is used and when transitioning from L0s to L0.
15-8	NFTS	0-FFh	Number of Fast Training Sequences to be transmitted when transitioning from L0s to L0. Value of zero is not supported.
7-0	ACK_FREQ	0-FFh	Ack Frequency. Default is to wait until 255 Ack DLLPs are pending before it is sent.

### 18.5.9.5 PL\_LINK\_CTRL Register

The port link control register (PL\_LINK\_CTRL) is described in the figure and table below.

**Figure 18-145. PL\_LINK\_CTRL Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-158. PL\_LINK\_CTRL Register Field Descriptions**


Bit	Field	Value	Description
31-22	Reserved	0	Reserved
21-16	LNK_MODE	0-3Fh	Link Mode Enable.
		0	Reserved
		1h	x1
		2h	Reserved
		3h	x2
		4h-6h	Reserved
		7h	x4
		8h-Eh	Reserved
		Fh	x8
		10h-1Eh	Reserved
1Fh	x16		
20h-3Eh	Reserved		
3Fh	x32		
15-12	Reserved	0	Reserved
11-8	LNK_RATE	0-Fh	Default Link Rate. For 2.5, it is 1h. This register does not affect any functionality.
7	FLNK_MODE	0	Fast Link Mode
6	Reserved	0	Reserved
5	DLL_EN	0	DLL Link Enable

**Table 18-158. PL\_LINK\_CTRL Register Field Descriptions (continued)**

Bit	Field	Value	Description
4	Reserved	0	Reserved
3	RST_ASRT	0	Reset Assert
2	LPBK_EN	0	Loopback Enable
1	SCRM_DIS	0	Scramble Disable
0	OMSG_REQ	0	Other Message Request

### 18.5.9.6 LANE\_SKEW Register

The lane skew register (LANE\_SKEW) is described in the figure and table below.

**Figure 18-146. LANE\_SKEW Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-159. LANE\_SKEW Register Field Descriptions**

Bit	Field	Value	Description
31	L2L_DESKEW	0	Disable Lane to Lane deskew
30-26	Reserved	0	Reserved
25	ACK_DISABLE	0	Disable Ack and Nak DLLP transmission.
24	FC_DISABLE	0	Flow control disable. Set to disable transmission of Flow Control DLLPs.
23-0	LANE_SKEW	0-FF FFFFh	Insert Lane Skew for Transmit. The value is in units of one symbol time. Thus a value 02h will force a skew of two symbol times for that lane. Max allowed is five symbol times. This 24 bit field is used for programming skew for eight lanes with three bits per lane.

### 18.5.9.7 SYM\_NUM Register

The symbol number register (SYM\_NUM) is described in the figure and table below.

**Figure 18-147. SYM\_NUM Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-160. SYM\_NUM Register Field Descriptions**

Bit	Field	Value	Description
31-29	MAX_FUNC	0-7h	Configuration requests at function numbers above this value will result in UR response.
28-24	FCWATCH_TIMER	0-1Fh	Timer Modifier for Flow Control Watchdog Timer. Increases the timer value for Flow control watchdog timer in increments of 16 clock cycles.
23-19	ACK_LATENCY_TIMER	0-1Fh	Timer Modifier for Ack/Nak latency timer in increments of 64 clock periods.
18-14	REPLAY_TIMER	0-1Fh	Timer for replaying TLPs in increments of 64 clock cycles.

**Table 18-160. SYM\_NUM Register Field Descriptions (continued)**

Bit	Field	Value	Description
13-11	Reserved	0	Reserved
10-8	SKP_COUNT	0-7h	Number of SKP symbols
7-4	NUM_TS2_SYMBOLS	0-Fh	Number of TS2 symbols. This field does not affect any functionality.
3-0	TS_COUNT	0-Fh	Number of TS symbols. Set the number of TS identifier symbols that are sent in TS1 and TS2 ordered sets.

### 18.5.9.8 SYMTIMER\_FLTMASK Register

The symbol timer and filter mask register (SYMTIMER\_FLTMASK) is described in the figure and table below.

**Figure 18-148. SYMTIMER\_FLTMASK Register**

31	30	29	28	27	26	25	24
F1_CFG_DROP	F1_IO_DROP	F1_MSG_DROP	F1_CPL_ECRC_DROP	F1_ECRC_DROP	F1_CPL_LEN_TEST	F1_CPL_ATTR_TEST	F1_CPL_TC_TEST
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23	22	21	20	19	18	17	16
F1_CPL_FUNC_TEST	F1_CPL_REQID_TEST	F1_CPL_TAGERR_TEST	F1_LOCKED_RD_AS_UR	F1_CFG1_RE_AS_US	F1_UR_OUT_OF_BAR	F1_UR_POISON	F1_UR_FUN_MISMATCH
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	14	11	10	0			
FC_WDOG_DISABLE	Reserved			SKP_VALUE			
R/W-0	R-0			R/W-500h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-161. SYMTIMER\_FLTMASK Register Field Descriptions**

Bit	Field	Value	Description
31	F1_CFG_DROP	0	Set to allow CFG TLPs on RC
30	F1_IO_DROP	0	Set to allow IO TLPs on RC
29	F1_MSG_DROP	0	Set to allow MSG TLPs on RC
28	F1_CPL_ECRC_DROP	0	Set to allow Completion TLPs with ECRC to pass up
27	F1_ECRC_DROP	0	Set to allow TLPs with ECRC to pass up
26	F1_CPL_LEN_TEST	0	Set to mask length match for received completion TLPs
25	F1_CPL_ATTR_TEST	0	Set to mask attribute match on received completion TLPs
24	F1_CPL_TC_TEST	0	Set to mask traffic class match on received completion TLPs
23	F1_CPL_FUNC_TEST	0	Set to mask function match for received completion TLPs
22	F1_CPL_REQID_TEST	0	Set to mask request ID match for received completion TLPs
21	F1_CPL_TAGERR_TEST	0	Set to mask tag error rules for received completion TLPs
20	F1_LOCKED_RD_AS_UR	0	Set to treat locked read TLPs as supported for EP, UR for RC.
19	F1_CFG1_RE_AS_US	0	Set to treat type 1 CFG TLPs as supported for EP and UR for RC
18	F1_UR_OUT_OF_BAR	0	Set to treat out-of-BAR TLPs as supported requests
17	F1_UR_POISON	0	Set to treat poisoned TLPs as supported requests
16	F1_UR_FUN_MISMATCH	0	Set to treat mismatched TLPs as supported
15	FC_WDOG_DISABLE	0	Disable FC Watchdog Timer
14-11	Reserved	0	Reserved
10-0	SKP_VALUE	0-7FFh	Number of symbol times to wait between transmitting SKP ordered sets. For example, for a setting of 1536 decimal, the wait will be for 1537 symbol times.

### 18.5.9.9 FLT\_MASK2 Register

The filter mask two register (FLT\_MASK2) is described in the figure and table below.

**Figure 18-149. FLT\_MASK2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 18-162. FLT\_MASK2 Register Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	FLUSH_REQ	0	Set to enable the filter to handle flush request
2	DLLP_ABORT	0	Set to disable DLLP Abort for unexpected CPL
1	VMSG1_DROP	0	Set to disable dropping of Vendor MSG Type 1. When cleared, Vendor MSG Type 1 will be passed to internal bus interface
0	VMSG0_DROP	0	Set to disable dropping of Vendor MSG Type 0 with UR reporting. When cleared, Vendor MSG Type 0 will be passed to internal bus interface

### 18.5.9.10 DEBUG0 Register

The debug 0 register (DEBUG0) is described in the figure and table below.

**Figure 18-150. DEBUG0 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-163. DEBUG0 Register Field Descriptions**

Bit	Field	Value	Description
31-28	TS_LINK_CTRL	0-Fh	Link control bits advertised by link partner
27	TX_LANE_K237	0	Currently receiving k237 (PAD) in place of lane number
26	TS_LINK_K237	0	Currently receiving k237 (PAD) in place of link number
25	RCVD_IDLE0	0	Receiver is receiving logical idle
24	RCVD_IDLE1	0	2nd symbol is also idle (16bit PHY interface only)
23-8	PIPE_TXDATA	0-FFFFh	PIPE Transmit data. Reset value is zero but changes at every clock after that.
7-6	PIPE_TXDATAK	0-3h	PIPE transmit K indication
5	TXB_SKIP_TX	0	A skip ordered set has been transmitted
4-0	LTSSM_STATE	0-1Fh	LTSSM current state. A read value of 11h indicates the up status of the Link.

### 18.5.9.11 DEBUG1 Register

The debug 1 register (DEBUG1) is described in the figure and table below.

**Figure 18-151. DEBUG1 Register**

31	30	29	28	27	26	24
SCRAMBLER_DISABLE	LINK_DISABLE	LINK_IN_TRAINING	RCVR_REVRS_POL_EN	TRAINING_RST_N	Reserved	
R-0	R-0	R-0	R-0	R-1	R-0	
23	22	21	20	19	18	16
Rsvd	PIPE_TXDETECTRX_LB	PIPE_TXELECIDLE	PIPE_TXCOMPLIANCE	APP_INIT_RST	Reserved	
R-0	R-0	R-1	R-0	R-0	R-0	
15	RMLH_TS_LINK_NUM					8
R-0						
7	5	4	3	2	1	0
Reserved		XMLH_LINK_UP	RMLH_INSKIP_RCV	RMLH_TS1_RCVD	RMLH_TS2_RCVD	RMLH_RCVD_LANE_REV
R-0		R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-164. DEBUG1 Register Field Descriptions**

Bit	Field	Value	Description
31	SCRAMBLER_DISABLE	0	Scrambling disabled for the link
30	LINK_DISABLE	0	LTSSM in DISABLE state. Link inoperable
29	LINK_IN_TRAINING	0	LTSSM performing link training
28	RCVR_REVRS_POL_EN	0	LTSSM testing for polarity reversal
27	TRAINING_RST_N	0	LTSSM-negotiated link reset
26-23	Reserved	0	Reserved
22	PIPE_TXDETECTRX_LB	0	PIPE receiver detect/loopback request
21	PIPE_TXELECIDLE	0	PIPE transmit electrical idle request
20	PIPE_TXCOMPLIANCE	0	PIPE transmit compliance request
19	APP_INIT_RST	0	Application request to initiate training reset
18-16	Reserved	0	Reserved
15-8	RMLH_TS_LINK_NUM	0-FFh	Link number advertised/confirmed by link partner
7-5	Reserved	0	Reserved
4	XMLH_LINK_UP	0	LTSSM reports PHY link up
3	RMLH_INSKIP_RCV	0	Receiver reports skip reception
2	RMLH_TS1_RCVD	0	TS1 training sequence received (pulse)
1	RMLH_TS2_RCVD	0	TS2 training sequence received (pulse)
0	RMLH_RCVD_LANE_REV	0	Receiver detected lane reversal

### 18.5.9.12 PL\_GEN2 Register

The Gen2 register (PL\_GEN2) is described in the figure and table below.

**Figure 18-152. PL\_GEN2 Register**

31	21	20	19	18	17	16
Reserved	DEEMPH	CFG_TX_CMPL	CFG_TX_SWING	DIR_SPD	LN_EN	
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15	8	7	0			
LN_EN			NUM_FTS			
R/W-2h			R/W-Fh			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 18-165. PL\_GEN2 Register Field Descriptions**

Bit	Field	Value	Description
31-21	Reserved	0	Reserved
20	DEEMPH	0	Set De-emphasis level for upstream ports
19	CFG_TX_CMPL	0	Configure TX Compliance Receive Bit
18	CFG_TX_SWING	0	Configure PHY TX Swing
17	DIR_SPD	0	Directed Speed Change
16-8	LN_EN	0-1FFh	Lane Enable. It is 1 for x1, 2 for x2, and so on.
7-0	NUM_FTS	0-FFh	Number of fast training sequences.

---

---

## ***Real-Time Clock (RTC)***

---

---

This chapter provides a functional presentation of real-time clock (RTC).

<b>Topic</b>	<b>Page</b>
<b>19.1 Introduction</b> .....	<b>2147</b>
<b>19.2 Architecture</b> .....	<b>2148</b>
<b>19.3 Registers</b> .....	<b>2155</b>



## 19.1 Introduction

### 19.1.1 Overview

The real-time clock is a precise timer which can generate interrupts on intervals specified by the user. Interrupts can occur every second, minute, hour, or day. The clock itself can track the passage of real time for durations of several years, provided it has a sufficient power source the whole time.

The basic purpose for the RTC is to keep time of day. The other equally important purpose of RTC is for Digital Rights management. Some degree of tamper proofing is needed to ensure that simply stopping, resetting, or corrupting the RTC does not go unnoticed so that if this occurs, the application can re-acquire the time of day from a trusted source. The final purpose of RTC is to wake the rest of chip up from a power down state.

Alarms are available to interrupt the CPU at a particular time, or at periodic time intervals, such as once per minute or once per day. In addition, the RTC can interrupt the CPU every time the calendar and time registers are updated, or at programmable periodic intervals.

### 19.1.2 Features


The real-time clock (RTC) provides the following features:


- 100-year calendar (xx00 to xx99)
- Counts seconds, minutes, hours, day of the week, date, month, and year with leap year compensation
- Binary-coded-decimal (BCD) representation of time, calendar, and alarm
- 12-hour clock mode (with AM and PM) or 24-hour clock mode
- Alarm interrupt
- Periodic interrupt
- Single interrupt to the CPU
- Supports external 32.768-kHz crystal or external clock source of the same frequency

### 19.1.3 Functional Block Diagram

Figure 19-1 shows the RTC module block diagram. Figure 19-2 shows a functional block diagram of the RTC.

**Figure 19-1. RTC Block Diagram**



**Figure 19-2. RTC Functional Block Diagram**


## 19.2 Architecture

This section defines the module interrupt capabilities and requirements.

### 19.2.1 Clock Source

The clock reference for the RTC is an internal 32.768-kHz crystal or an external clock source of the same frequency. The source for the RTC reference clock may be provided by a crystal or by an external clock source. The RTC has an internal oscillator buffer to support direct operation with a crystal. The crystal is connected between pins RTC\_XI and RTC\_XO. RTC\_XI is the input to the on-chip oscillator and RTC\_XO is the output from the oscillator back to the crystal. For more information about the RTC crystal connection, see your device-specific data manual.

An external 32.768-kHz clock source may be used instead of a crystal. In such a case, the clock source is connected to RTC\_XI, and RTC\_XO is left unconnected.

If the RTC is not used, the RTC\_XI pin should be held low and RTC\_XO should be left unconnected. The RTC\_disable bit in the control register (CTRL\_REG) can be set to save power; however, the RTC\_disable bit should not be cleared once it has been set. If the application requires the RTC module to stop and continue, the STOP\_RTC bit in CTRL should be used instead.

### 19.2.2 Signal Descriptions

Table 19-1 lists the signals and their descriptions for the RTC.

**Table 19-1. RTC Signals**

Signal	I/O	Description
RTC_XI	I	RTC time base input signal. RTC_XI can either be driven with a 32.768-kHz reference clock, or RTC_XI and RTC_XO can be connected to an external crystal. This signal is the input to the RTC internal oscillator.
RTC_XO	O	RTC time base output signal. RTC_XO is the output from the RTC internal oscillator. If a crystal is not used as the time base for RTC_XI, RTC_XO should be left unconnected.

## 19.2.3 Interrupt Support

### 19.2.3.1 CPU Interrupts

The RTC generates two interrupt outputs:

- timer\_intr is a timer interrupt.
- alarm\_intr is an alarm interrupt.

---

**NOTE:** Both interrupt outputs support high-level and high-pulse.

---

### 19.2.3.2 Interrupt Description

#### 19.2.3.2.1 Timer Interrupt (timer\_intr)

The timer interrupt can be generated periodically: every second, every minute, every hour, or every day (see INTERRUPTS\_REG[1:0] for a description of how to set this up). The IT\_TIMER bit of the interrupt register enables this interrupt. The timer interrupt is active-low.

The RTC\_STATUS\_REG[5:2] are only updated at each new interrupt and occur according to [Table 19-2](#). For example, bit 2 (SEC) will always be set when one second has passed. It will also be set when one minute has passed since the completion of one minute also marks the completion of one second (from 59 seconds to 60 seconds). The same holds true for hours and days: each of them will also correspond to the passing of a second.

Conversely, bit 5 (DAY) will always be set when a day has passed. It might also be set when an hour, minute, or second has passed. However, this only occurs when the elapsed hour, minute, or second corresponds to the start of a new day.

**Table 19-2. Interrupt Trigger Events**

	One day has passed	One hour has passed	One minute has passed	One second has passed
STATUS_REG[5] (DAY)	1	0/1 <sup>(1)</sup>	0/1 <sup>(1)</sup>	0/1 <sup>(1)</sup>
STATUS_REG[4] (HOUR)	1	1	0/1 <sup>(1)</sup>	0/1 <sup>(1)</sup>
STATUS_REG[3] (MIN)	1	1	1	0/1 <sup>(1)</sup>
STATUS_REG[2] (SEC)	1	1	1	1

<sup>(1)</sup> This event is only triggered when the elapsed time unit (for example, Day) corresponds to the passage of another unit (for example, Seconds). For example, when the clock ticks from 00:23:59:59 (days : hours : minutes : seconds) to 01:00:00:00.

#### 19.2.3.2.2 Alarm Interrupt (alarm\_intr)

The alarm interrupt can be generated when the time set into TC ALARM registers is exactly the same as in the TC registers. This interrupt is then generated if the IT\_ALARM bit of the interrupts register is set. This interrupt is low-level sensitive. RTC\_STATUS\_REG[6] indicates that IRQ\_ALARM\_CHIP has occurred. This interrupt is disabled by writing '1' into the RTC\_STATUS\_REG[6].

To set up an alarm:

- Modify the ALARM\_SECONDS, ALARM\_MINUTES, ALARM\_HOURS, ALARM\_DAY, ALARM\_WEEK, ALARM\_MONTH, and ALARM\_YEAR registers to the exact time you want an alarm to generate.
- Set the IT\_ALARM bit in the RTC\_INTERRUPTS register to enable the alarm interrupt.

## 19.2.4 Programming/Usage Guide

### 19.2.4.1 Time/Calendar Data Format

The time and calendar data in the RTC is stored as binary-coded decimal (BCD) format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent. Although most of the time/calendar registers have 4 bits assigned to each BCD digit, some of the register fields are shorter since the range of valid numbers may be limited. For example, only 3 bits are required to represent the day of the week (WEEKS\_REG) since only BCD numbers 1 through 7 are required. The following time and calendar registers are supported (BCD Format):

Note that the ALARM registers which share the names above also share the same BCD formatting.

- SECOND - Second Count (00-59)
- MINUTE - Minute Count (00-59)
- HOUR - Hour Count (12HR: 01-12; 24HR: 00-23)
- DAY - Day of the Month Count (01-31)
- WEEK - Day of the Week (0-6: SUN = 0)
- MONTH - Month Count (01-12; JAN = 1)
- YEAR - Year Count (00-99)


### 19.2.4.2 Register Access

The three register types are as follows and each has its own access constraints:

- TC and TC alarm registers
- General registers
- Compensation registers

### 19.2.4.3 OCP MMR Spurious WRT Protection

The module also contains a kicker mechanism (Figure 19-3) to prevent any spurious writes from changing the register values. This mechanism requires two MMR writes to the Kick0 and Kick1 registers with exact data values before the kicker lock mechanism is released. Once released, the MMRs are writeable. The Kick0 data is 83E7 0B13h; the Kick1 data is 95A4 F1E0h. Note that it remains in an unlocked state until an OCP reset or invalid data pattern is written to one of the Kick0 or Kick1 registers.



- S0 is the Reset/Idle state
- S1 is an OCP wrt cycle of 83E7 0B13h at Kick0 completed state
- S2 is the UNLOCK MMR WRT state
- S0 -> S1 when OCP wrt cycle of 83E7 0B13h at Kick0
- S1 -> S2 when OCP wrt cycle of 95A4 F1E0h at Kick1
- S1 -> S0 when OCP reset event
- S2 -> S0 when OCP reset event OR OCP wrt cycle of NOT 83E7 0B13h at Kick0 OR OCP wrt cycle at Kick1
- S2 ->S1 when OCP wrt cycle of 83E7 0B13h at Kick0

#### 19.2.4.4 Reading the Timer/Calendar (TC) Registers

The TC registers have a read-show register. The reading of the Seconds register will update all of the TC registers. For example, the Year will only get updated on a reading of the Seconds register. The time/calendar registers are updated every second as the time changes. During a read of the SECONDS register, the RTC copies the current values of the time/date registers into shadow read registers. This isolation assures that the CPU can capture all the time/date values at the moment of the SECONDS read request and not be subject to changing register values from time updates.

If desired, the RTC also provides a one-time-triggered minute-rounding feature to round the MINUTE:SECOND registers to the nearest minute (with zero seconds). This feature is enabled by setting the ROUND\_30S bit in the control register (CTRL); the RTC automatically rounds the time values to the nearest minute upon the next read of the SECONDS register.

---

**NOTE:** Software should always read the Seconds register first. However, the software does not have to poll any status bit to determine when to read the TC registers. [Table 19-3](#) defines the TC set that gets shadowed.

---

**Table 19-3. RTC Register Names and Values**

Time Unit	Range	Remarks
Year	00 to 99	
Month	01 to 12	
Day	01 to 31	Months 1, 3, 5, 7, 8, 10, 12
	01 to 30	Months 4, 6, 9, 11
	01 to 29	Month 2 (leap year)
	01 to 28	Month 2 (common year)
Week	00 to 06	Day of week
Hour	00 to 23	24 hour mode
	01 to 12	AM/PM mode
Minute	00 to 59	
Seconds	00 to 59	

##### 19.2.4.4.1 Rounding Seconds

Time can be rounded to the closest minute, by setting the ROUND\_30S bit of the control register. When this bit is set, TC values are set to the closest minute value at the next second. The ROUND\_30S bit will be automatically cleared when rounding time is performed.

**Example:**

- If current time is 10H59M45S, round operation will change time to 11H00M00S.
- If current time is 10H59M29S, round operation will change time to 10H59M00S.

### 19.2.4.5 Modifying the TC Registers

To write correct data from/to the TC and TC alarm registers and read the TC alarm registers, the ARM must first read the BUSY bit of the STATUS register until BUSY is equal to zero. Once the BUSY flag is zero, there is a 15  $\mu$ s access period in which the ARM can program the TC and TC alarm registers. Once the 15  $\mu$ s access period passes, the BUSY flag has to be read again from the STATUS register as described previously. If the ARM accesses the TC registers outside of the access period, then the access is not guaranteed.


The ARM can access the STATUS\_REG and CTRL\_REG at any time, with the exception of CTRL\_REG[5] which can only be changed when the RTC is stopped. The ARM can stop the RTC by clearing the STOP\_RTC bit of the control register. After clearing this bit, the RUN bit in the STATUS\_REG (bit 1) needs to be checked to verify the RTC has in fact stopped. Once this is confirmed, the TC values can be updated. After the values have been updated, the RTC can be re-started by resetting the STOP\_RTC bit.

**NOTE:** After writing to a TC register, the user must wait 4 OCP clock cycles before reading the value from the register. If this wait time is not observed and the TC register is accessed, then old data will be read from the register.

**CAUTION**

In order to remove any possibility of interrupting the register's read process, thus introducing a potential risk of violating the authorized 15-microsecond access period, it is strongly recommended that you disable all incoming interrupts during the register read process.

**Figure 19-4. Flow Control for Updating RTC Registers**



#### 19.2.4.5.1 General Registers

The ARM can access the STATUS\_REG and the CTRL\_REG at any time (except the CTRL\_REG[5] bit which must be changed only when the RTC is stopped). For the INTERRUPTS\_REG, the ARM should respect the available access period to prevent spurious interrupt.


The RTC\_DISABLE bit of the CTRL register must only be used to completely disable the RTC function. When this bit is set, the 32 kHz clock is gated, and the RTC is frozen. From this point, resetting this bit to zero can lead to unexpected behavior. In order to save power, this bit should only be used if the RTC function is unwanted in the application.

### 19.2.4.6 Crystal Compensation

To compensate for any inaccuracy of the 32 kHz oscillator, the ARM can perform a calibration of the oscillator frequency, calculate the drift compensation versus one-hour period, and load the compensation registers with the drift compensation value. Auto compensation is enabled by AUTO\_COMP\_EN bit in the RTC\_CTRL register. If the COMP\_REG value is positive, compensation occurs after the second change event. COMP\_REG cycles are removed from the next second. If the COMP\_REG value is negative, compensation occurs before the second change event. COMP\_REG cycles are added to the current second. This enables compensation with a 1 32-kHz period accuracy each hour. The waveform below summarizes positive and negative compensation effect.

Access to the COMP\_MSB\_REG and COMP\_LSB\_REG registers must respect the available access period. These registers should not be updated during compensation (first second of each hour), but it is alright to update them during the second preceding a compensation event. For example, the ARM could load the compensation value into these registers after each hour event, during an available access period.

Figure 19-5. Compensation Illustration



### 19.2.5 Scratch Registers

The RTC provides three general-purpose registers (SCRATCHx\_REG) that can be used to store 32-bit words -- these registers have no functional purpose for the RTC. Software using the RTC may find the SCRATCHx registers to be useful in indicating RTC states. For example, the SCRATCHx\_REG registers may be used to indicate write-protection lock status or unintentional power downs. To indicate write-protection, the software should write a unique value to one of the SCRATCHx\_REG registers when write-protection is disabled and another unique value when write-protection is enabled again. In this way, the lock-status of the registers can be determined quickly by reading the SCRATCH register. To indicate unintentional power downs, the software should write a unique value to one of the SCRATCHx\_REG registers when RTC is configured and enabled. If the RTC is unintentionally powered down, the value written to the SCRATCH register is cleared. For more information, see the registers section.

### 19.2.6 Power Management

The RTC supports the power idle protocol. It has two SWakeup ports: one for the alarm event and one for a timer event.

When the RTC is in IDLE mode, the OCP clock is turned off and the 32 kHz clock remains on. The time and calendar continue to count in IDLE mode. When the RTC is placed back in FUNCTIONAL mode, the TC registers can be read.

The Alarm SWakeup event can be used to wakeup the RTC when it is in IDLE state. In order to do so, the alarm needs to be set and enabled before RTC enters the IDLE state. Once this is done, the SWakeup will occur when the alarm event triggers.

---

**NOTE:** Since SWakeup is not periodic, using it to wake up the RTC when in IDLE state is not recommended. Please use Alarm SWakeup instead.

---

### 19.2.7 Reset Considerations

When the device is initially powered on, the RTC may issue spurious interrupt signals to the CPU. To avoid issues, a software reset should be performed on the RTC module before the CPU interrupt controller is initialized. Also, see the register summary table in the registers section for reset states of each register.



### 19.3 Registers

Table 19-4 lists the memory-mapped registers for the RTC. See your device-specific data manual for the memory address of these registers.


**Table 19-4. Real-Time Clock (RTC) Registers**

Address Offset	Acronym	Register Description
0h	SECONDS_REG	Seconds Register
4h	MINUTES_REG	Minutes Register
8h	HOURS_REG	Hours Register
Ch	DAYS_REG	Day of the Month Register
10h	MONTHS_REG	Month Register
14h	YEARS_REG	Year Register
18h	WEEK_REG	Day of the Week Register
20h	ALARM_SECONDS_REG	Alarm Seconds Register
24h	ALARM_MINUTES_REG	Alarm Minutes Register
28h	ALARM_HOURS_REG	Alarm Hours Register
2Ch	ALARM_DAYS_REG	Alarm Days Register
30h	ALARM_MONTHS_REG	Alarm Months Register
34h	ALARM_YEARS_REG	Alarm Years Register
40h	RTC_CTRL_REG	Control Register
44h	RTC_STATUS_REG	Status Register
48h	RTC_INTERRUPTS_REG	Interrupt Enable Register
4Ch	RTC_COMP_LSB_REG	Compensation (LSB) Register
50h	RTC_COMP_MSB_REG	Compensation (MSB) Register
54h	RTC_OSC_REG	Oscillator Register
60h	RTC_SCRATCH0_REG	Scratch 0 Register (General-Purpose)
64h	RTC_SCRATCH1_REG	Scratch 1 Register (General-Purpose)
68h	RTC_SCRATCH2_REG	Scratch 2 Register (General-Purpose)
6Ch	KICK0R	Kick 0 Register (Write Protect)
70h	KICK1R	Kick 1 Register (Write Protect)
74h	RTC_REVISION	Revision Register
78h	RTC_SYSCONFIG	System Configuration Register
7Ah	RTC_IRQWAKEEN_0	Wakeup Enable Register

### 19.3.1 Seconds Register (SECONDS\_REG)

The SECONDS\_REG is used to program the required seconds value of the current time. Seconds are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent. If the seconds value is 45, then the value of SEC0 is 5 and value of SEC1 is 4.

**Figure 19-6. Seconds Register (SECONDS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-5. Seconds Register (SECONDS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved.
6-4	SEC1	0-5h	2nd digit of seconds, Range is 0 to 5
3-0	SEC0	0-9h	1st digit of seconds, Range is 0 to 9

### 19.3.2 Minutes Register (MINUTES\_REG)

The MINUTES\_REG is used to program the minutes value of the current time. Minutes are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent. If the minutes value is 32, then the value of MIN0 is 2 and value of MIN1 is 3.

**Figure 19-7. Minutes Register (MINUTES\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-6. Minutes Register (MINUTES\_REG) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6-4	MIN1	0-5h	2nd digit of minutes, Range is 0 to 5
3-0	MIN0	0-9h	1st digit of minutes, Range is 0 to 9

### 19.3.3 Hours Register (HOURS\_REG)

The HOURS\_REG is used to program the hours value of the current time. Hours are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent. In 24Hr time mode if you want to set the hour as 18, then HOUR0 is set as 8 and HOUR1 is set as 1.

**Figure 19-8. Hours Register (HOURS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-7. Hours Register (HOURS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7	PM_nAM	0 1	Only used in PM_AM mode (otherwise 0) AM PM
6	Reserved	0	Reserved
5-4	HOUR1	0-2h	2nd digit of hours, Range is 0 to 2
3-0	HOUR0	0-9h	1st digit of hours, Range is 0 to 9

### 19.3.4 Days of the Month Register (DAYS\_REG)

The DAYS\_REG is used to program the day of the month value of the current date. Days are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent. If the day value of the date is 28, DAY0 is set as 8 and DAY1 is set as 2.

**Figure 19-9. Days of the Month Register (DAYS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-8. Day of the Month (DAYS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5-4	DAY1	0-3h	2nd digit of days, Range is 0 to 3
3-0	DAY0	0-9h	1st digit of days, Range is 0 to 9


### 19.3.5 Month Register (MONTHS\_REG)

The MONTHS\_REG is used to set the month in the year value of the current date. Months are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**NOTE:** Usual notation is taken for month value:

- 01 => January
- 02 => February
- ...
- 12 => December

**Figure 19-10. Month Register (MONTHS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-9. Month Register (MONTHS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4	MONTH1	0-1h	2nd digit of months, Range is 0 to 1
3-0	MONTH0	0-9h	1st digit of months, Range is 0 to 9

### 19.3.6 Year Register (YEARS\_REG)

The YEARS\_REG is used to program the year value of the current date. The year value is represented by only the last 2 digits and is stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent. The year 1979 is programmed as 79 with YEAR0 set as 9 and YEAR1 set as 7.

**Figure 19-11. Year Register (YEARS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-10. Year Register (YEARS\_REG) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-4	YEAR1	0-9h	2nd digit of years, Range is 0 to 9
3-0	YEAR0	0-9h	1st digit of years, Range is 0 to 9

### 19.3.7 Day of the Week Register (WEEKS\_REG)

The WEEKS\_REG is used to program the day of the week value of the current date. The day of the week is stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**NOTE:** Sunday is treated as 0, Monday 1, and ending at Saturday with 6.

**Figure 19-12. Day of the Week Register (WEEKS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-11. Day of the Week (WEEKS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-3	Reserved	0	Reserved
2-0	WEEK	0-6h	1st digit of days in a week, Range from 0 (Sunday) to 6 (Saturday)

### 19.3.8 Alarm Second Register (ALARM\_SECONDS\_REG)

The ALARM\_SECONDS\_REG is used to program the second value for the alarm interrupt. Seconds are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**Figure 19-13. Alarm Second Register (ALARM\_SECONDS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-12. Alarm Second Register (ALARM\_SECONDS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6-4	ALARMSEC1	0-5h	2nd digit of seconds, Range is 0 to 5
3-0	ALARMSEC0	0-9h	1st digit of seconds, Range is 0 to 9

### 19.3.9 Alarm Minute Register (ALARM\_MINUTES\_REG)

The ALARM\_MINUTES\_REG is used to program the minute value for the alarm interrupt. Minutes are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**Figure 19-14. Alarm Minute Register (ALARM\_MINUTES\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-13. Alarm Minute Register (ALARM\_MINUTES\_REG) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6-4	ALARM_MIN1	0-5h	2nd digit of minutes, Range is 0 to 5
3-0	ALARM_MIN0	0-9h	1st digit of minutes, Range is 0 to 9

### 19.3.10 Alarm Hour Register (ALARM\_HOURS\_REG)

The ALARM\_HOURS\_REG is used to program the hour value for the alarm interrupt. Hours are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**Figure 19-15. Alarm Hour Register (ALARM\_HOURS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-14. Alarm Hour Register (ALARM\_HOURS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved.
7	ALARM_PM_nAM	0 1	Only used in PM_AM mode (otherwise 0) AM PM
6	Reserved	0	Reserved.
5-4	ALARM_HOUR1	0-2h	2nd digit of hours, Range is 0 to 2
3-0	ALARM_HOUR0	0-9h	1st digit of hours, Range is 0 to 9

### 19.3.11 Alarm Day of the Month Register (ALARM\_DAYS\_REG)

The ALARM\_DAYS\_REG is used to program the day of the month value for the alarm interrupt. Days are stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**Figure 19-16. Alarm Day of the Month (ALARM\_DAYS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-15. Alarm Day of the Month Register (ALARM\_DAYS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5-4	ALARM_DAY1	0-3h	2nd digit for days, Range from 0 to 3
3-0	ALARM_DAY0	0-9h	1st digit for days, Range from 0 to 9

### 19.3.12 Alarm Month Register (ALARM\_MONTHS\_REG)

The ALARM\_MONTHS\_REG is used to program the month in the year value for the alarm interrupt. The month is stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**Figure 19-17. Alarm Month Register (ALARM\_MONTHS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 19-16. Alarm Month Register (ALARM\_MONTHS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved	0	Reserved
4	ALARM_MONTH1	0-1h	2nd digit of months, Range from 0 to 1
3-0	ALARM_MONTH0	0-9h	1st digit of months, Range from 0 to 9

### 19.3.13 Alarm Year Register (ALARM\_YEARS\_REG)

The ALARM\_YEARS\_REG is used to program the year for the alarm interrupt. Only the last two digits are used to represent the year and is stored as BCD format. In BCD format, the decimal numbers 0 through 9 are encoded with their binary equivalent.

**Figure 19-18. Alarm Year Register (ALARM\_YEARS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-17. Alarm Year Register (ALARM\_YEARS\_REG) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-4	ALARM_YEAR1	0-9h	2nd digit of years, Range from 0 to 9
3-0	ALARM_YEAR0	0-9h	1st digit of years, Range from 0 to 9



### 19.3.14 Control Register (CTRL\_REG)

The CTRL\_REG contains the controls to enable/disable RTC, set the 12/24 hour time mode, to enable the 30 second rounding feature, and to STOP/START RTC.

**Figure 19-19. Control Register (CTRL\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-18. Control Register (CTRL\_REG) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved.
6	RTC_disable	0 1	Disable RTC module and gate 32-kHz reference clock. RTC enable RTC disable (no 32 kHz clock)
5	SET_32_COUNTER	0 1	Set the 32-kHz counter with the value stored in the compensation registers when the SET_32_COUNTER bit is set. No action. Set the 32Khz counter with compensation registers value
4	TEST_MODE	0 1	Test mode. Functional mode Test mode (Auto compensation is enabled when the 32Khz counter reaches its end)
3	MODE_12_24	0 1	Enable 12-hour mode for HOURS and ALARMHOURS registers. 24-hr mode 12-hour mode
2	AUTO_COMP	0 1	Enable oscillator compensation mode. No auto compensation Auto compensation enabled
1	ROUND_30S	0 1	Enable one-time rounding to nearest minute on next time register read. No update Time is rounded to the nearest minute
0	STOP_RTC	0 1	Stop the RTC 32-kHz counter. RTC is frozen RTC is running


**NOTE:**

- The SET\_32\_counter must only be used when the RTC is frozen.
  - The RTC\_DISABLE bit of the CTRL register must only be used to completely disable the RTC function. When this bit is set, the 32 kHz clock is gated, and the RTC is frozen. From this point, resetting this bit to zero can lead to unexpected behavior. This bit should only be used if the RTC function is unwanted in the application, in order to save power.
  - MODE\_12\_24: It is possible to switch between the two modes at any time without disturbing the RTC; read or write is always performed with the current mode.
  - Auto compensation is enabled by AUTO\_COMP\_EN bit in the RTC\_CTRL register. If the COMP\_REG value is positive, compensation occurs after the second change event. COMP\_REG cycles are removed from the next second. If the COMP\_REG value is negative, compensation occurs before the second change event. COMP\_REG cycles are added to the current second. This enables it to compensate with one 32-kHz period accuracy each hour.
  - ROUND\_30S is a toggle bit; ARM can only write 1 and RTC clears it. If the ARM sets the ROUND\_30S bit and then reads it, the ARM read 1 until the round-to-the-closet-minute is performed at the next second.
  - ARM can stop the RTC by clearing STOP\_RTC bit of the control register (owing to internal resynchronization, the RUN bit of the status must be checked to be ensure that the RTC is frozen), then update TC values, and re-start the RTC by resetting STOP\_RTC bit.
-

### 19.3.15 Status Register (STATUS\_REG)

The RTC STATUS\_REG contains bits that signal the status of interrupts, events to the processor. Status for the alarm interrupt and timer events are notified by the register.

**Figure 19-20. Status Register (STATUS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-19. Status Register (STATUS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Reserved
6	ALARM	0-1	Indicates that an alarm interrupt has been generated
5	1D_EVENT	0-1	One day has occurred
4	1H_EVENT	0-1	One hour has occurred
3	1M_EVENT	0-1	One minute has occurred
2	1S_EVENT	0-1	One second has occurred
1	RUN	0 1	RTC is frozen or is running. RTC is frozen RTC is running
0	BUSY	0 1	Status of RTC module. Updating event in more than 15 $\mu$ s Updating event


**NOTE:**

- The alarm interrupt keeps its low level until the ARM writes 1 in the ALARM bit of the RTC\_STATUS\_REG register.
- ALARM: This bit will indicate the status of the alarm interrupt. Writing a 1 to the bit clears the interrupt.
- 1D\_EVENT1: This bit will indicate if a day event has occurred. An interrupt will be generated to the processor based on the masking of the interrupt controller.
- 1H\_EVENT1: This bit will indicate if an hour event has occurred. An interrupt will be generated to the processor based on the masking of the interrupt controller.
- 1M\_EVENT1: This bit will indicate if a minute event has occurred. An interrupt will be generated to the processor based on the masking of the interrupt controller.
- 1S\_EVENT1: This bit will indicate if a second event has occurred. An interrupt will be generated to the processor based on the masking of the interrupt controller.
- RUN: This bit will indicate if RTC is frozen or it is running. The RUN bit shows the real state of the RTC. Indeed, because the STOP\_RTC signal is resynchronized on 32-kHz clock the action of this bit is delayed.
- BUSY: This bit will give the status of RTC module. The Time and alarm registers can be modified only when this bit is 0.
- The timer interrupt is a negative edge sensitive low-level pulse (1 OCP cycle duration).

### 19.3.16 Interrupt Register (INTERRUPTS\_REG)

The INTERRUPTS\_REG is used to enable or disable RTC from generating interrupts. The timer interrupt and alarm interrupt can be controlled using this register.

**Figure 19-21. Interrupt Register (INTERRUPTS\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-20. Interrupt Register (INTERRUPTS\_REG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved
3	IT_ALARM	0	Enable one interrupt when the alarm value is reached (TC ALARM registers) by the TC registers
2	IT_TIMER	0	Enable periodic interrupt. Interrupt disabled
		1	Interrupt enabled
1-0	EVERY	0-3h	Interrupt period. 0 Every second 1h Every minute 2h Every hour 3h Every day


**NOTE:**

- The ARM must respect the BUSY period to prevent spurious interrupt. To set a period timer interrupt, the respective period value must be set in the EVERY field. For example, to set a periodic timer interrupt for every hour, the EVERY field has to be set to 2. Along with this the IT\_TIMER bit also has to be set for the periodic interrupt to be generated.
- IT\_ALARM bit has to be set to generate an alarm interrupt.

### 19.3.17 Compensation (LSB) Register (COMP\_LSB\_REG)

The COMP\_LSB\_REG is used to program the LSB value of the 32 kHz periods to be added to the 32 kHz counter every hour. This is used to compensate the oscillator drift. The COMP\_LSB\_REG works together with the compensation (MSB) register (COMP\_MSB\_REG). The AUTOCOMP bit in the control register (CTRL\_REG) must be enabled for compensation to take place.

**Figure 19-22. Compensation (LSB) Register (COMP\_LSB\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-21. Compensation (LSB) Register (COMP\_LSB\_REG) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	RTC_COMP_LSB	0-FFh	Indicates number of 32-kHz periods to be added into the 32-kHz counter every hour

**NOTE:** This register must be written in two's complement. That means that to add one 32-kHz oscillator period every hour, the ARM must write FFFFh into RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG. To remove one 32-kHz oscillator period every hour, the ARM must write 0001h into RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG. The 7FFFh value is forbidden.

### 19.3.18 Compensation (MSB) Register (COMP\_MSB\_REG)

The COMP\_MSB\_REG is used to program the MSB value of the 32 kHz periods to be added to the 32 kHz counter every hour. This is used to compensate the oscillator drift. The COMP\_MSB\_REG works together with the compensation (LSB) register (COMP\_LSB\_REG) to set the hourly oscillator compensation value. The AUTOCOMP bit in the control register (CTRL\_REG) must be enabled for compensation to take place.

**Figure 19-23. Compensation (MSB) Register (COMP\_MSB\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-22. Compensation (MSB) Register (COMP\_MSB\_REG) Field Descriptions**


Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	RTC_COMP_MSB	0-FFh	Indicates number of 32-kHz periods to be added into the 32-kHz counter every hour

**NOTE:** This register must be written in two's complement. That means that to add one 32-kHz oscillator period every hour, the ARM must write FFFFh into RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG. To remove one 32-kHz oscillator period every hour, the ARM must write 0001h into RTC\_COMP\_MSB\_REG and RTC\_COMP\_LSB\_REG. The 7FFFh value is forbidden.

### 19.3.19 Oscillator Register (OSC\_REG)

The OSC\_REG is used to program the oscillator resistance value and the SW\_RESET bit can be used to reset the RTC. This is the only way to reset the RTC.

**Figure 19-24. Oscillator Register (OSC\_REG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-23. Oscillator Register (OSC\_REG) Field Descriptions**


Bit	Field	Value	Description
31-6	Reserved	0	Reserved
5	SWRESET	0-1	Software reset bit
4	OSC32KPWRDNR	0-1	Control of 32 kHz Oscillator powerdown
3-0	SWRESPROG	0-Fh	Value of the oscillator resistance

**NOTE:** SW\_RESET bit is set to 1 to reset the RTC module. This bit is self-clearing, and is always read as 0. CPU must care of interrupt handling before RTC is reset. After setting the SW\_RESET bit, you must not access any of the RTC registers for 3 32kHz clock cycles (roughly 2200 OCP cycles).

### 19.3.20 Scratch Registers (SCRATCHx\_REG)

The SCRATCH\_REG is used to hold some required values for the RTC register.

**Figure 19-25. Scratch Registers (SCRATCHx\_REG)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 19-24. Scratch Registers (SCRATCHx\_REG) Field Descriptions**

Bit	Field	Value	Description
31-0	RTCSCRATCHx	0-FFFF FFFFh	Scratch registers, available to program

### 19.3.21 Kick Registers (KICK0R, KICK1R)

The kick registers (KICKnR) are used to enable and disable write protection on the RTC registers. Out of reset, the RTC registers are write-protected. To disable write protection, correct keys must be written to the KICKnR registers.

#### Kick0 Register (KICK0R)

The Kick0 register allows writing to unlock the kick0 data. To disable RTC register write protection, the value of 83E7 0B13h must be written to KICK0R, followed by the value of 95A4 F1E0h written to KICK1R. RTC register write protection is enabled when any value is written to KICK0R.

**Figure 19-26. Kick0 Register (KICK0R)**



LEGEND: W = Write only; -n = value after reset


**Table 19-25. Kick0 Register (KICK0R) Field Descriptions**

Bit	Field	Value	Description
31-0	KICK0	0	Kick0 data

#### Kick1 Register (KICK1R)

The Kick1 register allows writing to unlock the kick1 data and the kicker mechanism to write to other MMRs. To disable RTC register write protection, the value of 83E7 0B13h must be written to KICK0R, followed by the value of 95A4 F1E0h written to KICK1R.

**Figure 19-27. Kick1 Register (KICK1R)**



LEGEND: W = Write only; -n = value after reset


**Table 19-26. Kick1 Register (KICK1R) Field Descriptions**

Bit	Field	Value	Description
31-0	KICK1	0	Kick1 data



### 19.3.22 RTC Revision Register (RTC\_REVISION)

**Figure 19-28. RTC Revision Register (RTC\_REVISION)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-27. RTC Revision Register (RTC\_REVISION) Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	0-3h	Used to distinguish between old scheme and current
29-28	Reserved	0	Reserved
27-16	FUNC	0-FFFh	Function indicates a software compatible module family
15-11	R_RTL	0-1Fh	RTL Version (R)
10-8	X_MAJOR	0-7h	Major Revision
7-6	CUSTOM	0-3h	Indicates a special version for a particular device
5-0	Y_MINOR	0-3Fh	Minor Revision (Y)

### 19.3.23 System Configuration Register (RTC\_SYSCONFIG)

**Figure 19-29. System Configuration Register (RTC\_SYSCONFIG)**




LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-28. System Configuration Register (RTC\_SYSCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	IDLEMODE	0-3h	Configuration of the local target state management mode. By definition target can handle read/write transaction as long as it is out of IDLE state.
		0	Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e., regardless of the IP module's internal requirements; Backup mode, for debug only.
		1h	No-idle mode: local target never enters idle state, Backup mode, for debug only.
		2h	Smart-idle mode: local target's state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements, IP module shall not generate (IRQ- or DMA-request-related) wakeup events.
		3h	Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements, IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state, Mode is only relevant if the appropriate IP module "swakeup" output(s) is (are) implemented.

### 19.3.24 Wakeup Enable Register (RTC\_IRQWAKEEN)

**Figure 19-30. Wakeup Enable Register (RTC\_IRQWAKEEN)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 19-29. Wakeup Enable Register (RTC\_IRQWAKEEN) Field Descriptions**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1	ALARM_WAKEEN	0	Wakeup generation for event Alarm.
		0	Wakeup disabled
		1	Wakeup enabled
0	TIMER_WAKEEN	0	Wakeup generation for event Timer.
		0	Wakeup disabled
		1	Wakeup enabled

## Serial ATA (SATA) Controller

---

---

This chapter describes the Serial ATA Controller (SATA) in the device.

Topic	Page
<b>20.1 Introduction</b> .....	<b>2174</b>
<b>20.2 Architecture</b> .....	<b>2178</b>
<b>20.3 Use Cases</b> .....	<b>2184</b>
<b>20.4 Registers (Controller and PHY)</b> .....	<b>2204</b>
<b>20.5 SATA PLL Registers</b> .....	<b>2255</b>
<b>20.6 SATA Subsystem Registers</b> .....	<b>2264</b>

## 20.1 Introduction

The serial ATA is the successor of the parallel ATA/ATAPI controller that has served as the choice of the communication medium between a portable computer (PC) and a hard-disk drive for several decades. During these times, the PATA interface has gone through changes to sustain the demands of the newly emerging applications needs and eventually, it reached its technical limitation, creating a throughput bound. The PATA controller reached a point where it required major changes to satisfy the upcoming applications requirements and this led to its successor, the birth of the SATA controller. The SATA controller was designed to use the same logical command structures that PATA uses but with a whole new physical characteristic. The SATA controller makes use of two pairs of high-speed differential conductors as opposed to the parallel 16-bit, low-speed interface. This device has a built-in SATA controller with two HBA independent ports both operating in AHCI mode, and both HBA ports are used to interface to data storage devices at both 1.5 Gbits/Sec and 3.0 Gbits/Sec line speeds. AHCI describes a system memory structure which contains a generic area for control and status, and a table of entries describing a command list where each command list entry contains information necessary to program a SATA device, and a pointer to a descriptor table for transferring data between system memory and the device.

### 20.1.1 Purpose of the Peripheral

The SATA controller addresses the drawback of the PATA interface architecture, throughput, and protocol perspectives. PATA required 40/80 wire parallel cable with a length requirement not exceeding 18 inches. With the latest/final PATA H/W design, PATA's maximum transfer rate saturated to a 133 Mbytes/Sec of transfer. In addition to newly added features, like hot swapping and native command queuing, the SATA controller abandoned the parallel physical interface and transitioned to a high-speed serial format using two differential pairs supporting up to 3 Mbits/Sec transfer rate, translating to a 300 Mbytes/Sec raw throughput for the single HBA port.

With the intent on handling roles of the PATA controller and addressing the future needs, the SATA controller is architected with the option of operating in a Legacy mode (which behaves similar to the PATA controller from the protocol/driver perspective), and a new AHCI mode that is different from the Legacy mode. The AHCI mode has a new interface whose standard is not compatible with PATA and does not support the Legacy mode of operation. The communication between a device and software moves from the PATA task file registers access made via byte-wide accesses to a structure based, command Frame Information Structure (FIS), located in system memory that is fetched by the HBA. This reduces command setup time significantly, allowing for multiplexing more SATA devices to a single HBA port. A port multiplier (PM) is required for this task and allows as many as 15 devices to attach to a single HBA port. Software no longer communicates directly to a device via task file registers. In other words, all data transfers between the device and system memory occur through the HBA acting as a bus master to system memory and this transfer happens without intervention of user software. Whether the transaction is of a DMA type or a PIO type (the use of the PIO command type is strongly discouraged and all transfers should be performed using DMA unless a transaction is only performed via PIO command, which in this case is still done via the AHCI master port not the CPU), the HBA fetches and stores data to memory, offloading the CPU. No data port exists for moving data in and out of the system memory similar to the PATA offerings. Software written for AHCI is not allowed to utilize any of the legacy mechanisms to program devices.

The SATA controller uses a less massive thinner flexible cable that can be up to 3 feet (1 meter) in length allowing for easier routing and better air ventilation inside a case. Its power budget is significantly reduced to 250 mV compared to the required 5V and/or 3.3V power of PATA.

Like its predecessor, the SATA controller is most commonly used by PCs, portable devices, and embedded devices to interface a host processor with external data storage or CD/audio devices. It also has the support for hot swapping capability and the ability of interfacing to a port multiplier (PM) to increase the number of devices that can be attached to a single HBA port by as many as fifteen devices. Note that in the case where a PM is used, the bandwidth offered by a single HBA port will be shared amongst the total number of devices attached to the port multiplier.

### 20.1.2 Features Supported

The main features of the SATA controller are:

- Support for Synopsys DWH Serial ATA 1.5Gbps and 3Gbps speeds core

- Supports AHCI Controller (specification version 1.1)
- Supports two independent HBA ports
- Integrated TI SERDES PHY
- Built in/integrated Rx and Tx data buffers
- Supports all SATA power management features
- Internal DMA engine per port
- Hardware-assisted native command queuing (NCQ) for up to 32 entries
- 32-bit addressing
- Supports port multiplier with command-based switching
- Activity LED support

### **20.1.3 Features Not Supported**


Features not supported in this SATA controller are:

- Legacy mode of operation
- Master/slave type of configuration
- Far-end analog loopback
- Message signaled interrupts
- 64-bit addressing
- Dedicated Mechanical Presence Switch Pin (GPIO usage is expected to supplement this task if necessary)
- Dedicated Cold Presence Detect Pin (GPIO usage is expected to supplement this task if necessary)

### 20.1.4 Functional Block Diagram

The SATASS is a fully contained Serial ATA host with built in DMA. It uses the AHCI standard for communication with a SATA device. It has no support for the Legacy mode of operation. [Figure 20-1](#) shows a high level block diagram of the SATA Subsystem (core and the integrated TI PHY (SERDES)).

**Figure 20-1. SATA Core Block Diagram**



### 20.1.5 Industry Standard(s) Compliance

The SATA Subsystem complies with the following industry standards:

- SATA revision 2.6 Gold standard
- AHCI revision 1.1 specification

### 20.1.6 Non-Industry Standard(s) Compliance

The SATA Subsystem complies with the following proprietary standards:

- Synopsys Design Ware Core DWC AHCI Controller Version 2.10
- TI SERDES PHY

### 20.1.7 Terminology Used in this Document

The following is a brief explanation of some terms used in this document:

**AHCI** — Advanced Host Controller Interface (necessary for implementing newly supported features like native command queuing). The device supports only this mode of operation, i.e., has no support for Legacy mode. It also reduces CPU/Software overhead when moving data in and out of the system memory. Note that system software is responsible to ensure that queued and non-queued commands are not mixed in the command list.

**ATA/ATAPI**— Advanced Technology (AT) attachment/ATA packet interface

**CF**— Compact Flash

**Device**— External SATA or ATAPI device attached to the SATA controller

**DMA**— DMA within the ATA controller, not the processor EDMA system

**DWORD**— DWORD is 32 bits of data.

**Command List**— Command List is a memory buffer for as much as 32 commands. Each command is entered in a command slot. This is a required feature when supporting command queuing.

**Command Slot**— A command slot is a subset of the command list. It is the memory buffer for a single command. A total of 32 command slots exist.

**D2H**— D2H is an acronym for “device to HBA” and is mostly used to indicate the direction of the transmission of FIS which is from device to the HBA (host).

**FIS**— FIS is an acronym for “Frame Information Structure.” A frame is made of a data payload with computed CRC and a start and end primitives.

**H2D**— H2D is an acronym for “HBA to device” and is mostly used to indicate the direction of the transmission of FIS which is from HBA (host) to device.

**HBA** — HBA is an acronym for “host bus adapter.” It is the SATA controller that implements the AHCI specification to communicate between system memory and Serial ATA devices.

**Legacy Mode**— This mode of operation allows the user's application software or driver to view the SATA controller in a similar fashion as a PATA controller. However, the device does not support the Legacy mode of operation; it supports the AHCI mode of operation.

**OOB** — Out of Band. OOB signaling is used for during device detection and when recovering from power states.

**PM** — Port Multiplier. A port multiplier allows extending an HBA port connection capability to connect to multiple SATA Devices, a maximum of 15 Devices. Note that the operating bandwidth is shared amongst all the Devices when using this type of configuration.

**PMP** — Port Multiplier Port : A Port of a Port Multiplier (PM).

**PORT**— Refers to HBA Port, mainly within this document. However, the PORT is also be used to refer to a port of a PORT Multiplier.

**PRD** — PRD is an acronym for “physical region descriptor.” A PRD table is a data structure used by DMA engines that comply with the ATA/ATAPI Host Adapters standard. The PRD describes memory regions to be used as the source or destination of data during DMA transfers. A PRD table is often referred to as a scatter/gather list.

**SATA Controller**— Serial ATA controller, also HBA.

**System Memory**— Memory that is external from the SATA controller but is accessible by the built-in SATA controller DMA or the CPU.

## 20.2 Architecture

The Serial ATA Controller supports an advanced host controller interface (AHCI) which is a standard interface. Legacy mode of operation is not supported by either HBA SATA Port. Since the controller complies with the AHCI standard (version 1.1) the details of its operation are captured within the AHCI version 1.1 specification. Please consult the specification for the general behavior of the AHCI SATA Core operation.

### 20.2.1 Clock Control

The SATA controller makes use of the internal 20 MHz clock for both functional and keep alive functions. During a low powerdown event, the keep-alive clock is necessary to insure that portions of the controller interface remain up and running at all times to keep the controller context in tact, as well as to clock the hardware logic necessary used in detecting wakeup events from power-down modes. Access to the SATA controller and resources are implemented through SYSCLK4 derived from the output of the main input reference clock source. Clock to SATA controller (the master/slave interface) is gated by the PRCM (power, reset, and clock management) at the controller boundary and is required to be enabled prior to accessing the SATA controller. However, the keep-alive clock is always ON (that is, it can not be gated at the controller boundary) and can not be turned off as long as the device is in normal operation state.

The SATA PHY requires multiple clock sources for operation. The main device reference 20 MHz clock is one of them and is required at all times. The other clock can be derived from the derivative of the 20MHz reference clock using the PHY PLL or it can be sourced from an external differential clock source. If sourced externally, it requires a high-quality, low-jitter external clock. A 100 MHz clock is preferred in such a case, since this external clock is shared with the PCIe SS that has this requirement. Even though both HBA ports are independent, when sourcing the PHY using the 100MHz PCIe differential clock, SATA1 (SATA ONE) PHY and PLL need to be configured and enabled to use the PCIe clock. Then after SATA0 can be configured and enabled to use the PHY clock. However, when clocking the PHY internally from the main device 20MHz clock, SATA1 resource need not be configured unless needed to use SATA0.

The selection for the input clock source for the SERDES (for example, the 20 MHz reference clock or the 100 MHz differential clock) is configured via the SATA PLL Configuration register fields (SATA0 \_PLLCFGx (n=0,1 => SATA0). SEL\_IN\_FREQ bit field located at 0x4814\_0720 for SATA0) where 0/1 implies external SERDES differential input/reference 20 MHz clock input source. Note that the SATA PLL configuration registers are accessed from the device configuration register space and these registers lie within the control module space which is found in a different location from where the SATA peripheral and PHY registers reside.



## 20.2.2 Signal Description

The device has bonded out the data lines (a set of differential data lines) and a device activity indicator. Signals needed to detect device detection and attached device power indicators need to be implemented via GPIO if desired and no dedicated signals for these tasks exist. The power pins and logic necessary to power-up a cold SATA device should be handled external to the device.

Table 20-1 summarizes the available SATA module signals.

**Table 20-1. SATA Interface Signal Descriptions**

Terminal Name	Direction from the HBA Perspective (In/Out)	Description
SATAn_RXP0 <sup>(1)</sup>	Input	Receive Data Positive Differential Signal for Port 0
SATAn_RXN0 <sup>(1)</sup>	Input	Receive Data Negative Differential Signal for Port 0
SATAn_TXP0 <sup>(1)</sup>	Input	Transmit Data Positive Differential Signal for Port 0
SATAn_TXN0 <sup>(1)</sup>	Input	Transmit Data Positive Differential Signal for Port 0
SERDES_CLKP	Input	PHY Reference Positive Differential Signal
SERDES_CLKN	Input	PHY Reference Negative Differential Signal
SATAn_ACT0_LED <sup>(1)</sup>	Output <sup>(2)</sup>	Device Activity Indicator for HBA Port 0
VDDA_SATAn_1P8	Input	1.8V Analog Power Supply for SATAn.

<sup>(1)</sup> n implies 0 denoting SATA0.

<sup>(2)</sup> Multiplexed with other peripherals.

## 20.2.3 DMA

Both of the AHCI HBA ports contain two DMA engines. One of the DMA engine is used to fetch command from the command list. The other DMA is used to move FISs in and out of system memory. These DMAs are part of the AHCI controller. All data movement in and out of the device is performed through the DMA and no CPU-driven data movement option is available.

The DMA used to move FISs in and out of system memory has a register, PnDMACR (n=0/1 => SATA0), to control the burst transfer. This DMA is used to transfer all information between system memory and the attached SATA device, as well as configuration and status FISs.

The user can program the maximum burst size that will be issued on the system bus independently for both reads and writes. The DMA will issue transactions equaling the programmed size or smaller (in DWORD increments). This can be used to optimize burst size for over-all system throughput efficiency. Refer to [Section 20.4.32](#) for details on legal values. Note that programming a burst size of greater than a transaction size (below), while is not invalid, is meaningless because the DMA maximizes out at the maximum transaction size.

The user can also program the transaction size for both receive and transmit (see [Section 20.4.32](#)). The transaction size is the minimum amount of data that the DMA will work on. For example, if there is an FIS coming from the device to the host, the DMA will not begin transferring data into system memory until there is at least RX\_TRANSACTION\_SIZE (RXTS) data in the receive FIFO. During transmit, the DMA will read data from system memory in TX\_TRANSACTION\_SIZE (TXTS) increments to put into the transmit FIFO. Note that transactions may be broken up into multiple bursts based on burst size, crossing of a 1k boundary, or end-of-frame.

## 20.2.4 Transport Layer

The transport layer handles all of the transport layer functions of the SATA protocol. During reception, it receives a FIS from the Link layer via the Rx FIFO, decodes the type, and routes it to the proper location via the port DMA. During transmission, it transfers a FIS constructed by the port DMA to the link layer via the Tx FIFO. It also passes link layer errors and checks for transport layer errors to pass up to the system.

### 20.2.5 FIFOs

The transport layer also contains the Tx and Rx FIFOs. These FIFOs are used as asynchronous data buffers between the serial domain and the bus clock domain. The size of these FIFOs affects the subsystems ability to buffer data before flow control must be asserted. It also affects the maximum programmable transaction and burst sizes that can be programmed into the port DMA. The Tx FIFO size is 64 DWORDS (256 bytes) deep while the Rx FIFO size is 128 DWORDS (512 bytes) deep.

### 20.2.6 Link Layer

The link layer maintains the link and supports all SATA link layer functionality including:

- Out-of-band (OOB) transmit signaling
- Frame negotiation and arbitration
- Envelope framing/de-framing
- CRC calculation (receive and transmit)
- 8b/10b encoding/decoding
- Flow control
- Frame acknowledgment and status
- Data width conversion
- Data scrambling/descrambling
- Primitive transmission
- Primitive detection and dropping
- Power management

### 20.2.7 PHY

The SATASS includes an integrated TI SERDES macro as a PHY. The PHY handles all of the serialization/de-serialization, symbol alignment, and Rx OOB signal detection.

### 20.2.8 Pin Multiplexing

Extensive pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package; therefore, some of the SATA controller peripheral signals share pins with other peripherals; SERDES\_CLKP/N is shared with PCI Express and SATAn\_AC0\_LED (where n=0,1) is shared with multiple peripherals. When using the SATAn\_AC0\_LED (where n=0,1) bit for SATA function, the corresponding PINMUX register is required to be configured for SATA usage. Since the same SERDES is used by SATA and PCI Express peripherals, it is recommended the use of a 100MHz differential input clock source that is ideal for both peripherals. Refer to the device-specific data manual to determine how pin multiplexing affects the SATA.

### 20.2.9 Power Management

The SATA controller can be placed in reduced power modes to conserve power during periods of no activity or no use. The main power management of the peripheral is controlled by the Power, Reset, and Clock Management (PRCM) unit. The PRCM acts as a master controller for power management of all of the peripherals on the processor. For detailed information on power management procedures using the PRCM, see the *System Reference Guide*.

During times that the SATA peripheral is in use, the SATASS supports the industry standard power down modes (both Partial and Slumber low power modes) as provided within the SATA specification. These modes allow for power savings by powering down part of the SERDES PHY and by providing the ability to gate off the clocks to the link layer. The Port Power Control Module is used to enter and exit this power down modes (that is power down mode is controlled at Port level) which may have the normal functional clocks gated off.

---

**NOTE:** When SATA communication is in the logical idle state, that is, when no disk activity takes place, the communication remains active with both the host and the device sending a logical sync primitive and scrambled data at the speed negotiated continuously. For power sensitive applications, the power consumed during the disk inactivity stage might be undesirable and it might be a desired task to place the communication interface into an electrical idle (Partial or Slumber) state until data transfer activity is needed in order to conserve power.

---

### 20.2.10 Reset

The SATA controller reset is handled via PRCM. Please consult the PRCM document for details on how to use the PRCM module. Other types of resets (HBA Reset, Port Reset, and Software Reset) supported by the SATA controller are part of the AHCI specification. See the AHCI Standard Specification 1.1 for details on HBA Reset, Port Rest, and Software Reset.

### 20.2.11 Interfacing to Single and Multiple Devices

The SATA controller supports two HBA ports. This means that each of the HBA port can be used to interface directly to a single SATA device or to multiple SATA devices via a port multiplier. Note that on a multiple target setup, the available bandwidth on each HBA port will be shared between all the attached devices.

Note that Port Multipliers and Power Supplies for external SATA devices, when needed, should be furnished external to the device. No dedicated signals for controlling power and device detection are not bonded out and usage of GPIO pins can be used to supplement this task. However, the controller supports the capability to spin-up-attached devices independently.

#### 20.2.11.1 Interfacing to a Single Device

If need to interface directly to a single device, there is no need of populating a port multiplier. The software needs to ensure that the PMP field within the Command Header and the PM\_PORT field of the FIS be cleared at all times.

If the external SATA device is not Self Powered, it is the responsibility of the System Designer to populate and furnish the right power supply needed. Consult the SATA Specification for details.

#### 20.2.11.2 Interfacing to Multiple Devices

Interfacing to multiple devices is pretty much identical to interfacing with a single device except the addition of an external hardware port multiplier and modified software. User software is required to perform the additional task of detecting and configuring the PM prior to accessing the attached devices. The user software is required to populate the Port Multiplier Port (PMP) field of the FIS in order to select one of the fifteen devices that could be connected and accessed by the HBA. The details on this are fully captured within the AHCI specification Version 1.1.

### 20.2.12 Initialization

Proper initialization of the HBA is required after power up to ensure proper operation of the SATA controller peripheral. The initialization process starts by performing a write to one-time write only registers (this initialization step is documented as Firmware initialization within the AHCI specification) where the values programmed depend on the features that the applications support. Note that the features that are enabled by the Firmware initialization are subsets of the features supported by the SATA subsystem. This Firmware initialization is similar to what a PC UEFI (latest BIOS) does and allows the user to enable/disable some supported features by using software.

The software can then continue with the normal initialization that is required by the software. The details and sequence of initialization is documented within the AHCI specification. In general, everything that is achieved by the Software Initialization has to do with configuring and furnishing resources needed by the AHCI controller and these tasks include PHY Initialization, allocating structures and memories for Command Slots, FIS, and Data Memories and concludes by enabling the receive FIS DMA. The software will then spin-up the device and ensure that a proper Device Detection and Speed Negotiation has completed prior to enabling the Command DMA.

Note that DMA Configuration/Initialization should take place after Device Detection and Speed Negotiation. If done earlier, the default value is used (which is the recommended setting) since RESET removes the user programmed values. The only time it is advisable to change the DMA Configuration is when you need to prioritize System Resource access. This still has to be done after "PHY Ready" status is set (in other words, after the device detection and speed negotiation has completed). It also requires that the Command DMA is not running (POCMD.ST = 0) when modifying the value of the DMA Configuration fields.

#### 20.2.12.1 Initialization (Firmware and Software)

Software reads the HBA capabilities register (CAP), ports implemented register (PI), AHCI version register (VS), global parameter 1 register (GPARAM1R), global parameter 2 register (GPARAM2R), and the port parameter register (PPARAMR) to obtain information about the subsystem's capabilities. The software should then take the following steps to configure each port for operation:

1. Do all firmware capability writes.
2. Setup all appropriate structures in memory as per the AHCI specification.
3. Set the port command list base address register (P0CLB).
4. Set the port FIS base address register (P0FB).
5. Set appropriate bits in the port command register (P0CMD).
6. Program the port serial ATA control register (P0SCTL).
7. Wait for Device Detection and Speed Negotiation to end.
8. Program the port DMA control register (P0DMACR).
9. Enable the appropriate interrupts.
10. Enable FIS reception in P0CMD.
11. Spin-up the device(s), if necessary.

#### 20.2.12.2 Issuing a Command

Once the host and device are configured, perform the following steps to issue a command:

1. Create the appropriate FIS in system memory.
2. Create the PRD.
3. Queue the command to the command queue list (location specified by the port command list base address register (P0CLB)).

For detailed information, see the AHCI Specification Version 1.1.

### 20.2.13 Interrupt Support

Each of the AHCI controllers support both standard interrupt sourcing, where interrupts are generated when enabled events occur, or a different type of method of generating interrupts that minimize interrupt loading by either generating interrupts in a batch or periodically. The latter method is handled using Command Completion Coalescing method and the details is captured within the AHCI Specification Version 1.1.

#### 20.2.13.1 Command Completion Coalescing

Command Completion Coalescing (CCC) is a feature designed to reduce the interrupt and command completion overhead in a heavily loaded system. The feature enables the number of interrupts taken per completion to be reduced significantly, while ensuring a minimum quality of service for command completions. When software specified number of commands have completed or a software specified timeout has expired, an interrupt is generated by hardware to allow software to process completed commands. The command completion coalescing ports register (CCC\_PORTS) should be programmed by setting the corresponding bit of the Port that is to be included in command completion coalescing feature. Note that the device supports 1 HBA port.

For a detailed explanation of the CCC initialization and usage, see the AHCI Specification 1.1 Section 11.6.

##### 20.2.13.1.1 CCC Interrupt Based on Timer Expiration

When CCC is enabled and the desired method to receive an interrupt is based on a timer elapse condition, then the user needs to communicate a resolution for a 1ms time by programming the TIMER1MS register with the OCP cycle count derived from the OCP clock frequency sourced to the SATA controller.

As an example, if a user desires for interrupt to be generated every 15ms, for OCP bus clock frequency of 200 MHz, the 1ms cycle count should be programmed with a value of 250,000, i.e.,  $250 \text{ MHz}/1000 = 200000$ , and CCC\_CTL.TV is programmed with a non-Zero millisecond value (15 in this case). When CCC\_CTL.EN is set to 1 (CCC is enabled), the CCC will periodically generate an interrupt every 15 ms or every  $15 * 200000 = 3,000,000$  OCP cycles.

---

**NOTE:** Make sure the EN bit in the command completion coalescing control register (CCC\_CTL) is cleared to 0 (i.e., CCC is disabled, prior to programming this field).

---

##### 20.2.13.1.2 CCC Interrupt Based on Completion Count

When CCC is enabled and the desired method to receive an interrupt is based on a completion count, that is, the CC bit in the command completion coalescing control register (CCC\_CTL) is programmed with a non-zero value and the CCC interrupt is enabled (EN bit in CCC\_CTL is set to 1), an interrupt is sourced from the SATA controller when the programmed desired number of interrupt is received.

---

**NOTE:** Make sure the EN bit in the command completion coalescing control register (CCC\_CTL) is cleared to 0 (i.e., CCC is disabled, prior to programming this field).

---

#### 20.2.13.2 Non CCC Interrupt Configuration

For a standard interrupt handling method where every event that is enabled generates an interrupt, is handled as follows. For more information, see the AHCI Specification.

After insuring that CCC is disabled, the EN bit in the command completion coalescing control register (CCC\_CTL) is 0, in order for the SATA Core to source interrupts, the interrupt should be enabled at both global level (the IE bit in the global HBA control register (GHC) is set to 1) and port level by enabling the bit fields for the desired interrupt. An enable bit at a Port level controls corresponding interrupt dispatch to the processor interrupt handling resource. So long as the CPU interrupt handler is configured properly, the CPU receives the interrupt when the enabled event occurs.

## 20.2.14 EDMA Event Support

The SATA controller makes use of its own built-in DMA and has no need for the use of the processor EDMA.

## 20.3 Use Cases

The following sections include some sample program snippets that can be used as a guide for software development. The example demonstrates one of the ways of creating the necessary structures; properly aligned system memory resources, initialization, as well as performing basic DMA Read/Write transfer using a couple of the Command Slots.

[Section 20.3.2](#) contains examples in relations to System Memory resource allocations, Structures, and Subroutines used by the Initialization and Read/Write Transfer functions. The remaining sections include examples of basic Initialization, DMA Write transfer, and DMA Read transfer examples using Port 0.

### 20.3.1 Controller Clock, PLL and SERDES Initialization

The SATA PLL and SERDES configuration requires a predefined sequence of register access and initialization. The following initialization sequence is recommended to be followed prior to starting SATA controller initialization.

---

**NOTE:** The SATA PHY and PLL initialization can only be done in Supervisory mode and configuration cannot take place in User mode.

---

SATA01 PHY Configuration Routine:

```
void SATA01phyCfg() {
    *PHY_CFGTX0 = 0x01003622;
    *PHY_CFGTX1 = 0x40000002;
    *PHY_CFGTX2 = 0x00C201F8;
    *PHY_CFGTX3 = 0x073CE39E;
    *PHY_CFGRX0 = 0x008FCC22;
    *PHY_CFGRX1 = 0x008E0500;
    *PHY_CFGRX2 = 0x7BDEF000;
    *PHY_CFGRX3 = 0x1F180B0F;
}
```

SATA0 Configuration Using the Device 20MHz Clock

```
void SATAzero20MhzCfg() {
    *SATA0_PLLCFG0 = 0x00000004;
    wait_for_cpu_cycles(2000);
    *SATA0_PLLCFG1 = 0xC12C003C;
    wait_for_cpu_cycles(2000);
    *SATA0_PLLCFG3 = 0x004008E0;
    wait_for_cpu_cycles(850);
    *SATA0_PLLCFG0 |= 0x00000010;
    wait_for_cpu_cycles(85);
    *SATA0_PLLCFG0 |= 0x00000002;
    wait_for_cpu_cycles(2060);

    *CM_ALWON2_SATA_CLKCTRL |= 0x2;
    while ((*CM_ALWON2_SATA_CLKCTRL & 0x0F) != 0x2);

    *CM_ALWON2_L3_MED_CLKSTCTRL |= 0x2; //Enable SATA Clock
    while ((*CM_ALWON2_L3_MED_CLKSTCTRL & 0x0F) != 0x102);

    SATA01phyCfg();

    *SATA0_PLLCFG0 |= 0xC0000001;

    while (*SATA0_PLLSTATUS & 0x1) != 0x1; //wait until PLL lock
}
```

SATA0 Configuration using the PCIe 100MHz Clock

Note: For SATA0 to operate using the PCIe 100MHz Clock, in addition to enabling the PCIe PLL, it is required to enable SATA1 PLL and PHY.

SATA ZERO 100MHz Clock operation requires that the PCIe PLL is initialized and enabled and the SATA1 PLL and PHY are also initialized for the 100MHz Operation.

```
void SATAzero100MhzCfg() {
    SATAone100MhzCfg (); //configure SATA ONE for 100MHz Operation

    *SATA0_PLLCFG0 = 0x00000004;
    wait_for_cpu_cycles(2000);
    *SATA0_PLLCFG1 = 0x812C003C;
    wait_for_cpu_cycles(2000);
    *SATA0_PLLCFG3 = 0x004008E0;
    wait_for_cpu_cycles(850);
    *SATA0_PLLCFG0 |= 0x00000010;
    wait_for_cpu_cycles(85);
    *SATA0_PLLCFG0 |= 0x00000002;
    wait_for_cpu_cycles(60);
    *SATA0_PLLCFG0 |= 0x40000000;
    wait_for_cpu_cycles(2000);
    *SATA0_PLLCFG0 |= 0x00007061;

    *CM_ALWON2_SATA_CLKCTRL |= 0x2;
    while ((*CM_ALWON2_SATA_CLKCTRL & 0x0F) != 0x2);

    *CM_ALWON2_L3_MED_CLKSTCTRL |= 0x2; //Enable SATA Clock
    while ((*CM_ALWON2_L3_MED_CLKSTCTRL & 0x0F) != 0x102);

    SATA01phyCfg();

    *SATA0_PLLCFG0 |= 0xC0000001;

    while (*SATA0_PLLSTATUS & 0x1) != 0x1; //wait until PLL lock
}

void PCIeEnableClock() {
    *SERDES_REFCLK_CTL = 0x00000002; //PowerDown 0x00000000-centaurus1
    *PCIE_PLLCFG0 = 0x00000000;
    *PCIE_PLLCFG1 = 0x00640000;
    *PCIE_PLLCFG2 = 0x00000000;
    *PCIE_PLLCFG3 = 0x004008E0;
    *PCIE_PLLCFG4 = 0x0000609C;

    wait_for_cpu_cycles (60); // Wait 100 ns
    *PCIE_PLLCFG0 = 0x00000004; //Config PLL CFG0 bit [2] - ENBGSC_REF
    wait_for_cpu_cycles (60); // Wait
    *PCIE_PLLCFG0 = 0x00000014; //Config PLL CFG0 bit [4] - DIGLDO
    wait_for_cpu_cycles (60); // Wait
    *PCIE_PLLCFG0 = 0x00000016; //Config PLL CFG0 bit [1] - ENPLLLDO
    wait_for_cpu_cycles (60); // Wait
    *PCIE_PLLCFG0 = 0x30000016; // Configure proxy TXLDO and RXLDO enables (Centaurus ECO
3/30/10)
    wait_for_cpu_cycles (60); // Wait
    *PCIE_PLLCFG0 = 0x70007016; // Configure multiplier
    wait_for_cpu_cycles (60); // Wait
    *PCIE_PLLCFG0 = 0x70007017; // Enable PLL
    wait_for_cpu_cycles (60); // Wait
    //poll the status field to check if pll lock occurred.
    while ((*PCIE_PLLSTATUS & 0x1) != 0x1);
}
```



### 20.3.2 General Utilities: Structures and Subroutines Sample Program Uses

```

/* Allocating memory for Command List. The structure pointed to by this
   address range is 1K-bytes in length and must be 1K-byte aligned.
   Note that each command header occupies 32 bytes of memory and 32
   command headers require 1024 bytes of memory.
*/
#pragma DATA_SECTION(CmdLists,      OCMCRAM0);
#pragma DATA_ALIGN(CmdLists, 1024);
CmdListHeader CmdLists[32]={0};

/* Indicates the 32-bit physical address of the command table, which
   contains
       the command FIS,
       ATAPI Command,
       andPRD table.
   This address must be aligned to a 128-bytes of memory,
*/
#pragma DATA_SECTION(CmdTable,      OCMCRAM0);
#pragma DATA_ALIGN(CmdTable, 128);
CommandTable CmdTable[LISTLENGTH];

/* Indicates the 32-bit base physical address for received FISes. The
   structure pointed to by this address range is 256 bytes in length
   and must be 256-byte aligned.
*/
#pragma DATA_SECTION(RcvFis,      OCMCRAM0);
#pragma DATA_ALIGN(RcvFis, 256);
ReceiveFis RcvFis;

#pragma DATA_SECTION(prdTableDataBuff,      OCMCRAM0);
unsigned char prdTableDataBuff[LISTLENGTH][PRDLENGTH][DATABUFFERLEN];

#define NUMOFPORTS      (2)      // Supports Two HBA Ports. However it can support up to
                                // 15 additional Ports, per HBA Port, for a combined total of 30 Port Multiplier
                                // Ports (PMP) capable of attaching to 30 devices.
#define LISTLENGTH      (2)      // Max Command Header Per Port is 32

#define WRITE_CMD_SLOT  (0)      // Value used here should be <= LISTLENGTH-1
#define READ_CMD_SLOT   (1)      // Value used here should be <= LISTLENGTH-1

// WARNING. PRDLENGTH can not be greater than 8 for this program.
// See Note captured by the area when memory has been reserved for
// within sata_utilities.c for Command Table "CmdTable" for
// more information.
#if 1
#define _MAX_DATA_TRANSFER_      // Define this in project file when needed.
#endif

#ifndef _MAX_DATA_TRANSFER_      // 512 Bytes Data Size within 2 PRD Descriptors.
#define PRDLENGTH      (2)      // Max PRD Length is 65535 per port.
#define DATABUFFERLEN (256)     // DMA Data Buffer Length
#else // Max Data Size Transfer 8K Bytes within 2 PRD Descriptors
#define PRDLENGTH      (2)      // Max PRD Length is 65535 per port.
#define DATABUFFERLEN (2*4096)  // DMA Data Buffer Length
#endif

#if ((PRDLENGTH > 8) | (WRITE_CMD_SLOT > LISTLENGTH-1) | (READ_CMD_SLT > LISTLENGTH-1))
#error PRDLENGTH ENTRY ERROR - PROGRAM HARD CODED FOR MAX VALUE OF 8 - CMD SLOT ENTRY ERROR
#endif

#define DESIRED_SPEED      (GEN1)      // GOASFASTASDEVICE, GEN1, GEN2
#define DEVICE_LBA_ADDRESS (0x00000002) // Dev28bitLbaAddress = 28-Bit LBA Address
#define WAIT_500_MILLISECONDS (50)     // This should be set to 500 once the ONE_MS_VALUE is
programmed correctly.

```



```

#define WAIT_1_MILLISECOND      (1)
#define ONE_MS_VALUE           (1)      // Number of CPU Cycles needed to generate a millisecond
wait time.
#define DMA_BURST_LENGTH       (0x9)      // [0x0 - 0x9] Burst=2^(-1) i.e., 0x8=> 2^(9-
1)=256
#define DMA_TRANSACTION_SIZE   (0x4)      // [0x0 - 0xA] TransSize=2^n i.e., 0xA=> 2^10=1024

////////////////////////////////////
// Maximum of 32 commands slots per port exist where each command occupie 8 DWs (64 Bytes).
// The structure 'CmdListHeader' defines a single command header definition.
// The start of the first Command List &CmdListHeader[0] needs to be programmed onto P0CLB.
//
// Command List Base Address should be 1K Byte Aligned.

typedef struct {
    Uint32 CmdLen:5;    //bits[4:0]
    Uint32 Atapi:1;    //bit[5]
    Uint32 Write:1;    //bit[6]
    Uint32 Prefetch:1; //bit[7]
    Uint32 Reset:1;    //bit[8]
    Uint32 Bist:1;     //bit[9]
    Uint32 Rok:1;      //bit[10]
    Uint32 Rsv:1;      //bit[11]
    Uint32 Pmp:4;      //bits[15:12]
    Uint32 Prdtl:16;   //bits[31:16]
}CmdListHeaderW0;

typedef struct {
    Uint32 PrdByteCnt; //bits[31:0]
}CmdListHeaderW1;

typedef struct {
    //    Uint32 CmdTableAddLowRsv:7; //bit[6:0]
    //    Uint32 CmdTableAddLow:25;  //bits[31:7]
    Uint32 CmdTableAddLow; //bits[31:7]
}CmdListHeaderW2;

typedef struct {
    Uint32 CmdTableAddHigh; //bits[31:0]
}CmdListHeaderW3;

typedef struct {
    CmdListHeaderW0 DW0;
    CmdListHeaderW1 DW1;
    CmdListHeaderW2 DW2;
    CmdListHeaderW3 DW3;
    Uint32          DW4;
    Uint32          DW5;
    Uint32          DW6;
    Uint32          DW7;
} CmdListHeader;

typedef struct {
    Uint32 BOFisType:8; //bits[7:0]
    Uint32 BYTE1:8;     //bits[15:8]
    Uint32 B2Cmd:8;     //bits[23:16]
    Uint32 B3Feature:8; //bits[31:24]
}CmdFisWord0;

typedef struct {
    Uint32 BOLbaLow:8; //bits[7:0]

```

```

    Uint32 B1LbaMid:8; //bits[15:8]
    Uint32 B2LbaHigh:8; //bits[23:16]
    Uint32 B3Device:8; //bits[31:24]
}CmdFisWord1;

typedef struct {
    Uint32 B0LbaLowExp:8; //bits[7:0]
    Uint32 B1LbaMidExp:8; //bits[15:8]
    Uint32 B2LbaHighExp:8; //bits[23:16]
    Uint32 B3FeatureExp:8; //bits[31:24]
}CmdFisWord2;

typedef struct {
    Uint32 B0SecCnt:8; //bits[7:0]
    Uint32 B1SecCntExp:8; //bits[15:8]
    Uint32 B2Rsv:8; //bits[23:16]
    Uint32 B3Control:8; //bits[31:24]
}CmdFisWord3;

typedef struct {
    Uint32 DWResv; //bits[31:0]
}CmdFisWord4;

typedef struct {
    CmdFisWord0 DW0;
    CmdFisWord1 DW1;
    CmdFisWord2 DW2;
    CmdFisWord3 DW3;
    CmdFisWord4 DW4;
    Uint32 DW5;
    Uint32 DW6;
    Uint32 DW7;
    Uint32 DW8;
    Uint32 DW9;
    Uint32 DW10;
    Uint32 DW11;
    Uint32 DW12;
    Uint32 DW13;
    Uint32 DW14;
    Uint32 DW15;
}CommandFIS;

//-----Command FIS end ATAPI Command -----

// ATAPI Command Data Structure
typedef struct {
    Uint32 ATAPI[4];
}Atapi;

//-----ATAPI Command end PRDT -----
// Physical Region Descriptor Table Data Structure
typedef struct {
    Uint32 DbaLow; //bits[31:0]
}DbaAddressLow;

typedef struct {
    Uint32 DbaHigh; //bits[31:0]
}DbaAddressHigh;

typedef struct {
    Uint32 DW2Reserved; //bits[31:0]
}PrdtRsv;

typedef struct {
    Uint32 DataBC:22; //bits[21:0]

```



```

    Uint32 B3Error:8;//bits[31:24]
}PioSetupDW0;

typedef struct {
    Uint32 B0LbaLow:8; //bits[7:0]
    Uint32 B1LbaMid:8; //bits[15:8]
    Uint32 B2LbaHigh:8;//bits[23:16]
    Uint32 B3Device:8; //bits[31:24]
}PioSetupDW1;

typedef struct {
    Uint32 B0LbaLowExp:8; //bits[7:0]
    Uint32 B1LbaMidExp:8; //bits[15:8]
    Uint32 B2LbaHighExp:8;//bits[23:16]
    Uint32 B3Rsv:8;      //bits[31:24]
}PioSetupDW2;

typedef struct {
    Uint32 B0SecCnt:8;    //bits[7:0]
    Uint32 B1SecCntExp:8; //bits[15:8]
    Uint32 B2Rsv:8;      //bits[23:16]
    Uint32 B3Estatus:8;  //bits[31:24]
}PioSetupDW3;

typedef struct {
    Uint32 HW0XferCnt:16; //bits[15:0]
    Uint32 HW1Rsv:16;    //bits[31:16]
}PioSetupDW4;

typedef struct {
    PioSetupDW0 DW0;
    PioSetupDW1 DW1;
    PioSetupDW2 DW2;
    PioSetupDW3 DW3;
    PioSetupDW4 DW4;
}PIOSetupFis;

//-----PIO Setup FIS end D2H Reg FIS-----

typedef struct {
    Uint32 B0FisType:8;//bits[7:0]
    Uint32 BYTE1:8;    //bits[15:8]
    Uint32 B2Status:8; //bits[23:16]
    Uint32 B3Error:8;//bits[31:24]
}D2HRegDW0;

typedef struct {
    Uint32 B0LbaLow:8; //bits[7:0]
    Uint32 B1LbaMid:8; //bits[15:8]
    Uint32 B2LbaHigh:8;//bits[23:16]
    Uint32 B3Device:8; //bits[31:24]
}D2HRegDW1;

typedef struct {
    Uint32 B0LbaLowExp:8; //bits[7:0]
    Uint32 B1LbaMidExp:8; //bits[15:8]
    Uint32 B2LbaHighExp:8;//bits[23:16]
    Uint32 B3Rsv:8;      //bits[31:24]
}D2HRegDW2;

typedef struct {
    Uint32 B0SecCnt:8;    //bits[7:0]

```

```

        Uint32 B1SecCntExp:8; //bits[15:8]
        Uint32 HW1Rsv:16;     //bits[31:16]
    }D2HRegDW3;

typedef struct {
    Uint32 W0Rsv;           //bits[31:0]
}D2HRegDW4;

typedef struct {
    D2HRegDW0 DW0;
    D2HRegDW1 DW1;
    D2HRegDW2 DW2;
    D2HRegDW3 DW3;
    D2HRegDW4 DW4;
}D2HRegFis;

//-----D2H Reg FIS end Set Device Bits FIS-
// The Set Device Bit FIS definition does not contain the 2nd Word required
// for Native Command Queueing. This second word is the SACTVE register and
// the AHCI takes care of updating POSACT register at its location.

typedef struct {
    Uint32 B0FisType:8; //bits[7:0]
    Uint32 BYTE1:8;     //bits[15:8]
    Uint32 B2Status:8; //bits[23:16]
    Uint32 B3Error:8;  //bits[31:24]
}SetDevBitsDW0;

typedef struct {
    Uint32 W1Rsv;       //bits[31:0]
}SetDevBitsDW1;

typedef struct {
    SetDevBitsDW0 DW0;
    SetDevBitsDW1 DW1;
}SetDevBitsFis;

//-----Set Device Bits FIS end Unkonwn FIS-

typedef struct {
    Uint32 UserDefined; //bits[31:0]
}UnknownDWx;

typedef struct {
    UnknownDWx DW[16]; // 16 Words (Max 64 Bytes allowed)
}UnknownFis;

//-----Unkonw FIS end-----

//-----Receive Register FIS Structure-----

typedef struct {
    DMASetupFis DSFIS;
    Uint32 Rsv1;
    PIOSetupFis PSFIS;
    Uint32 Rsv2[3];
    D2HRegFis RFIS;
    Uint32 Rsv3;
    SetDevBitsFis SDBFIS;
    UnknownFis UFIS;
}ReceiveFis;

/

```

```

typedef struct {
    Uint8  cfisType;
    Uint8  cfisBytel;
    Uint8  cfisCmd;
    Uint8  cfisFeature;
    Uint8  cfisDwlSecNumLbaLow;
    Uint8  cfisDwlCylLowLbaMid;
    Uint8  cfisDwlCylHighLbahigh;
    Uint8  cfisDwlDev;
    Uint8  cfisDw2SecNumLbaLowExp;
    Uint8  cfisDw2CylLowLbaMidExp;
    Uint8  cfisDw2CylHighLbahighExp;
    Uint8  cfisDw2FeatureExp;
    Uint8  cfisDw3SecCnt;
    Uint8  cfisDw3SecCntExp;
    Uint8  cfisDw3Ctrl;
}cmdFis;

typedef struct {
    Uint8  dsfisType;
    Uint8  dsfisBytel;
    Uint32 dsfisDw1DmaBuffLow;
    Uint32 dsfisDw2DmaBuffHigh;
    Uint32 dsfisDw4DmaBuffOffset;
    Uint32 dsfisDw5DmaXferCnt;
}dsFis;

typedef struct {
    Uint8  psfisType;
    Uint8  psfisBytel;
    Uint8  psfisStatus;
    Uint8  psfisError;
    Uint8  psfisDwlSecNumLbaLow;
    Uint8  psfisDwlCylLowLbaMid;
    Uint8  psfisDwlCylHighLbahigh;
    Uint8  psfisDwlDev;
    Uint8  psfisDw3SecCnt;
    Uint8  psfisDw3Estatus;
    Uint16 psfisDw4XferCnt;
}piosFis;

typedef struct {
    Uint8  regfisType;
    Uint8  regfisBytel;
    Uint8  regfisStatus;
    Uint8  regfisError;
    Uint8  regfisDwlSecNumLbaLow;
    Uint8  regfisDwlCylLowLbaMid;
    Uint8  regfisDwlCylHighLbahigh;
    Uint8  regfisDwlDev;
    Uint8  regfisDw3SecCnt;
}regFis;

typedef struct {
    Uint8  sdbfisType;
    Uint8  sdbfisBytel;
    Uint8  sdbfisStatus;
    Uint8  sdbfisError;
}sdbFis;

typedef struct {
    Uint32 ufisWord[16];
}uFis;

```

```

typedef struct {
    Uint32 capSMPS:1;
    Uint32 capSSS:1;
    Uint32 piPi:2;
    Uint32 p0cmdCpd:1;
    Uint32 p0cmdEsp:1;
    Uint32 p0cmdMpsp:1;
    Uint32 p0cmdHpcp:1;
    Uint32 rsv:24;
}FirmwareCtrlFeatures;

void initMemory(Uint32 *startAddress, Uint32 length, Uint32 seedWord, Uint32 modifyVal) {
    Uint32 I;
    *startAddress++ = seedWord;
    for (I=0; i<length-1; I++) {
        seedWord += modifyVal;
        *startAddress++ = seedWord;
    }
}

void clearCmdList(void) {
    //clear Host to Device (Command FIS) Space
    initMemory((Uint32*)CmdLists, (LISTLENGTH*(sizeof(CmdListHeader)/4)), 0, 0);
}

void clearCmdTables(void) {
    Uint16 cmdSlot;
    for (cmdSlot=0; cmdSlot<LISTLENGTH; cmdSlot++) {
        //Clear Command FIS and ATAPI Command Spaces for Command Header X; LISTLENGTH < X < 0
        initMemory((Uint32 *)&CmdTable[cmdSlot], (sizeof(CommandFIS)/4)+(sizeof(Atapi)/4), 0, 0);
        //Clear PRD Descriptor Locations for Command Header X; LISTLENGTH < X < 0
        initMemory((Uint32*)((Uint32)&CmdTable[cmdSlot]+0x80),
(sata_input_filePageSize*(sizeof(PRD)/4)*sata_input_prdLength), 0, 0);
    }
}

void clearRcvFis() {
    //clear Receive DMA Setup FIS Space.
    initMemory((Uint32*)&RcvFis, (sizeof(DMASetupFis)/4), 0, 0);
    //clear Receive PIO Setup FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x20), (sizeof(PIOSetupFis)/4), 0, 0);
    //clear Receive Device to Host (D2H) Register FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x40), (sizeof(D2HRegFis)/4), 0, 0);
    //clear Set Device Bits FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x58), (sizeof(SetDevBitsFis)/4), 0, 0);
    //clear Unknow FIS Space.
    initMemory((Uint32*)((Uint32)&RcvFis+0x60), (sizeof(UnknownFis)/4), 0, 0);
}

void clearDmaBuffers(void) {
    //Clear PRD Data Buffer Memory
    initMemory((Uint32 *)prdTableDataBuff, (LISTLENGTH*PRDLENGTH*DATABUFFERLEN/4), 0, 0);
}

void performFirmwareInit(void) {
/* Firmware Initialization*/
//    Make sure you perform a Single Write in one operation of all HwInit Fields
//    initialization defined within a single register
    sataRegs->CAP |= ((swCtrlFeatures.capSMPS << 28) |
        (swCtrlFeatures.capSSS << 27)
    );
}

```

```

// Configure PI[31:0]
sataRegs->PI |= (swCtrlFeatures.piPi << 0);

// Configure P0CMD[ESP,CPD,MPSP,HPCP=21,20,19,18]
sataRegs->P0CMD |= ((swCtrlFeatures.p0cmdEsp << 21) |
                  (swCtrlFeatures.p0cmdCpd << 20) |
                  (swCtrlFeatures.p0cmdMpsp << 19) |
                  (swCtrlFeatures.p0cmdHpcp << 18)
                  );

/* Software Initialization*/

initBaseAddresses(); // Initialize Command List (P0CLB) and Receive FIS (P0FS)

// Configure Line Speed.
setSataSpeed(DESIRED_SPEED); //GOASFASTASDEVICE=0,GEN1=1,GEN2=2

enableRcvFis(); // Enable Receive DMA

// The below are general Semaphores/Flags used and want to make sure they are initialized.
// 28 Bit LBA Address of Device. 0xFFFFFFFF is used by test S/W to indicate that it is not
initialized
Dev28bitLbaAddress = 0xFFFFFFFF; // S/W needs to initialize this variable prior to calling

//_INT_DRIVEN_TEST_ is defined within the Project File
#ifdef _INT_DRIVEN_TEST_
    intHandlingMethod = USE_INT_HANDLER;
#else
    intHandlingMethod = USE_POLLING;
#endif
}

char spinUpDeviceAndWaitForInitToComplete(void) {
    // Make sure that the HBA is in a Listen Mode prior to Spinning Up Device
    // Following Configuration is not allowed.
    // [P0SCTL.DET, P0CMD.SUD] = [1,1] NOT Allowed.
    if((sataRegs->P0SCTL & AHCI_PxSCTL_PxSSTS_DET) != 0)
        sataRegs->P0SCTL &= ~(0xf << AHCI_PxSCTL_PxSSTS_DET_SHIFT);

    // Clear P0SERR.DIAG.X (RWC bit field) so that the P0TFD is updated by HBA.
    sataRegs->P0SERR |= 0x04000000;

    // Spin Up Device.
    sataRegs->P0CMD |= (1 << AHCI_PxCMD_SUD_SHIFT);

    // Wait for Device Detection or/and Speed Negotiation to take place and finish.
    while ((sataRegs->P0SSTS & AHCI_PxSCTL_PxSSTS_DET) !=0x3);

    // Device would send its status and and default Task file regs content (signature)
    // when finished with Power Up: Look for Device ready status.
    while ((sataRegs->P0TFD & AHCI_PxTFD_STS_BSY_DRQ_ERR) != 0);

    // Make sure that the expected Device signature is received.
    if (sataRegs->P0SIG != AHCI_P0SIG_SIG_ATA_DEV_GOOD_STAT) // LBAhigh:LBAmid:LBAlow:SECcnt
        return(1); // =0x00000101

    return(0);
}

void initIntAndClearFlags(void) {
    // Make sure Interrupt is disabled (Disable at Port Level followed by Global Level).

```



```

// Clear Interrupt at Port Level
enableDisableInt(PORTint, DISABLE, 0xFFFFFFFF); // clearInt(int type, intState, specificField)
// int type=GLOBALint or PORTint
// intState=DISABLE or ENABLE
// specificField=bit field to Enable or Disable
// is used for the RWC feature for PORTint

// Disable interrupt at Global Level
enableDisableInt(GLOBALint, DISABLE, 0); // clearInt(intType, intState fields2clr)
// int type=GLOBALint or PORTint
// intState=DISABLE or ENABLE
// fields2clr=dontcare for GLOBALint
// is used for the RWC feature for PORTint

// Need to clear interrupts at Port Level followed by Global Level.
// Ensure all pending Port Error and Status are cleared.
clearIntOrErrorDiag(ERRORFIELDS, sataRegs->POSERR); // Clear POSERR Register
// Ensure all pending Port Interrupts and The Single Global Interrupt are cleared.
clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS and IS Regs
}

void invokeHBAReset() {
// HBA Reset will not affect the following Registers settings of PxFB and PxCLB
// regs and HwInit fields of Port Registers are not affected.
// To Do: Check if the Global Registers are affected. Spec mentions not affected.

// Note: COMRESET OOB will not be sent to attached Device because this device supports
// Staggered Spinup capability and P0CMD.SUD is cleared to Zero when HBA Reset
// takes place. Software needs to invoke this if needed.

// Most likely user want to ensure HBA comes up in its default operation state
// or has hung and is unable to idle the port when needing to perform an HBA
// reset. Regardless, there is no need to attempt to idle the HBA from
// running
sataRegs->GHC |= (1 << AHCI_GHC_HR_SHIFT);

// Max Spec time is 1 Second for Reset to complete.
while((sataRegs->GHC & AHCI_GHC_HR) != 0) {
    waitForXms(WAIT_500_MILLISECONDS);
    waitForXms(WAIT_500_MILLISECONDS);
}
}

char placeHbaInIdle(void) {
// To Place HBA In IDLE, need to make sure both DMAs (Cmd List and Rcv FIS) are not running.
// Order of Disabling the DMA is important.

// Ensure that the Cmd List DMA is not running
// If is running, clear ST and wait for 500ms. Then Check CR.
if (sataRegs->P0CMD & AHCI_PxCMD_ST) {
    sataRegs->P0CMD &= ~(1 << AHCI_PxCMD_ST_SHIFT);
    waitForXms(WAIT_500_MILLISECONDS);
} // Wait another 500 Milliseconds for CR to clear. This is twice more than required.
if (sataRegs->P0CMD & AHCI_PxCMD_CR)
    waitForXms(WAIT_500_MILLISECONDS);

// If P0CMD.CR is still set, HBA probably has hung. No need to continue.
// Need to perform HBA Reset.
if (sataRegs->P0CMD & AHCI_PxCMD_CR)
    return(1);

// Ensure that the Receive FIS DMA is running.
// If is running, clear FRE and wait for 500ms. Then Check FR.
if (sataRegs->P0CMD & AHCI_PxCMD_FRE) {
    sataRegs->P0CMD &= ~(1 << AHCI_PxCMD_FRE_SHIFT);
    waitForXms(WAIT_500_MILLISECONDS);
}
}

```

```

    } // Wait until FR is Cleared.
while (sataRegs->POCMD & AHCI_PxCMD_FR)
    waitForXms(WAIT_500_MILLISECONDS);

// If POCMD.FRE is still set, HBA probably has hung. No need to continue.
// Need to perform HBA Reset.
if (sataRegs->POCMD & AHCI_PxCMD_FRE)
    return(1);

return(0);
}

void associateSysMem2Hba(Uint16 cmdSlot) {
    associateCmdSlotWithCmdTable(cmdSlot); // Assign Sys Mem allocated for Cmd Table to Cmd
List Slot
    //associatePrdsWithCmdTable(cmdSlot); // Assign PRD info to Cmd Table
    associatePrdsWithCmdTable(cmdSlot, sata_input_filePageSize);
}

void associateCmdSlotWithCmdTable(Uint16 cmdSlot) {
    CmdLists[cmdSlot].DW2.CmdTableAddLow=((unsigned int)&CmdTable[cmdSlot] & 0xFFFFF80);
    CmdLists[cmdSlot].DW3.CmdTableAddHigh=0x0;
}

void associatePrdsWithCmdTable(Uint16 cmdSlot, Uint16 fileSize) {
    Uint16 fileSize, prdLength;
    for (fileSize=0; fileSize<fileSize; fileSize++) {
        for (prdLength=0; prdLength<sata_input_prdLength; prdLength++) {
            // Command Header 0 PRD Descriptors 0 & 1 are Initialized.

CmdTable[cmdSlot].prdTable[(sata_input_prdLength*fileSize)+prdLength].DW0.DbaLow=(unsigned
int)&prdTableDataBuff[cmdSlot][prdLength];
            CmdTable[cmdSlot].prdTable[(sata_input_prdLength*fileSize)+prdLength].DW1.DbaHigh=0x0;

CmdTable[cmdSlot].prdTable[(sata_input_prdLength*fileSize)+prdLength].DW3.DataBC=sata_input_prd_da
taBuffLen-1;
        }
    }
}

void setSataSpeed(unsigned char iSpeed) {
    sataRegs->POSCTL |= (iSpeed << AHCI_PxSCTL_PxSSTS_SPD_SHIFT);
    waitForXms(5); // This might not be necessary: wait a bit
}

char setupCfisEntriesForDataRdWr(CmdListHeader *CmdListNum, dataXferDir readOrWrite, xferProtocol
xferType) {
    // *****
    //$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ **** Initializing the Command Header *****
    // Other part of the Command List Structure, with the exception of Word 0 for the
    // Command Slots[0] and [1] are already initialized when invoking sata_init_and_spin_up()
    // function via associateMem2HBA() function.
    // Configure Word 0 of Command List
    CmdListNum->DW0.CmdLen=5; // This is the length of H2D FIS. This might need changing
// based on the Command issued to Device. Need to Check.
    CmdListNum->DW0.Atapi=0; // Command is destined to HDD Like Device.
    CmdListNum->DW0.Prefetch=1; // Doesn't hurt prefetching so do it.
// WARNING: Do Not Prefetch if using:
// => Command Queuing
// => Port Multiplier
    CmdListNum->DW0.Reset=0; // This is normally set to Zero unless a Soft Reset is required.
    CmdListNum-
>DW0.Bist=0; // This is for entering test mode and should be cleared for normal operation.
    CmdListNum-

```

```

>DW0.Rok=0;          // For Normal operation require to Clear this bit so P0TFD and P0CI are modified
by HBA as appropriate.

                                // Rok should be set for S/W Reset Command.

    CmdListNum-
>DW0.Pmp=0x0;        // Used only if an external Port Multiplier is attached and selects the Port of
the Port Multiplier.
    //$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
    // The above DW0 fields usually would not change for Normal operation.

    if (readOrWrite == DATA_DIR_WR) // The Write setting here is based on the Data FIS direction.
        CmdListNum->DW0.Write=1;    // Write=1/0=>Write/Read;
    else if (readOrWrite == DATA_DIR_RD) // The Write setting here is based on the Data FIS
direction.
        CmdListNum->DW0.Write=0;    // Write=1/0=>Write/Read;
    else return(1);

//    CmdListNum-
>DW0.Prctl=sata_input_prdLength;    // Need to update this when using DMA for Data transfer.
    CmdListNum-
>DW0.Prctl=sata_input_filePageSize*sata_input_prdLength;    // Need to update this when using DMA
for Data transfer.

// *****
//$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ **** Initializing the Command FIS (H2D FIS) *****

// Cmd FIS is made of a 20 Bytes size FIS.
// FIS Fields are Initialized into the allotted data buffers.
// Structure type 'cmdFis' holds 8 of the 20 bytes of the FIS. These
// seven elements of the cfis are good enough for majority of command
// building tasks.
// If need to access other cfis members, need to access the cfis member
// directly. Example of how to access the FIS Type, cfis Byte0.
//    CmdTable[n].cfis.DW0.B0FisType=0x27;
// FIS Type is hard coded within buildCmdFis function and Reserved Locations
// are also cleared to Zeros, so no need of initializing this bytes is necessary here.

// Make sure the Device 28 Bit LBA Address is initialize prior to calling this function.
if (Dev28bitLbaAddress == 0xFFFFFFFF)
    return(1);

    myCmdFis.cfisByte1          = CMDFIS_BYTE1_C_IS_CMD_UPDATE;    // Bit7 of Byte1 is set for
Command Wr and Cleared for Control Wr
    //myCmdFis.cfisByte1      = CMDFIS_BYTE1_C_IS_CTRL_UPDATE; // Bit7 of Byte1 is Cleared
for Command Control Wr.

    if (readOrWrite == DATA_DIR_WR) {
        if (xferType == DMA_PROTOCOL) {
            myCmdFis.cfisCmd          = ATA_CMD_WRITE_DMA; // Uses 28-Bit Addressing.
            //myCmdFis.cfisCmd      = ATA_CMD_WRITE_DMA_EXT; // Uses 48-Bit Addressing.
        } else {
            myCmdFis.cfisCmd          = ATA_CMD_WRITE_SECTOR; // PIO Write Command: Uses 28-
Bit Addressing
        }
    }
    else {
        if (xferType == DMA_PROTOCOL) {
            myCmdFis.cfisCmd          = ATA_CMD_READ_DMA; // Uses 28-Bit Addressing.
            //myCmdFis.cfisCmd      = ATA_CMD_READ_DMA_EXT; // Uses 48-Bit Addressing.
        } else {
            if (PioCmd == ATA_CMD_IDENTIFY_DEVICE)
                myCmdFis.cfisCmd      = ATA_CMD_IDENTIFY_DEVICE; // PIO Read Command:
Uses 28-Bit Addressing.
            else
                myCmdFis.cfisCmd      = ATA_CMD_READ_SECTOR; // PIO Read Command: Uses
28-Bit Addressing.
        }
    }

```

```

    }

    myCmdFis.cfisFeature          = 0x00;
    myCmdFis.cfisDw1SecNumLbaLow  = (Uint8) Dev28bitLbaAddress;
    myCmdFis.cfisDw1CylLowLbaMid  = (Uint8)(Dev28bitLbaAddress>>8);
    myCmdFis.cfisDw1CylHighLbahigh = (Uint8)(Dev28bitLbaAddress>>16);
    myCmdFis.cfisDw1Dev           = ( DEVICE_REG_USE_LBA_ADDRESSING |
                                     (Uint8)(Dev28bitLbaAddress>>24)
                                   );
//    myCmdFis.cfisDw3SecCnt       = (sata_input_prdLength*sata_input_prd_dataBuffLen)/512;
    myCmdFis.cfisDw3SecCnt        =
(sata_input_filePageSize*sata_input_prd_dataBuffLen*sata_input_prdLength)/512;
    myCmdFis.cfisDw3Ctrl          = 0x00;

    // The below require to be initialized at least once and can be ignored especially if
    // not using 48-Bit Addressing. If use 48-Bit Addressing, then require constant
    // maintenance prior to invoking a command.
    myCmdFis.cfisDw2SecNumLbaLowExp=0x00;
    myCmdFis.cfisDw2CylLowLbaMidExp=0x00;
    myCmdFis.cfisDw2CylHighLbahighExp=0x00;
    myCmdFis.cfisDw2FeatureExp=0x00;
    myCmdFis.cfisDw3SecCntExp=0x00;

    // Invalidate for future use.
    Dev28bitLbaAddress = 0xFFFFFFFF;

    return(0);
}

void buildCmdFis(CommandTable *CmdSlotNum) {
//    +-----+-----+-----+-----+
// DW0| FEATURE | COMMAND | c r r r port |FISTYPE 27h|
//    +-----+-----+-----+-----+
// DW1| DEVICE  | LBA HIGH | LBA MID     | LBA LOW  |
//    +-----+-----+-----+-----+
// DW2| FETURESexp|LBAHIGHexp| LBAMIDexp   | LBALOWexp |
//    +-----+-----+-----+-----+
// DW3| CONTROL  | RESERVED | SEC CNTexp  | SEC CNT  |
//    +-----+-----+-----+-----+
// DW4| RESERVED | RESERVED | RESERVED   | RESERVED |
//    +-----+-----+-----+-----+
    CmdSlotNum->cfis.DW0.B0FisType=0x27;
    CmdSlotNum-
>cfis.DW0.BYTE1=myCmdFis.cfisByte1;           //Make Sure the 'C' bit field is correctly
set or cleared.
    CmdSlotNum->cfis.DW0.B2Cmd=myCmdFis.cfisCmd;
    CmdSlotNum->cfis.DW0.B3Feature=myCmdFis.cfisFeature;

    CmdSlotNum->cfis.DW1.B0LbaLow=myCmdFis.cfisDw1SecNumLbaLow;
    CmdSlotNum->cfis.DW1.B1LbaMid=myCmdFis.cfisDw1CylLowLbaMid;
    CmdSlotNum->cfis.DW1.B2LbaHigh=myCmdFis.cfisDw1CylHighLbahigh;
    CmdSlotNum->cfis.DW1.B3Device=myCmdFis.cfisDw1Dev;           //Make Sure 48-Bit or 28-
Bit Addressing is indicated here.

    CmdSlotNum->cfis.DW2.B0LbaLowExp=myCmdFis.cfisDw2SecNumLbaLowExp;           //0x0;
    CmdSlotNum->cfis.DW2.B1LbaMidExp=myCmdFis.cfisDw2CylLowLbaMidExp;           //0x0;
    CmdSlotNum->cfis.DW2.B2LbaHighExp=myCmdFis.cfisDw2CylHighLbahighExp;       //0x0;
    CmdSlotNum->cfis.DW2.B3FeatureExp=myCmdFis.cfisDw2FeatureExp;              //0x0;

    CmdSlotNum->cfis.DW3.B0SecCnt=myCmdFis.cfisDw3SecCnt;
    CmdSlotNum->cfis.DW3.B1SecCntExp=myCmdFis.cfisDw3SecCntExp;                 //0x0;
    CmdSlotNum->cfis.DW3.B2Rsv=0x0;
    CmdSlotNum->cfis.DW3.B3Control=myCmdFis.cfisDw3Ctrl;

    CmdSlotNum->cfis.DW4.DWResv=0x0;

```

```

}

char startCmdListProcessing(void) {
    // Make sure that a device is present and HBA has established communications.
    while ((sataRegs->P0SSTS & AHCI_PxSCTL_PxSSTS_DET) !=0x3);

    // Clear P0SERR.DIAG.X (RWC bit field) so that the P0TFD is updated by HBA.
    // Make sure it is cleared.
    sataRegs->P0SERR |= 0x04000000;

    // Make sure the Command List is not Running.

    if (sataRegs->P0CMD & AHCI_PxCMD_CR)
        return(1);
    // Task file regs and look for Device ready status.
    while ((sataRegs->P0TFD & AHCI_PxTFD_STS_BSY_DRQ_ERR) != 0);

    // Make sure the the Receive FIS DMA is running.
    if ((sataRegs->P0CMD & (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE)) !=
        (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE))
        return(1);

    // Enable the Cmd List DMA Engine.
    sataRegs->P0CMD |= AHCI_PxCMD_ST;

    // Wait here a bit until the Command List DMA Engine has started to run
    while ((sataRegs->P0CMD & AHCI_PxCMD_CR) == 0)
        waitForXms(1);

    return(0);
}

char submitCmd(UINT8 commandType, UINT8 commandSlot) {
    // Make sure both the Command List and Receive FIS DMAs are enabled and running prior to
    // submitting command
    UINT16 I;
    if ((sataRegs->P0CMD & (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE | AHCI_PxCMD_CR | AHCI_PxCMD_ST)) !=
        (AHCI_PxCMD_FRE | AHCI_PxCMD_FRE | AHCI_PxCMD_CR | AHCI_PxCMD_ST))
        return(1);

    switch (commandType) {
        case NON_QUEUED_CMD:
            sataRegs->P0CI |= (0x1 << commandSlot);
            break;

        case QUEUED_CMD:
            sataRegs->P0SACT |= (0x1 << commandSlot);
            sataRegs->P0CI |= (0x1 << commandSlot);
            break;

        default:
            break;
    }
    return(0);
}

// Basic Interrupt Handler Function.
void sataIsr(void) {
    intIsrCnt++; // Count interrupt.
    intIsrFlag=1;

    // Ensure all pending Port Interrupts and The Single Global Interrupt are cleared.
    clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS and IS Regs
}

```

### 20.3.3 Example on Initialization and Spinning Up Device

```

//char hetero_doTest(void) {
char sata_setup() {

    progStatus1='F';
    progStatus2='F';

    // Firmware HwInit Fields Configuration values.
    // Need to configure this prior to calling sata_init_and_spin_up();
    swCtrlFeatures.capSMPS=1; // Input Pin exist for external activity detection presence.
    swCtrlFeatures.capSSS=1; // Always set to 1 in order to avoid spin up when HBA is powered.
    swCtrlFeatures.piPi=3; // Supports a two HBA Ports (0 and 1). Corresponding bit fields
of Pl need to be set.
    swCtrlFeatures.p0cmdEsp=0; // The state of this bit is based on the support for eSATA.
CAP.SXS setting is the Logical OR of all Ports PxCMD.ESP. If any of the PxCMD.ESP is set, the
CAP.SXS will be set too.
    swCtrlFeatures.p0cmdHpcp=0; // Since ESP is mutually exclusive with HPCP (as mentioned in
spec) then HPCP should be set to 0.

    if(chceckSysMemorySize())
        for(;;); // If program stays here, need to fix alignment issue.

    // Clear all allocated System Memory
    clearCmdList(); // Clear Cmd List allocated within Sys Mem
    clearCmdTables(); // Clear Cmd Tables allocated within Sys Mem
    clearRcvFis(); // Clear Receive FIS allocated within Sys Mem
    clearDmaBuffers(); // Clear all DMA Buffers

    // Make sure that both DMAs (Cmd List and Rcv FIS) are not running.
    if (placeHbaInIdle())
        invokeHBAReset(); // If unable to shut one or both DMAs, Perform HBA Reset.

    performFirmwareInit();

    //Start the Disk Drive (spin it up)
    if(spinUpDeviceAndWaitForInitToComplete())
        while(1); // Stay here if device signature does not match.

    //DMA Settings get affected by RESET
    cfgDmaSetting();

    initIntAndClearFlags(); // Disable CCC, Initialize lms Time, Clear Int and Flags

    if(intHandlingMethod == USE_INT_HANDLER) { // USE_POLLING or USE_INT_HANDLER
        // Setup Interrupt Handler
        intIsrFlag=0;
        sata_intc_setup(); // Configure Interrupt Handler

        enableDisableInt(PORTInt, ENABLE, 0xFFC000FF); // enableDisableInt(int type, intState,
specificField)
// int type=GLOBALInt or PORTInt
// intState=DISABLE or ENABLE
        enableDisableInt(GLOBALInt, ENABLE, 0); // enableDisableInt(int type, intState,
specificField)
// int type=GLOBALInt or PORTInt
// intState=DISABLE or ENABLE
// specificField = Don't Care for
GLOBALInt
        debugInt=0;
    } else
        enableDisableInt(PORTInt, ENABLE, 0xFFC000FF); // enableDisableInt(int type, intState,
specificField)

```

```

// int type=GLOBALint or PORTint
// intState=DISABLE or ENABLE

// Initialize Golden Data
initMemory((Uint32 *)&prdTableDataBuff[0],
(sata_input_prdLength*sata_input_prd_dataBuffLen/4), 0x12345678, 0x01010101);
// Invalidate Read Data Buffer
initMemory((Uint32 *)&prdTableDataBuff[1],
(sata_input_prdLength*sata_input_prd_dataBuffLen/4), 0xDEADDEAD, 0x00000000);

return(0);
}
```

### 20.3.4 Example of DMA Write Transfer

```

void performDmaWrite(void) {
// WRITE DMA
/*
  When performing the Non-Queued Command "Write DMA" the following captures the FISes that are
  communicated between Host (HBA) and Device (SpeedBridge or SATA Drive).

  HBA ==> Device      H2D FIS (Command FIS that has the "Write DMA" Command within H2D.Command
  field).
  Device ==> HBA      DMA Activate FIS (Device notifies HBA that it's ready to receive data).
  HBA ==> Device      Data FIS (Actual Data Requested and pointed by the DMA/PRD Contents within
  Command Table).
  Device ==> HBA      D2H FIS (Completion Status from Device)

  If need to capture Interrupt (just have only the Flag set) at:
  Global Level (IS Register), need to enable P0IE.Interrupt field.
  Port Level (No Enable bit needs to be set. P0IS will be set if D2H FIS DW0.Byte1.bit6 is set).

  If need to generate Interrupt at:
  Global Level (enable interrupt by setting GHC.IE bit field and P0IE.xxx should be set to
  enable particular interrupt). Port Level interrupt handling is a subset of Global Level.
  Port Level (So long as Global Level interrupt is not enabled, GHC.IE is set, Interrupt will
  not be sent to CPU just from Port Level only).
*/
// Write to Disk

  cmdSlot2Use=0;
  associateSysMem2Hba(cmdSlot2Use);    // Associate Sys Memory to CmdList and PRDs to Cmd Table

  //Initialize PRD Data Buffer Memory
  //  initMemory((Uint32 *)&prdTableDataBuff[cmdSlot2Use],
  (sata_input_prdLength*DATABUFFERLEN/4), 0x12345678, 0x01010101);

  // Configure Device 28 bit LBA Address (Start Address for Rd/Wr Transfer);
  Dev28bitLbaAddress      = sata_input_startAddress; // 28-Bit LBA Address

  // If problem exist when setuping CmdList, stay here. If not continue
  setupCfisEntriesForDataRdWr(&CmdLists[cmdSlot2Use], DATA_DIR_WR, DMA_PROTOCOL); // Usage:
  setupCfisEntriesForDataRdWr(CmdListHeader *, DataDir, xferProtocol)
  // DataDir = DATA_DIR_RD or
  DATA_DIR_WR, xferProtocol = PIO/DMA_PROTOCOL
  // Write cfis Data
  buildCmdFis(&CmdTable[cmdSlot2Use]);

  //getCmdFis(&CmdTable[0]);

  startCmdListProcessing(); // Stay here if unable to start processing command list.

  submitCmd (NON_QUEUED_CMD, cmdSlot2Use);    // Usage: CommandType (QUEUED(NON_QUEUED)_CMD,
  Command Slot);

  if(intHandlingMethod == USE_INT_HANDLER) { //      USE_POLLING or USE_INT_HANDLER
    while(intIsrFlag==0);
    intIsrFlag=0;
  }
  else
    while(sataRegs->IS == 0); // Stay here until an interrupt is received.

  // If P0IS.DPS is set, A PRD with the I bit set has transferred all of its data.
  // This bitfield might not bit set for Non-Queued DMA. Applicable for Queued DMA
  //while(getRegStatus((Uint32*)&sataRegs->P0IS, AHCI_P0IS_DPS) == 0); // getRegStatus(ptr2int,field Mask)

```



```

    while(getRegStatus((Uint32*)&sataRegs-
>POCI, (1<<cmdSlot2Use)) == (1<<cmdSlot2Use));    // Wait Until POCI[ChHeader] to be cleared by
HBA

    // Clears both P0IS and IS register. Only Clears RWC bit fields. So, it is OK for this task.
    clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS);    // Clear P0IS Register
}

```

### 20.3.5 Example of DMA Read Transfer

```

void performDmaRead() {
// READ DMA
/*
When performing the Non-Queued Command "Read DMA" the following captures the FISes that are
communicated between Host (HBA) and Device (SpeedBridge or SATA Drive).

HBA ==> Device    H2D FIS (Command FIS that has the "Read DMA" Command within H2D.Command
field).
Device ==> HBA    Data FIS (Actual Data Requested and pointed by the DMA/PRD Contents within
Command Table).
Device ==> HBA    D2H FIS (Completion Status from Device)

If need to capture Interrupt (just have only the Flag set) at:
Global Level (IS Register), need to enable P0IE.Interrupt field.
Port Level (No Enable bit needs to be set. P0IS will be set if D2H FIS DW0.Byte1.bit6 is set).

If need to generate Interrupt at:
Global Level (enable interrupt by setting GHC.IE bit field and P0IE.xxx should be set to
enable particular interrupt). Port Level interrupt handling is a subset of Global Level.
Port Level (So long as Global Level interrupt is not enabled, GHC.IE is set, Interrupt will
not be sent to CPU just from Port Level only).
*/
// Read from Disk
cmdSlot2Use=1;
associateSysMem2Hba(cmdSlot2Use);    // Associate Sys Memory to CmdList and PRDs to Cmd Table

//Initialize PRD Data Buffer Memory
//    initMemory((Uint32 *)&prdTableDataBuff[cmdSlot2Use],
(sata_input_prdLength*ATABUFFERLEN/4), 0xDEADBEEF, 0x00000000);

// Configure Device 28 bit LBA Address (Start Address for Rd/Wr Transfer);
Dev28bitLbaAddress    = sata_input_startAddress; // 28-Bit LBA Address

setupCfisEntriesForDataRdWr(&CmdLists[cmdSlot2Use], DATA_DIR_RD, DMA_PROTOCOL);    // Usage:
setupCfisEntriesForDataRdWr(CmdListHeader *, DataDir, xferProtocol)
// DataDir = DATA_DIR_RD or
DATA_DIR_WR, xferProtocol = PIO/DMA_PROTOCOL
// Write cfis Data
buildCmdFis(&CmdTable[cmdSlot2Use]);

//getCmdFis(&CmdTable[cmdSlot2Use]);

startCmdListProcessing(); // Stay here if unable to start processing command list.

submitCmd (NON_QUEUED_CMD, cmdSlot2Use); // Usage: CommandType (QUEUED(NON_QUEUED)_CMD,
Command Slot);

if(intHandlingMethod == USE_INT_HANDLER) { //    USE_POLLING or USE_INT_HANDLER
    while(intIsrFlag==0);
    intIsrFlag=0;
}
else
    while(sataRegs-
>IS == 0);    // Stay here until an interrupt is received.

```

```

// If P0IS.DPS is set, A PRD with the I bit set has transferred all of its data.
// This bitfield might not bit set for Non-Queued DMA. Applicable for Queued DMA
//while(getRegStatus((Uint32*)&sataRegs-
>P0IS, AHCI_P0IS_DPS) == 0); // getRegStatus(ptr2int,field Mask)

while(getRegStatus((Uint32*)&sataRegs-
>P0CI, (1<<cmdSlot2Use)) == (1<<cmdSlot2Use)); // Wait Until P0CI[ChHeader] to be cleared by
HBA

// Clears both P0IS and IS register. Only Clears RWC bit fields. So, it is OK for this task.
clearIntOrErrorDiag(INTFIELDS, sataRegs->P0IS); // Clear P0IS Register
}

```

## 20.4 Registers (Controller and PHY)

Due to the support of a standard controller, that is compliant with the AHCI 1.1 specifications, the memory-map of the controller and the register descriptions matches the memory-map documented within the standard. For features that are not part of the standard or are implementer specific, (for example, DMA burst control or built-in self test or PHY configuration registers) the reserved locations are used to document the necessary registers required by the non-standard features.

The sub-system core contains register space for global host programming and register space for port programming (the device supports two host ports and confirms to the AHCI specification calls for the support of multiple Host ports and the register space partitioning comes from this perspective). All registers that start below offset address 100h are global and meant to apply to the HBA, i.e., the registers settings entered at the global region applies to the single HBA port. Note that if the device happens to have multiple ports, then the registers within the global space would apply to all ports implemented. The Port 0 control registers reside at offset 100h and above. Dedicated registers that pertains to the specific port reside within this space. There are as many register banks as there are ports (for this device only one bank of registers is available for use).

The subsystem core contains register space for global host programming and space for port programming (the AHCI specification calls for the support of multiple host ports and the register space partitioning comes from this perspective). All registers that start below offset address 100h are global and meant to apply to the entire HBA. The Port 0 control registers reside at offset 100h to 17Fh. Dedicated registers that pertain to the specific port reside within this space. There are as many register banks as there are ports (for this device, one bank of registers is available).

[Table 20-2](#) lists the registers OFFSETS for the SATA subsystem (SATA0). Note that a special class of registers whose reset state is listed as W/RO (write/read only) requires a one time initialization after power-up. These registers are written once after a hard reset by firmware, and then remain as read-only thereafter. These registers are not affected by software reset. The Base Address for the SATA0 register file is located at: 0x4A140000.

The base address for the SATA register file is located at: 0x4A14\_0000.

**Table 20-2. SATA Controller Registers**

Address Offset	Acronym	Register Description	Section
0h	CAP	HBA Capabilities Register	<a href="#">Section 20.4.1</a>
4h	GHC	Global HBA Control Register	<a href="#">Section 20.4.2</a>
8h	IS	Interrupt Status Register	<a href="#">Section 20.4.3</a>
Ch	PI	Ports Implemented Register	<a href="#">Section 20.4.4</a>
10h	VS	AHCI Version Register	<a href="#">Section 20.4.5</a>
14h	CCC_CTL	Command Completion Coalescing Control Register	<a href="#">Section 20.4.6</a>
18h	CCC_PORTS	Command Completion Coalescing Ports Register	<a href="#">Section 20.4.7</a>
A0h	BISTAFR	BIST Active FIS Register	<a href="#">Section 20.4.8</a>
A4h	BISTCR	BIST Control Register	<a href="#">Section 20.4.9</a>
A8h	BISTFCTR	BIST FIS Count Register	<a href="#">Section 20.4.10</a>

**Table 20-2. SATA Controller Registers (continued)**

Address Offset	Acronym	Register Description	Section
ACh	BISTSR	BIST Status Register	<a href="#">Section 20.4.11</a>
B0h	BISTDECR	BIST DWORD Error Count Register	<a href="#">Section 20.4.12</a>
E0h	TIMER1MS	BIST DWORD Error Count Register	<a href="#">Section 20.4.13</a>
E8h	GPARAM1R	Global Parameter 1 Register	<a href="#">Section 20.4.14</a>
ECh	GPARAM2R	Global Parameter 2 Register	<a href="#">Section 20.4.15</a>
F0h	PPARAMR	Port Parameter Register	<a href="#">Section 20.4.16</a>
F4h	Reserved	Reserved	
F8h	VERSIONR	Version Register	<a href="#">Section 20.4.17</a>
FCh	IDR	ID Register	<a href="#">Section 20.4.18</a>
100h	POCLB	Port 0 Command List Base Address Register	<a href="#">Section 20.4.19</a>
108h	POFB	Port 0 FIS Base Address Register	<a href="#">Section 20.4.20</a>
110h	POIS	Port 0 Interrupt Status Register	<a href="#">Section 20.4.21</a>
114h	POIE	Port 0 Interrupt Enable Register	<a href="#">Section 20.4.22</a>
118h	POCMD	Port 0 Command Register	<a href="#">Section 20.4.23</a>
120h	POTFD	Port 0 Task File Data Register	<a href="#">Section 20.4.24</a>
124h	POSIG	Port 0 Signature Register	<a href="#">Section 20.4.25</a>
128h	POSSTS	Port 0 Serial ATA Status Register	<a href="#">Section 20.4.26</a>
12Ch	POSCTL	Port 0 Serial ATA Control Register	<a href="#">Section 20.4.27</a>
130h	POSERR	Port 0 Serial ATA Error Register	<a href="#">Section 20.4.28</a>
134h	POSACT	Port 0 Serial ATA Active Register	<a href="#">Section 20.4.29</a>
138h	POCI	Port 0 Command Issue Register	<a href="#">Section 20.4.30</a>
13Ch	POSNTF	Port 0 Serial ATA Notification Register	<a href="#">Section 20.4.31</a>
170h	PODMACR	Port 0 DMA Control Register	<a href="#">Section 20.4.32</a>
174h - 1FCh	-	Reserved	
1100h	IDLE	Idle Register	<a href="#">Section 20.4.33</a>
1104h	PHY_CFGRX0	PHY Configuration Receive 0 Register	<a href="#">Section 20.4.34</a>
1108h	PHY_CFGRX1	PHY Configuration Receive 1 Register	<a href="#">Section 20.4.35</a>
110Ch	PHY_CFGRX2	PHY Configuration Receive 2 Register	<a href="#">Section 20.4.36</a>
1110h	PHY_CFGRX3	PHY Configuration Receive 3 Register	<a href="#">Section 20.4.37</a>
1114h	PHY_CFGRX4	PHY Configuration Receive 4 Register	<a href="#">Section 20.4.38</a>
1118h	PHY_STSRX	Receive Bus PHY-to-Controller Status Register (used for debug purposes)	<a href="#">Section 20.4.39</a>
111Ch	PHY_CFGTX0	PHY Configuration Transmit 0 Register	<a href="#">Section 20.4.40</a>
1120h	PHY_CFGTX1	PHY Configuration Transmit 1 Register	<a href="#">Section 20.4.41</a>
1124h	PHY_CFGTX2	PHY Configuration Transmit 2 Register	<a href="#">Section 20.4.42</a>
1128h	PHY_CFGTX3	PHY Configuration Transmit 3 Register	<a href="#">Section 20.4.43</a>
112Ch	PHY_CFGTX4	PHY Configuration Transmit 4 Register	<a href="#">Section 20.4.44</a>
1130h	PHY_STSTX	Transmit Bus Controller -to- PHY Status Register (used for debug purposes)	<a href="#">Section 20.4.45</a>

### 20.4.1 HBA Capabilities Register (CAP)

The HBA capabilities register (CAP) indicates basic capabilities of the DWC SATA AHCI to the driver software.

The CAP register is shown in [Figure 20-2](#) and described in [Table 20-3](#).

**Figure 20-2. HBA Capabilities Register (CAP)**

31	30	29	28	27	26	25	24	23		20	19	18	17	16
S64A	SNCQ	SSNTF	SMPS	SSS	SALP	SAL	SCLO	ISS		SNZO	SAM	SPM	Rsvd	
R-0	R-1	R-1	W/RO-0	W/RO-0	R-1	R-1	R-1		R-2h		R-0	R-1	R-1	R-0
15	14	13	12			8	7	6	5	4				0
PMD	SSC	PSC	NCS				CCCS	EMS	SXS	NP				
R-1	R-1	R-1			R-1Fh		R-1	R-0	R-0				R-1	

LEGEND: R/W = Read/Write; R = Read only; W/RO: written once after hard reset by firmware, then remain as read-only; -n = value after reset

**Table 20-3. HBA Capabilities Register (CAP) Field Descriptions**

Bit	Field	Value	Description
31	S64A	0	Indicates Support for 64-Bit Addressing. The SATASS only supports 32-bit addressing so this bit is always 0.
30	SNCQ	1	Supports Native Command Queuing. SATASS supports SATA native command queuing by handling DMA Setup FIS natively.
29	SSNTF	1	Supports SNotification Register. SATASS supports P0SNTF (SNotification) register and its associated functionality.
28	SMPS	0	Supports Mechanical Presence Switch. This bit is set by firmware when the platform supports a mechanical presence switch for hot plug operation. This should be written with Zero value. Can use GPIO to supplement this task.
27	SSS	0	Supports Staggered Spin-Up. Only writable once after power up. Set this bit during Firmware Initialization prior to attempting to spin up device (P0CMD[SUD]).
26	SALP	1	Supports Aggressive Link Power Management. SATASS supports auto-generating (Port-initiated) Link Layer requests to the PARTIAL or SLUMBER power management states when there are no commands to process.
25	SAL	1	Supports Activity LED.
24	SCLO	1	Supports Command List Override. Supports the P0CMD.CLO bit functionality for Port Multiplier devices enumeration.
23-20	ISS	2h	Interface Speed Support. SATASS Supports 1.5 and 3 Gbps.
19	SNZO	0	Supports Non-Zero DMA Offsets. Not supported.
18	SAM	1	Supports AHCI Mode Only. SATASS supports AHCI mode only and does not support legacy, task-file based register interface.
17	SPM	1	Supports Port Multiplier. SATASS supports command-based switching Port Multiplier on any of its Ports.
16	Reserved	0	Reserved.
15	PMD	1	PIO Multiple DRQ Block. SATASS supports multiple DRQ block data transfers for the PIO command protocol.
14	SSC	1	Slumber State Capable. SATASS supports transitions to the interface SLUMBER power management state.
13	PSC	1	Partial State Capable. SATASS supports transitions to the interface PARTIAL power management state.
12-8	NCS	1Fh	Number of Command Slots. SATASS supports 32 command slots per Port.
7	CCCS	1	Command Completion Coalescing Supported. SATASS supports command completion coalescing.
6	EMS	0	Enclosure Management Supported. Enclosure Management is not supported.
5	SXS	1	Supports External SATA.


**Table 20-3. HBA Capabilities Register (CAP) Field Descriptions (continued)**

Bit	Field	Value	Description
4-0	NP	0 1 2h - Fh	Number of Ports. 0's based value indicating the number of Ports supported by the SATSS. 1 Port 2 Ports Reserved

### 20.4.2 Global HBA Control Register (GHC)

The global HBA control register (GHC) provides various global functions for the SATASS.

The GHC register is shown in [Figure 20-3](#) and described in [Table 20-4](#).

**Figure 20-3. Global HBA Control Register (GHC)**


LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 20-4. Global HBA Control Register (GHC) Field Descriptions**


Bit	Field	Value	Description
31	AE	1	AHCI Enable. This bit is always set since SATASS supports only AHCI mode as indicated by the SAM bit in the HBA capabilities register (CAP) = 1.
30-2	Reserved	0	Reserved.
1	IE	0 1	Interrupt Enable. This global bit enables interrupts from the SATASS. This field is reset on Global reset (GHC.HR = 1). All interrupt sources from all the Ports are disabled (masked). Interrupts are enabled and any SATASS interrupt event causes interrupt output assertion.
0	HR	0	HBA Reset. When set by the software, this bit causes an internal Global reset of the SATASS. All state machines that relate to data transfers and queuing return to an idle state, and all the Ports are reinitialized by sending COMRESET if staggered spin-up is not supported. If staggered spin-up is supported, then it is the responsibility of the software to spin-up each Port after this reset has completed. The SATASS clears this bit when the reset action is done. A software write of 0 has no effect.

### 20.4.3 Interrupt Status Register (IS)

The interrupt status register (IS) indicates which port inside of the subsystem has a pending interrupt.

The IS register is shown in [Figure 20-4](#) and described in [Table 20-5](#).

**Figure 20-4. Interrupt Status Register (IS)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -*n* = value after reset

**Table 20-5. Interrupt Status Register (IS) Field Descriptions**


Bit	Field	Value	Description
31-2	Reserved	0	Reserved.
1-0	IPS[ <i>n</i> ]	0-1	Interrupt Pending Status (IPS[0] is for Port 0 and IPS[1] is for Port[1]).. If a bit <i>n</i> is set to 1 If set, the corresponding Port has an interrupt pending. Software can use this information to determine which Ports require service after an interrupt. The bits of this field are set by the Ports that have interrupt events pending in the port interrupt status register (POIS) bits and enabled by the port interrupt enable register (POIE) bits. Set bits are cleared by the software writing 1 to all bits to clear.

### 20.4.4 Ports Implemented Register (PI)

The ports implemented register (PI) indicates which ports are exposed by the SATASS and are available for software to use. It is loaded by the BIOS. For example, the SATASS supports 2 Ports as indicated in the CAP.NP, only Port 1 could be available, while Port 0 is unavailable. During Firmware Initialization the software needs to indicate that Port 0 is not available by setting only PI[bit1] only. This means the Port Enabled is a subset of Port available. Note that a minimum of one port needs to be enabled.

The PI register is shown in [Figure 20-5](#) and described in [Table 20-6](#).

**Figure 20-5. Ports Implemented Register (PI)**



LEGEND: R/W = Read/Write; R = Read only; W/RO: written once after hard reset by firmware, then remain as read-only;  
-*n* = value after reset

**Table 20-6. Ports Implemented Register (PI) Field Descriptions**


Bit	Field	Value	Description
31-2	Reserved	0	Reserved.
1-0	PI[ <i>n</i> ]	0-1	Ports Implemented. This register is bit significant. If a bit <i>n</i> is set to 1, the corresponding Port is available for software to use. If a bit <i>n</i> is cleared to 0, the Port is not available for software to use. The maximum number of bits that can be set is 2 for a module with two HBA ports. <b>Note:</b> The contents of this register are relevant to the command completion coalescing ports register (CCC_PORTS).

### 20.4.5 AHCI Version Register (VS)

The AHCI version register (VS) indicates the version of the Synopsis AHCI core embedded in the SATASS.

The VS register is shown in [Figure 20-6](#) and described in [Table 20-7](#).

**Figure 20-6. AHCI Version Register (VS)**



LEGEND: R = Read only; -*n* = value after reset

**Table 20-7. AHCI Version Register (VS) Field Descriptions**


Bit	Field	Value	Description
31-16	MJR	1	Major Revision Number.
15-0	MNR	100h	Minor Revision Number.

### 20.4.6 Command Completion Coalescing Control Register (CCC\_CTL)

The command completion coalescing control register (CCC\_CTL) is used to configure the command completion coalescing (CCC) feature for the SATASS core. It is reset on Global reset.

The CCC\_CTL register is shown in [Figure 20-7](#) and described in [Table 20-8](#).

**Figure 20-7. Command Completion Coalescing Control Register (CCC\_CTL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-8. Command Completion Coalescing Control Register (CCC\_CTL) Field Descriptions**

Bit	Field	Value	Description
31-16	TV	0-FFFFh	Time-out value. This bit field specifies the CCC time-out value in 1 ms intervals. Software loads this value prior to enabling CCC. This bit field is: <ul style="list-style-type: none"> <li>• Read/Write (R/W) when EN = 0</li> <li>• Read only (R) when EN = 1</li> </ul> A time-out value of 0 is reserved and should not be used.
15-8	CC	0-FFh	Command Completions. This bit field specifies the number of command completions that are necessary to cause a CCC interrupt. Software loads this value prior to enabling CCC. This bit field is: <ul style="list-style-type: none"> <li>• Read/Write (R/W) when EN = 0</li> <li>• Read only (R) when EN = 1</li> </ul> A value of 0 disables CCC interrupts being generated based on the number of commands completed, that is, CCC interrupts are only generated based on the timer in this case.
7-3	INT	0-1Fh	Interrupt. This bit field specifies the interrupt used by the CCC feature, using the number of ports configured for the core. For a single Port instantiation, INT should be programmed to 1. When a CCC interrupt occurs, the IS.IPS[INT] bit is set to 1.
2-1	Reserved	0	Reserved.
0	EN	0 1	CCC feature enable. When EN = 1, software can not change the bit fields: TV and CC. CCC feature is disabled and no CCC interrupts are generated. CCC feature is enabled and CCC interrupts may be generated based on the time-out or command completion conditions. <b>Note:</b> When EN = 1, software can not change the fields : CCC_CTL.TV and CCC_CTL.CC.



### 20.4.7 Command Completion Coalescing Ports Register (CCC\_PORTS)

The command completion coalescing ports register (CCC\_PORTS) specifies the Ports that are coalesced as part of the command completion coalescing (CCC) feature when CCC\_CTL.EN = 1. It is reset on Global reset.

The CCC\_PORTS register is shown in [Figure 20-8](#) and described in [Table 20-9](#).

**Figure 20-8. Command Completion Coalescing Ports Register (CCC\_PORTS)**

31	Reserved	2	1	0
	R-0			PRT
				R/W-0

LEGEND: R/W = Read/Write; -n = value after reset


**Table 20-9. Command Completion Coalescing Ports Register (CCC\_PORTS) Field Description**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved
1-0	PRT	0	This field is bit significant. Each bit corresponds to a particular Port, where bit 0 corresponds to Port 0 and bit 1 corresponds to Port 1. Bits set to 1 must also have the corresponding bit set to 1 in the ports implemented register (PI). The corresponding Port is not part of the CCC feature.
		1	The corresponding Port is part of the CCC feature.

### 20.4.8 BIST Active FIS Register (BISTAFR)

The BIST active FIS register (BISTAFR) is shown in [Figure 20-9](#) and described in [Table 20-10](#).

**Figure 20-9. BIST Active FIS Register (BISTAFR)**



LEGEND: R = Read only; -n = value after reset

**Table 20-10. BIST Active FIS Register (BISTAFR) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-8	NCP	0-FFh	Non-Compliant Pattern. Least significant byte of the received BIST Activate FIS second DWORD (bits [7:0]). This value defines the required pattern for the far-end transmit only modes (PD=80h or A0h). If none of these values are decoded, the simultaneous switching pattern is transmitted by default.
		0-49h	Reserved
		4Ah	High frequency test pattern (HFTP)
		4Bh-77h	Reserved
		78h	Mid frequency test pattern (MFTP)
		79h-7Dh	Reserved
		7Eh	Low frequency test pattern (LFTP)
		7Fh	Simultaneous switching outputs pattern (SSOP)
		80h-8Ah	Reserved
		8Bh	Lone Bit pattern (LBP)
		8Ch-AAh	Reserved
		ABh	Low frequency spectral component pattern (LFSCP)
		ACh-B4h	Reserved
		B5h	High transition density pattern (HTDP)
		B6h-F0h	Reserved
		F1h	Low transition density pattern (LTDP)
		F2h-FFh	Reserved
7-0	PD	0-FFh	Pattern Definition. Indicates the pattern definition field of the received BIST Activate FIS (bits [23:16]) of the first DWORD. It is used to put the SATASS in one of the following BIST modes. All reserved values should not be used by the device; otherwise, the FIS is negatively acknowledged with R_ERRp. For far-end transmit only modes, the NCP bit field contains the required data pattern.
		0-7h	Reserved
		8h	Far-end analog (if PHY supports this mode)
		9h-Fh	Reserved
		10h	Far-end retimed
		11h-7Fh	Reserved
		80h	Far-end transmit only
		81h-9Fh	Reserved
		A0h	Far-end transmit only with scrambler bypassed
		A1h-FFh	Reserved

### 20.4.9 BIST Control Register (BISTCR)

The BIST control register (BISTCR) is shown in [Figure 20-10](#) and described in [Table 20-11](#).

**Figure 20-10. BIST Control Register (BISTCR)**

31	Reserved				24	
R-0						
23	Reserved			18	17	16
R-0			TXO	CNTCLR	NEALB	
			W-0	W-0	R/W-0	
15	Reserved			10	8	
R-0			LLC			
			R/W-7h			
7	6	5	4	3	0	
Reserved	ERREN	FLIP	PV	PATTERN		
R-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 20-11. BIST Control Register (BISTCR) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved	0	Reserved.
18	TXO	0	Transmit Only. This bit is used to initiate transmission of one of the non-compliant patterns defined by the BISTCR.PATTERN value when the device is disconnected.
17	CNTCLR	0	Counter Clear. This bit clears BIST error count registers. Writing a 1 clears BISTFCTR, BISTSR, and BISTDECR registers.
16	NEALB	0 1	Near-end Analog Loopback. Places the Port PHY into near-end analog loopback mode. Near-end analog loopback is not requested. Initiates a near-end analog loopback request. BISTCR.CP field contains the appropriate pattern. This mode should be initiated either in the PARTIAL or SLUMBER power mode, or with the device disconnected from the Port PHY (Link NOCOMM state). BIST Activate FIS is not sent to the device in this mode.
15-11	Reserved	0	Reserved.
10-8	LLC	0-7h 0 1	Link Layer Control. This bit field controls the Port Link Layer functions: scrambler, descrambler, and repeat primitive drop (RPD). In normal mode, the functions scrambler, descrambler, or RPD are changed only during Port reset (POSCTL.DET = 1). Note the different meanings for normal and BIST modes of operation: <b>Bit 10 (RPD):</b> 0 Repeat primitive drop function is disabled in normal mode, enabled in BIST mode. 1 Repeat primitive drop function is enabled in normal mode, disabled in BIST mode.
		0 1	<b>Bit 9 (DESCRAM):</b> 0 Descrambler is disabled in normal mode, enabled in BIST mode. 1 Descrambler is enabled in normal mode, disabled in BIST mode.
		0 1	<b>Bit 8 (SCRAM):</b> 0 Scrambler is disabled in normal mode, enabled in BIST mode. 1 Scrambler is enabled in normal mode, disabled in BIST mode. The SCRAM bit is cleared (enabled) by the Port when the Port enters a responder far-end transmit BIST mode with scrambling enabled (BISTAFR.PD = 80h).
7	Reserved	0	Reserved.
6	ERREN	0 1	Error Enable. Used to allow or filter (disable) PHY internal errors outside the FIS boundary to set corresponding port serial ATA error register (POSERR) bits. 0 Filter errors outside the FIS, allow errors inside the FIS. 1 Allow errors outside or inside the FIS.
5	FLIP	0-1	Flip Disparity. Enables changing disparity of the current test pattern to the opposite every time its state is changed by software.

**Table 20-11. BIST Control Register (BISTCR) Field Descriptions (continued)**


Bit	Field	Value	Description
4	PV	0 1	Pattern Version. Selects either short or long version of the SSOP, HTDP, LTDP, LFSCP, and COMP patterns. Short pattern version Long pattern version
3-0	PATTERN	0-Fh 0 1h 2h 3h 4h 5h 6h 7h 8h 9h-Fh	Defines one of the following SATA compliant patterns for far-end retimed/ far-end analog/near-end analog initiator modes, or non-compliant patterns for transmit-only responder mode when initiated by software writing to the BISTCR.TXO bit. Simultaneous switching outputs pattern (SSOP) High-transition density pattern Low-transition density pattern Low-frequency spectral component pattern (LFSCP) Composite pattern (COMP) Lone bit pattern (LBP) Mid-frequency test pattern (MFTP) High-frequency test pattern (HFTP) Low-frequency test pattern (LFTP) Reserved.

### 20.4.10 BIST FIS Count Register (BISTFCTR)

The BIST FIS count register (BISTFCTR) contains the received BIST FIS count in the loopback initiator far-end retimed, far-end analog, and near-end analog modes. It is updated each time a new BIST FIS is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit. This register does not roll over and freezes when the FFFF FFFFh value is reached. It takes approximately 65 hours of continuous BIST operation to reach this value.

The BISTFCTR register is shown in [Figure 20-11](#) and described in [Table 20-12](#).

**Figure 20-11. BIST FIS Count Register (BISTFCTR)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 20-12. BIST FIS Count Register (BISTFCTR) Field Description**


Bit	Field	Value	Description
31-0	BISTFCTR	0-FFFF FFFFh	Received BIST FIS Count.

### 20.4.11 BIST Status Register (BISTSR)

The BIST status register (BISTSR) contains errors detected in the received BIST FIS in the loopback initiator far-end retimed, far-end analog, and near-end analog modes. It is not meaningful in responder mode. It is updated each time a new BIST FIS is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit.

The BISTSR register is shown in [Figure 20-12](#) and described in [Table 20-13](#).

**Figure 20-12. BIST Status Register (BISTSR)**



LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 20-13. BIST Status Register (BISTSR) Field Description**


Bit	Field	Value	Description
31-24	Reserved	0	Reserved.
23-16	BRSTERR	0-FFh	Burst Error. This bit field contains the burst error count. It is accumulated each time a burst error condition is detected: DWORD error is detected in the received frame and 1.5 seconds (27,000 frames) passed since the previous burst error was detected. The BRSTERR value does not roll over and freezes at FFh. This bit field is updated if BIST_MODE = DWORD.
15-0	FRAMERR	0-FFFFh	Frame Error. This bit field contains the frame error count. It is accumulated (new value is added to the old value) each time a new BIST frame with a CRC error is received. The FRAMERR value does not roll over and freezes at FFFFh.

### 20.4.12 BIST DWORD Error Count Register (BISTDECR)

The BIST DWORD error count register (BISTDECR) contains the number of DWORD errors detected in the received BIST frame in the loopback initiator far-end retimed, far-end analog, and near-end analog modes. It is updated each time a new BIST frame is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit. This register is updated only when the parameter BIST\_MODE=DWORD.

The BISTDECR register is shown in [Figure 20-13](#) and described in [Table 20-14](#).

**Figure 20-13. BIST DWORD Error Count Register (BISTDECR)**



LEGEND: R = Read only; -n = value after reset

**Table 20-14. BIST DWORD Error Count Register (BISTDECR) Field Description**


Bit	Field	Value	Description
31-0	DWERR	0-FFFF FFFFh	DWORD Error Count. This bit field contains the DWORD error count. It is accumulated (new value is added to the old value) each time a new BIST frame is received. The DWERR value does not roll over and freezes if it exceeds FFFF F000h.

### 20.4.13 BIST DWORD Error Count Register (TIMER1MS)

The BIST DWORD error count register (TIMER1MS) is used to generate 1ms tick for the command completion coalescing (CCC) logic based on the OCP clock frequency sourced to the SATA controller. Software must initialize this register with the required value after power up before using the CCC feature. This register is reset to 100,000d (corresponding to a VBUS Clock frequency of 100 MHz hclk) on power up and is not affected by Global reset.

The TIMER1MS register is shown in [Figure 20-14](#) and described in [Table 20-15](#).

**Figure 20-14. BIST DWORD Error Count Register (TIMER1MS)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-15. BIST DWORD Error Count Register (TIMER1MS) Field Description**

Bit	Field	Value	Description
31-20	Reserved	0	Reserved.
19-0	TIMV	0-F FFFFh	1ms Timer Value. This bit field contains the cycle count of the SATA VBUS Clock Cycle generating 1ms tick. This bit field is: <ul style="list-style-type: none"> <li>• Read/Write (R/W) when CCC_CTL.EN = 0</li> <li>• Read only (R) when CCC_CTL.EN = 1</li> </ul>

### 20.4.14 Global Parameter 1 Register (GPARAM1R)

The global parameter 1 register (GPARAM1R) is a read-only register that contains encoded information about the configuration of the embedded Synopsis AHCI SATA Core.

The GPARAM1R register is shown in [Figure 20-15](#) and described in [Table 20-16](#).

**Figure 20-15. Global Parameter 1 Register (GPARAM1R)**

31	30	29	28	27	26	24
ALIGN_M	RX_BUFFER	PHY_DATA		PHY_RST	PHY_CTRL	
R-1	R-1	R-0		R-0	R-1Ah	
23	21		20	15		
PHY_CTRL			PHY_STAT			
R-1Ah			R-2h			
14	13	12	11	10	9	8
LATCH_M	BIST_M	PHY_TYPE	Reserved	RETURN_ERR		AHB_ENDIAN
R-0	R-0	R-0	R-0	R-1		R-2h
7	6	5	3		2	0
S_HADDR	M_HADDR	S_HDATA			M_HDATA	
R-0	R-0	R-0			R-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-16. Global Parameter 1 Register (GPARAM1R) Field Descriptions**


Bit	Field	Value	Description
31	ALIGN_M	1	Rx Data Alignment. Data is always aligned.
30	RX_BUFFER	1	Rx Data Buffer. Core includes an Rx Data Buffer.
29-28	PHY_DATA	0	PHY Data Width. Indicates width = 0 (8-bits).
27	PHY_RST	0	PHY Reset Mode. Indicates that the PHY reset output is active-low.
26-21	PHY_CTRL	1Ah	PHY Control Width. Indicates that there are 32-bits of PHY control.
20-15	PHY_STAT	2h	PHY Status Width. Indicates that there are 32-bits of PHY status.
14	LATCH_M	0	Latch Mode. Indicates that the subsystem does not include latches.
13	BIST_M	0	BIST Loopback Checking Depth. Checks errors per FIS not DWORD.
12	PHY_TYPE	0	PHY Interface Type. Indicates a non-Synopsis PHY.
11	Reserved	0	Reserved.
10	RETURN_ERR	1	AHB Error Response. Indicates AHB Errors are returned.
9-8	AHB_ENDIAN	2h	Bus Endianness. Indicates that endianness may be configured by input pin.
7	S_HADDR	0	Slave address bus width. Indicates 32-bit wide address bus.
6	M_HADDR	0	Master address bus width. Indicates 32-bit wide address bus.
5-3	S_HDATA	0	Slave Data Bus Width. Indicates 32-bit data bus.
2-0	M_HDATA	0	Master Data Bus Width. Indicates 32-bit data bus.

### 20.4.15 Global Parameter 2 Register (GPARAM2R)

The global parameter 2 register (GPARAM2R) is a read-only register that contains encoded information about the configuration of the embedded Synopsis AHCI SATA Core.

The GPARAM2R register is shown in [Figure 20-16](#) and described in [Table 20-17](#).

**Figure 20-16. Global Parameter 2 Register (GPARAM2R)**



LEGEND: R = Read only; -n = value after reset

**Table 20-17. Global Parameter 2 Register (GPARAM2R) Field Descriptions**

Bit	Field	Value	Description
31-15	Reserved	0	Reserved.
14	DEV_CP	0	Cold Presence Detect. CPD is supported in SATASS.
13	DEV_MP	0	Mechanical Presence Switch. MP is supported in SATASS.
12	ENCODE_M	1	8b/10b Encoding/Decoding. Indicates 8-bit/10-bit encoding and decoding are done in the Synopsis core.
11	RXOOB_CLK_M	0	Rx OOB Clock Mode. Indicates that the Rx OOB Functions are on the Rx Clock.
10	RX_OOB_M	1	Rx OOB Mode. Indicates that Rx Out-of-Band signals are detected in the PHY.
9	TX_OOB_M	1	Tx OOB Mode. Indicates that Tx Out-of-Band signaling is done by the Synopsis Core.
8-0	RXOOB_CLK	96h	Rx OOB Clock Frequency. Reflects the hexadecimal value of the RXOOB_CLK_FREQ parameter.




### 20.4.16 Port Parameter Register (PPARAMR)

The port parameter register (PPARAMR) is a read-only register that contains encoded information about the selected Port configuration parameters settings. The Port is selected by the TESTR.PSEL field. Note, there are two HBA ports on this sub-system and the configuration setting applies to both ports.

The PPARAMR register is shown in [Figure 20-17](#) and described in [Table 20-18](#).

**Figure 20-17. Port Parameter Register (PPARAMR)**



LEGEND: R = Read only; -n = value after reset

**Table 20-18. Port Parameter Register (PPARAMR) Field Descriptions**


Bit	Field	Value	Description
31-10	Reserved	0	Reserved.
9	TX_MEM_M	0	Tx FIFO Memory Read Port Type. Indicates that the Tx FIFO memory is asynchronous read.
8	TX_MEM_S	0	Tx FIFO Memory Type. Indicates that the Tx FIFO memory is outside of the core (but still inside the subsystem wrapper).
7	RX_MEM_M	0	Rx FIFO Memory Read Port Type. Indicates that the Rx FIFO memory is asynchronous read.
6	RX_MEM_S	0	Rx FIFO Memory Type. Indicates that the Rx FIFO memory is outside of the core (but still inside the subsystem wrapper).
5-3	TX_FIFO_DEPTH	2h	Tx FIFO Depth. Indicates that the depth of the Tx FIFO is 64 DWORDS.
2-0	RX_FIFO_DEPTH	3h	Rx FIFO Depth. Indicates that the depth of the Rx FIFO is 128 DWORDS.

### 20.4.17 Version Register (VERSIONR)

The version register (VERSIONR) contains the 32-bit SATASS version.

The VERSIONR register is shown in [Figure 20-18](#) and described in [Table 20-19](#).

**Figure 20-18. Version Register (VERSIONR)**



LEGEND: R = Read only; -n = value after reset

**Table 20-19. Version Register (VERSIONR) Field Description**


Bit	Field	Value	Description
31-0	VERSION	3134 302Ah	32-bit version of SATASS.

### 20.4.18 ID Register (IDR)

The ID register (IDR) contains the 32-bit SATASS ID.

The IDR register is shown in [Figure 20-19](#) and described in [Table 20-20](#).

**Figure 20-19. ID Register (IDR)**



LEGEND: R = Read only; -n = value after reset

**Table 20-20. ID Register (IDR) Field Description**


Bit	Field	Value	Description
31-0	ID	4E41 1901h	32-bit ID of SATASS.

### 20.4.19 Port Command List Base Address Register (P0CLB)

The port command list base address register (P0CLB) contains the 32-bit base address of the command list.

The P0CLB register is shown in [Figure 20-20](#) and described in [Table 20-21](#).

**Figure 20-20. Port Command List Base Address Register (P0CLB)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-21. Port Command List Base Address Register (P0CLB) Field Description**


Bit	Field	Value	Description
31-10	CLB	0-3F FFFFh	Command List Base Address. Indicates the 32-bit base physical address for the command list for this port. This base is used when fetching commands to execute. The structure pointed to by this address range is 1Kbyte in length. This address must be 1Kbyte-aligned as indicated by bits [9:0] being read-only.
9-0	Reserved	0	Reserved.

### 20.4.20 Port FIS Base Address Register (P0FB)

The port FIS base address register (P0FB) contains the 32-bit base address of the destination for incoming received FISes.

The P0FB register is shown in [Figure 20-21](#) and described in [Table 20-22](#).

**Figure 20-21. Port FIS Base Address Register (P0FB)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-22. Port FIS Base Address Register (P0FB) Field Description**

Bit	Field	Value	Description
31-8	FB	0-FF FFFFh	FIS Base Address. Indicates the 32-bit base physical address for received FISes. The structure pointed to by this address range is 256 bytes in length. This address must be 256 byte-aligned as indicated by bits [7:0] being read-only.
7-0	Reserved	0	Reserved.

### 20.4.21 Port Interrupt Status Register (P0IS)

The port interrupt status register (P0IS) is used to generate SATASS interrupts when any of the bits are set. Bits in this register are set by some internal conditions, and cleared by software writing ones in the positions it wants to clear. This register is reset on Global reset.

The P0IS register is shown in [Figure 20-22](#) and described in [Table 20-23](#).

**Figure 20-22. Port Interrupt Status Register (P0IS)**

31	30	29	28	27	26	25	24	23	22	21	16					
Rsvd	TFES	HBFS	HBDS	IFS	INFS	Rsvd	OFS	IPMS	PRCS	Reserved						
R-0	RW1C-0	RW1C-0	RW1C-0	RW1C-0	RW1C-0	R-0	RW1C-0	RW1C-0	R-0	R-0						
15	Reserved							8	7	6	5	4	3	2	1	0
Reserved								DMPS	PCS	DPS	UFS	SDBS	DSS	PSS	DHRS	
R-0								RW1C-0	R-0	RW1C-0	R-0	RW1C-0	RW1C-0	RW1C-0	RW1C-0	

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset

**Table 20-23. Port Interrupt Status Register (P0IS) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved. Since no dedicated pins for CPD detection/control exist for the device, this bit is reserved. If need to support this feature, use of GPIO is recommended.
30	TFES	0-1	Task File Error Status. This bit is set whenever the P0TFD register is updated by the device and the error bit (P0TFD.STS[0]) is set.
29	HBFS	0-1	Host Bus Fatal Error Status. This bit is set when SATASS bus master detects an ERROR response from the slave.
28	HBDS	0-1	Host Bus Data Error Status. This bit is always cleared to 0.
27	IFS	0-1	Interface Fatal Error Status. This bit is set if any of the following conditions is detected: <ul style="list-style-type: none"> <li>• SYNC escape is received from the device during H2D Register or Data FIS transmission.</li> <li>• One or more of the following errors are detected during Data FIS transfer: Protocol (P0SERR.ERR_P), CRC (P0SERR.DIAG_C), Handshake (P0SERR.DIAG_H), PHY Not Ready (P0SERR.ERR_C).</li> <li>• Unknown FIS is received with good CRC, but the length exceeds 64 bytes.</li> <li>• PRD table byte count is zero.</li> </ul> Port DMA transitions to a fatal state until software clears P0CMD.ST bit or resets the interface by way of Port or Global reset.
26	INFS	0-1	Interface Non-fatal Error Status. This bit is set if any of the following conditions is detected: <ul style="list-style-type: none"> <li>• One or more of the following errors are detected during non-data FIS transfer: Protocol (P0SERR.ERR_P), CRC (P0SERR.DIAG_C), Handshake (P0SERR.DIAG_H), PHY Not Ready (P0SERR.ERR_C).</li> <li>• Command list underflow during read operation (DMA read) when software builds command table that has more total bytes than the transaction given to the device.</li> </ul> In both cases, Port operation continues normally. If error is detected during non-data FIS transmission, this FIS is retransmitted continuously until it succeeds or software times out and resets the interface.
25	Reserved	0	Reserved.
24	OFS	0-1	Overflow Status. This bit is set if command list overflow is detected during read or write operation when software builds a command table that has fewer total bytes than the transaction given to the device. Port DMA transitions to a fatal state until software clears P0CMD.ST bit or resets the interface by way of Port or Global reset.
23	IPMS	0-1	Incorrect Port Multiplier Status. Indicates that the HBA received a FIS from a device whose Port Multiplier field did not match what was expected. This bit may be set during enumeration of devices on a Port Multiplier due to the normal Port Multiplier enumeration process. The software should only use the IPMS bit after enumeration is complete on the Port Multiplier.
22	PRCS	0-1	PHY Ready Change Status. When set to 1, indicates the internal PHY Ready signal changed state. This bit reflects the state of the P0SERR.DIAG_N bit. To clear this bit, the software must clear the P0SERR.DIAG_N bit to 0.
21-8	Reserved	0	Reserved.

**Table 20-23. Port Interrupt Status Register (P0IS) Field Descriptions (continued)**

Bit	Field	Value	Description
7	DMPS	0-1	Device Mechanical Presence Status. This bit is set when the state of SATA_MP_SWITCH input pin changes as a result of a mechanical switch attached to this port being opened or closed. This bit is only valid if both CAP.SMPS and POCMD.MPSP are set to 1.
6	PCS	0 1	Port Connect Change Status. This bit reflects the state of the P0SERR.DIAG_X bit. This bit is only cleared when P0SERR.DIAG_X is cleared. 0 No change in Current Connect Status 1 Change in Current Connect Status
5	DPS	0-1	Descriptor Processed. A PRD with the I bit set has transferred all of its data.  Note: This is an opportunistic interrupt and should not be used to definitely indicate the end of a transfer. Two PRD interrupts could happen close in time together such that the second interrupt is missed when the first PRD interrupt is being cleared.
4	UFS	0-1	Unknown FIS Interrupt. When set to 1, indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by software clearing the P0SERR.DIAG_F bit to 0.  Note: The UFS bit does not directly reflect the P0SERR.DIAG_F bit. P0SERR.DIAG_F bit is set immediately when an unknown FIS is detected, whereas the UFS bit is set when that FIS is posted to memory. Software should wait to act on an unknown FIS until the UFS bit is set to 1 or the two bits may become out of sync.
3	SDBS	0-1	Set Device Bits Interrupt. A Set Device Bits FIS has been received with the I bit set and has been copied into system memory.
2	DSS	0-1	DMA Setup FIS Interrupt. A DMA Setup FIS has been received with the I bit set and has been copied into system memory.
1	PSS	0-1	PIO Setup FIS Interrupt. A PIO Setup FIS has been received with the I bit set, it has been copied into system memory, and the data related to that FIS has been transferred.
0	DHRS	0-1	Device to Host Register FIS Interrupt. A D2H Register FIS has been received with the I bit set, and has been copied into system memory.

## 20.4.22 Port Interrupt Enable Register (P0IE)

The port interrupt enable register (P0IE) enables and disables the reporting of the corresponding interrupt to system software. When a bit is set (1), and the corresponding interrupt condition is active, then the SATASS intrq output is asserted. Interrupt sources that are disabled (0) are still reflected in the status registers. This register is symmetrical with the P0IS register. This register is reset on Global reset.

The P0IE register is shown in [Figure 20-23](#) and described in [Table 20-24](#).

**Figure 20-23. Port Interrupt Enable Register (P0IE)**

31	30	29	28	27	26	25	24	23	22	21	16					
Rsvd	TFEE	HBFE	HBDE	IFE	INFE	Rsvd	OFE	IPME	PRCE	Reserved						
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R-0						
15								8	7	6	5	4	3	2	1	0
Reserved								DMPE	PCE	DPE	UFE	SDBE	DSE	PSE	DHRE	
R-0								R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-24. Port Interrupt Enable Register (P0IE) Field Descriptions**

Bit	Field	Value	Description
31	Reserved	0	Reserved. No CPD capability exist since CPD related pins are not bonded out for the device. If need this feature, use of GPIO is recommended.
30	TFEE	0-1	Task File Error Enable. When set to 1, GHC.IE = 1, and P0IS.HBFS = 1, the intrq output is asserted.
29	HBFE	0-1	Host Bus Fatal Error Enable. When set to 1, GHC.IE = 1, and P0IS.HBFS = 1, the interq output is asserted.
28	HBDE	0-1	Host Bus Data Error Enable. When set to 1, GHC.IE = 1, and P0IS.HBDS = 1, the intrq output is asserted.
27	IFE	0-1	Interface Fatal Error Enable. When set to 1, GHC.IE = 1, and P0IS.IFS = 1, the intrq output is asserted.
26	INFE	0-1	Interface Non-fatal Error Enable. When set to 1, GHC.IE = 1, and P0IS.INFS = 1, the intrq output is asserted.
25	Reserved	0	Reserved.
24	OFE	0-1	Overflow Enable. When set to 1, GHC.IE = 1, and P0IS.OFS = 1, the intrq output is asserted.
23	IPME	0-1	Incorrect Port Multiplier Enable. When set to 1, GHC.IE = 1, and P0IS.IPMS = 1, the intrq output is asserted.
22	PRCE	0-1	PHY Ready Change Enable. When set to 1, GHC.IE = 1, and P0IS.PRCS = 1, the intrq output is asserted.
21-8	Reserved	0	Reserved.
7	DMPE	0-1	Device Mechanical Presence Enable. When set to 1, GHC.IE = 1, and P0IS.DMPS = 1, the intrq output is asserted.
6	PCE	0-1	Port Change Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.PCS = 1, the intrq output is asserted.
5	DPE	0-1	Descriptor Processed Interrupt Enable. When set to 1, GHC.IE = 1 and P0IS.DPS = 1, the intrq output is asserted.
4	UFE	0-1	Unknown FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.UFS = 1, the intrq output is asserted.
3	SDBE	0-1	Set Device Bits FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.SDBS = 1, the intrq output is asserted.
2	DSE	0-1	DMA Setup FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.PSS = 1, the intrq output is asserted.
1	PSE	0-1	PIO Setup FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.PSS = 1, the intrq output is asserted.
0	DHRE	0-1	Device Host Register FIS Interrupt Enable. When set to 1, GHC.IE = 1, and P0IS.DHRS = 1, the intrq output is asserted.

### 20.4.23 Port Command Register (P0CMD)

The port command register (P0CMD) contains bits controlling various Port functions. All read/write bits are reset on Global reset.

The P0CMD register is shown in [Figure 20-24](#) and described in [Table 20-25](#).

**Figure 20-24. Port Command Register (P0CMD)**

31		28	27	26	25	24	23	22	21	20	19	18	17	16
ICC			ASP	ALPE	DLAE	ATAPI	Reserved		ESP	Rsvd	MPSP	HPCP	PMA	CPD
R/W-0			R/W-0	R/W-0	R/W-0	R/W-0	R-0		W/RO-0	W/RO-0	W/RO-0	W/RO-0	R/W-0	R-0
15	14	13	12		8	7		5	4	3	2	1	0	
CR	FR	MPSS	CCS			Reserved			FRE	CLO	POD	SUD	ST	
R-0	R-0	R-0	R-0			R-0			R/W-0	W-0	R/W-0	W/RO-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; W = Write; W/RO: written once after hard reset by firmware, then remain as read-only; -n = value after reset

**Table 20-25. Port Command Register (P0CMD) Field Descriptions**

Bit	Field	Value	Description
31-28	ICC	0-Fh	Interface Communication Control. Controls power management states of the interface. If the Link layer is currently in the L_IDLE state, writes to this bit field causes the Port to initiate a transition to the interface power management state requested. If the Link layer is not currently in the L_IDLE state, writes to this bit field have no effect.  When system software writes a nonreserved value other than No-Op (0), the Port performs the action and updates this bit field back to Idle (0). If software writes to this bit field to change the state to a state the link is already in (that is, interface is in the active state and a request is made to go to the active state), the Port takes no action and returns this bit field to Idle. If the interface is in a low power state and software wants to transition to a different low power state, software must first bring the link to active and then initiate the transition to the desired low power state.
		0	No-Op/ Idle: When software reads this value, it indicates the Port is ready to accept a new interface control command, although the transition to the previously selected state may not yet have occurred.
		1h	Active: Causes the Port to request a transition of the interface into the active state.
		2h	Partial: Causes the Port to request a transition of the interface to the Partial state. The SATA device may reject the request and the interface remains in its current state.
		3h-5h	Reserved
		6h	Slumber: Causes the Port to request a transition of the interface to the Slumber state. The SATA device may reject the request and the interface remains in its current state.
		7h-Fh	Reserved
27	ASP	0	Aggressive Slumber/Partial. When cleared to 0 and P0CMD.ALPE = 1, the Port aggressively enters the PARTIAL state when it clears the P0CI register, and the P0SACT register is cleared when it clears the P0SACT register and P0CI is cleared.
		1	When set to 1 and P0CMD.ALPE = 1, the Port aggressively enters the SLUBMER state when it clears the P0CI register and the P0SACT register is cleared, or when it clears the P0SACT register and P0CI is cleared.
26	ALPE	0	Aggressive Link Power Management Enable. Aggressive power management state transition is disabled.
		1	Port aggressively enters a lower link power state (PARTIAL or SLUMBER) based on the setting of the P0CMD.ASP bit.
25	DLAE	0-1	Drive LED on ATAPI Enable. When set to 1, P0CMD.ATAPI = 1, and commands are active, the Port asserts P0_act_led output.
24	ATAPI	0-1	Device is ATAPI. When set to 1, the connected device is an ATAPI device. This bit is used by the Port to control whether or not to assert P0_act_led output when commands are active.
23-22	Reserved	0	Reserved.
21	ESP	0	External SATA Port. The ESP bit is mutually exclusive with the P0CMD.HPCP bit. Ports signal only connector is not externally accessible.
		1	Ports signal only connector is externally accessible. When set to 1, CAP.SXS is also set to 1.

**Table 20-25. Port Command Register (P0CMD) Field Descriptions (continued)**

Bit	Field	Value	Description
20	Reserved	0	Reserved. Since no CPD pins are bonded out for the device, this bit should be written with a zero value. If need to implement CPD functionality, GPIO usage is recommended.
19	MPSP	0 1	Mechanical Presence Switch Attached to Port. 0 Platform does not support a mechanical presence switch on this port. 1 Platform supports a mechanical presence switch attached to this port. When this bit is set to 1, P0CMD.HPCP should also be set to 1.
18	HPCP	0 1	Hot Plug. 0 Ports signal and power connectors are not externally accessible. 1 Ports signal and power connectors are externally accessible via a joint signal-power connector for blindmate device hot plug.
17	PMA	0 1	Port Multiplier Attached. Note: Software is responsible for detecting whether a Port Multiplier is present. There is no auto detection. 0 When cleared to 0 by software, indicates that a Port Multiplier is not attached to this Port. 1 When set to 1 by software, indicates that a Port Multiplier is attached to this Port.
16	CPD	0	Since no CPD pins are bonded out for the device, this bit is always zero. if need to implement CPD usage of GPIO is recommended.
15	CR	0-1	Command List Running. When this bit is set to 1, the command list DMA engine for this Port is running. See Synopsys spec for more detail.
14	FR	0-1	FIS Receive Running. When set to 1, the FIS Receive DMA engine for this port is running. Refer to the AHCI specification section 10.3.2 for details on when this bit is set and cleared by the Port.
13	MPSS	0 1	Mechanical Presence Switch State. Reports the state of a mechanical presence switch attached to this port as indicated by the P0_mp_switch input state (assuming CAP.SMPS = 1 and P0CMD.MPSP = 1). If CAP.SMPS = 0, then this bit is cleared to 0. Software should only use this bit if both CAP.SMPS and P0CMD.MPSP are set to 1. Note: The reset of this bit may change based on the SATA_MP_SWITCH state at reset. 0 Switch is closed. 1 Switch is open.
12-8	CCS	0-1Fh	Current Command Slot. This field is valid when P0CMD.ST is set to 1 and is set to the command slot value of the command that is currently being issued by the Port. When P0CMD.ST transitions from 1 to 0, this field is reset to 0x00. After P0CMD.ST transitions from 0 to 1, the highest priority slot to issue from next is command slot 0. After the first command has been issued, the highest priority slot to issue from next is P0CMD.CCS+1. For example, after the Port has issued its first command, if CCS=0x00 and P0CI is set to 0x3, the next command that will be issued is from command slot 1.
7-5	Reserved	0	Reserved.
4	FRE	0-1	FIS Receive Enable. When set to 1, the Port may post received FISes into the FIS receive area pointed to by P0FB. When cleared, received FISes are not accepted by the Port, except for the first D2H register FIS after the initialization sequence, and no FISes are posted to the FIS receive area. System software must not set this bit until P0FB has been programmed with a valid pointer to the FIS receive area, and if software wishes to move the base, this bit must first be cleared, and software must wait for the P0CMD.FR bit to be cleared. Refer to the Synopsis spec for important restrictions on changing P0CMD.FRE.
3	CLO	1	Command List Override. Setting this bit to 1 causes P0TFD.STS.BSY and P0TFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the P0TFD.STS register. This bit is cleared to 0 when P0TFD.STS.BSY and P0TFD.STS.DRQ have been cleared to 0. A write to this register with a value of 0 has no effect. This bit should only be set to 1 immediately prior to setting P0CMD.ST bit to 1 from a previous value of 0. Setting this bit to 1 at any other time is not supported and results in indeterminate behavior.
2	POD	0-1	Power On Device. This bit is RW if cold presence detection is supported on this port as indicated by P0CMD.CPD=1. This bit is RO 1 if cold presence detection is not supported and P0CMD.CPD=0. Note: Since no CPD control/status related pins are bonded out on the device, this bit is read only. Usage of GPIO is recommended if need to supplement CPD feature.
1	SUD	0-1	Spin-Up Device. This bit is read/write if staggered spin-up is supported as indicated by the CAP.SSS = 1. This bit is read-only 1 if staggered spin-up is not supported and CAP.SSS = 0. On an edge detect from 0 to 1, the Port starts a COMRESET initialization sequence to the device. Clearing this bit causes no action on the interface. Note: the SUD bit is read-only 0 on power-up until CAP.SSS bit is written with the required value.



**Table 20-25. Port Command Register (P0CMD) Field Descriptions (continued)**


Bit	Field	Value	Description
0	ST	0-1	Start. When set to 1, the Port processes the command list. When cleared, the Port does not process the command list. Whenever this bit is changed from a 0 to a 1, the Port starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the P0CI register is cleared by the Port upon transition into an idle state. Refer to the AHCI specification for important restrictions on when this bit can be set to 1.

**20.4.24 Port Task File Data Register (P0TFD)**

The port task file data register (P0TFD) contains Error and Status registers updated every time a new Register FIS.

The P0TFD register is shown in [Figure 20-25](#) and described in [Table 20-26](#).

**Figure 20-25. Port Task File Data Register (P0TFD)**



LEGEND: R = Read only; -n = value after reset

**Table 20-26. Port Task File Data Register (P0TFD) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-8	ERR	0-FFh	Error. Contains the latest copy of the task file error register.
7-0	STS	0-FFh	Status. Contains the latest copy of the task file status register. Note: the HBA updates the entire 8-bit field not just the bits listed.
		0	ERR – Indicates an error during the transfer
		1h-2h	Reserved
		3h	DRQ – Indicates a data transfer is requested
		4h-6h	Reserved
		7h	BSY – Indicates the interface is busy
		8h-FFh	Reserved

### 20.4.25 Port Signature Register (P0SIG)

The port signature register (P0SIG) contains the Device Signature information.

The P0SIG register is shown in [Figure 20-26](#) and described in [Table 20-27](#).

**Figure 20-26. Port Signature Register (P0SIG)**



LEGEND: R = Read only; -n = value after reset

**Table 20-27. Port Signature Register (P0SIG) Field Description**


Bit	Field	Value	Description
31-0	SIG	0-FFFF FFFFh	Signature. Contains the signature received from a device on the first D2H Register FIS. This register is updated once after a reset sequence. Reset on Global or Port reset. The bit order as is: Bits 31-24: LBA High (Cylinder High) Register Bits 23-16: LBA Mid (Cylinder Low) Register Bits 15-8: LBA Low (Sector Number) Register Bits 7-0: Sector Count Register

### 20.4.26 Port Serial ATA Status Register (P0SSTS)

The port serial ATA status register (P0SSTS) conveys the current state of the interface and host. The Port updates it continuously and asynchronously. When the Port transmits a COMRESET to the device, this register is updated to its reset values (i.e., Global reset, Port reset, or COMINIT from the device).

The P0SSTS register is shown in [Figure 20-27](#) and described in [Table 20-28](#).

**Figure 20-27. Port Serial ATA Status Register (P0SSTS)**



LEGEND: R = Read only; -n = value after reset

**Table 20-28. Port Serial ATA Status Register (P0SSTS) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved.
11-8	IPM	0-Fh	Interface Power Management. Indicates the current interface state.
		0	Device is not present or communication is not established.
		1h	Interface in active state
		2h	Interface in Partial power management state.
		3h-5h	Reserved
		6h	Interface in Slumber power management state.
		7h-Fh	Reserved

**Table 20-28. Port Serial ATA Status Register (POSSTS) Field Descriptions (continued)**

Bit	Field	Value	Description
7-4	SPD	0-Fh	Current Interface Speed. Indicates the negotiated interface communication speed.
		0	Device is not present or communication is not established.
		1h	Generation 1 (1.5 Gbps) negotiated
		2h	Generation 2 (3 Gbps) negotiated
		3h-Fh	Reserved
3-0	DET	0-Fh	Device Detection. Indicates the interface device detection and PHY state.
		0	No device detected and PHY communication is not established.
		1h	Device presence detected but PHY communication is not established (COMINIT is detected).
		2h	Reserved
		3h	Device presence detected and PHY communication is established (PHY Ready is detected).
		4h	PHY in offline mode as a result of the interface being disabled or running in BIST loopback mode.
		5h-Fh	Reserved

### 20.4.27 Port Serial ATA Control Register (P0SCTL)

The port serial ATA control register (P0SCTL) is used by software to control SATA interface capabilities. Writes to this register result in an action being taken by the Port PHY interface. Reads from the register return the last value written to it. Reset on Global reset.

These bits are static and should not be changed frequently due to the clock crossing between the Transport and Link Layers. Software must wait for at least seven periods of the slower clock (clk\_asic or OCP clock) before changing this register.

The P0SCTL register is shown in [Figure 20-28](#) and described in [Table 20-29](#).

**Figure 20-28. Port Serial ATA Control Register (P0SCTL)**

31	Reserved												16
R-0													
15	12	11	8	7	4	3							0
Reserved			IPM			SPD			DET				
R-0			R/W-0			R/W-0			R/W-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-29. Port Serial ATA Control Register (P0SCTL) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reserved.
11-8	IPM	0-Fh	Interface Power Management Transitions Allowed. Indicates which power states the Port PHY interface is allowed to transition to. If an interface power management state is disabled, the Port does not initiate that state and any request from the device to enter that state is rejected via PMNAKp.
		0	No interface power management state restrictions.
		1h	Transitions to the Partial state are disabled.
		2h	Transitions to the Slumber state are disabled.
		3h	Transitions to both Partial and Slumber states are disabled.
4h-Fh	Reserved		
7-4	SPD	0-Fh	Speed Allowed. Indicates the highest allowable speed of the Port PHY interface. Note: When host software must change this bit field value, the host must also reset the Port (DET = 1) at the same time to ensure proper speed negotiation.
		0	No speed negotiation restrictions.
		1h	Limit speed negotiation to Generation 1 (1.5 Gbps) communication rate.
		2h	Limit speed negotiation to Generation 2 (3 Gbps) communication rate.
3h-Fh	Reserved		
3-0	DET	0-Fh	Device Detection Initialization. Controls the Ports device detection and interface initialization. Note: This bit field may only be modified when P0CMD.ST = 0; changing this bit field while P0CMD.ST = 1 results in undefined behavior. When P0CMD.ST is set to 1, this bit field should have a value of 0.
		0	No device detection or initialization action is requested.
		1h	Perform interface initialization sequence to establish communication. This results in the interface being reset and communication re-initialized.
		2h-3h	Reserved
		4h	Disable the Serial ATA interface and put the Port PHY in offline mode.
5h-Fh	Reserved		

### 20.4.28 Port Serial ATA Error Register (P0SERR)

The port serial ATA error register (P0SERR) represents all the detected interface errors accumulated since the last time it was cleared. The set bits in the P0SERR register indicate that the corresponding error condition became true one or more times since the last time the bit was cleared. The set bits in this register are explicitly cleared by a write operation to the register, Global reset, or Port reset (COMRESET). The value written to clear the set error bits should have ones encoded in the bit positions corresponding to the bits that are to be cleared. All bits in the following table have a reset value of 0.

The P0SERR register is shown in [Figure 20-29](#) and described in [Table 20-30](#).

**Figure 20-29. Port Serial ATA Error Register (P0SERR)**

31				27				26		25		24			
Reserved								DIAG_X	DIAG_F	DIAG_T					
R-0								R/W1C-0	R/W1C-0	R/W1C-0					
23		22		21		20		19		18		17		16	
DIAG_S	DIAG_H	DIAG_C	DIAG_D	DIAG_B	DIAG_W	DIAG_I	DIAG_N								
R/W1C-0	R/W1C-0	R/W1C-0	R-0	R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0								
15				12				11		10		9		8	
Reserved								ERR_E	ERR_P	ERR_C	ERR_T				
R-0								R/W1C-0	R/W1C-0	R/W1C-0	R/W1C-0				
7						2				1		0			
Reserved										ERR_M	ERR_I				
R-0										R/W1C-0	R/W1C-0				

LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset

**Table 20-30. Port Serial ATA Error Register (P0SERR) Field Descriptions**

Bit	Field	Value	Description
31-27	Reserved	0	Reserved.
26	DIAG_X	0-1	Exchanged. This bit is set to 1 when PHY COMINIT signal is detected. This bit is reflected in the POIS.PCS bit.
25	DIAG_F	0-1	Unknown FIS Type. Indicates that one or more FISes were received by the Transport layer with good CRC, but had a type field that was not recognized/known and the length was less than or equal to 64 bytes. Note: If the Unknown FIS length exceeds 64 bytes, the DIAG_F bit is not set and the DIAG_T bit is set instead.
24	DIAG_T	0-1	Transport State Transition Error. Indicates that a Transport Layer protocol violation was detected.
23	DIAG_S	0-1	Link Sequence Error. Indicates that one or more Link state machine error conditions was encountered. One of the conditions that cause this bit to be set is the device doing SYNC escape during FIS transmission.
22	DIAG_H	0-1	Handshake Error. Indicates that one or more R-ERRp was received in response to frame transmission. Such errors may be the result of a CRC error detected by the device, a disparity or 8-bit/10-bit decoding error, or other error condition leading to a negative handshake on a transmitted frame.
21	DIAG_C	0-1	CRC Error. Indicates that one ore more CRC errors were detected by the Link layer during FIS reception.
20	DIAG_D	0	Disparity Error. This bit is always 0 since it is not used by the AHCI specification.
19	DIAG_B	0-1	10B to 8B Decode Error. Indicates errors were detected by 10b8b decoder. Note: This bit is set only when an error is detected on the received FIS data word. This bit is not set when an error is detected on the primitive, regardless of whether it is inside or outside the FIS.
18	DIAG_W	0-1	Comm Wake. This bit is set when the PHY COMWAKE signal is detected.
17	DIAG_I	0-1	PHY Internal Error. This bit is set when the PHY detects some internal error. Note: The TI PHY does not support any errors so this bit will never be set.
16	DIAG_N	0-1	PHY Ready Change. Indicates that the PHY Ready signal changed state. This bit is reflected in the POIS.PRCs bit.
15-12	Reserved	0	Reserved.

**Table 20-30. Port Serial ATA Error Register (P0SERR) Field Descriptions (continued)**


Bit	Field	Value	Description
11	ERR_E	0-1	Internal Error. This bit is set to 1 when one or more AHB bus ERROR responses are detected on the master or the slave interfaces.
10	ERR_P	0-1	Protocol Error. This bit is set to 1 when any of the following conditions are detected: <ul style="list-style-type: none"> <li>• Transport state transition error (DIAG_T)</li> <li>• Link sequence error (DIAG_S)</li> <li>• RxFIFO overflow</li> <li>• Link bad end error (WTRM instead of EOF is received)</li> </ul>
9	ERR_C	0-1	Non-recovered Persistent Communication Error. This bit is set to 1 when the PHY Ready signal is negated due to the loss of communication with the device or problems with the interface, but not after transition from active to Partial or Slumber power management state.
8	ERR_T	0-1	Non-recovered Transient Data Integrity Error. This bit is set if any of the following P0SERR register bits is set during Data FIS transfer: <ul style="list-style-type: none"> <li>• ERR_P (Protocol)</li> <li>• DIAG_C (CRC)</li> <li>• DIAG_H (Handshake)</li> <li>• ERR_C (PHY Ready negation)</li> </ul>
7-2	Reserved	0	Reserved.
1	ERR_M	0-1	Recovered Communication Error. This bit is set to 1 when the PHY Ready condition is detected after interface initialization, but not after transition from partial or Slumber power management state to active state.
0	ERR_I	0-1	Recovered Data Integrity. This bit is set if any of the following P0SERR register bits is set during non-Data FIS transfer: <ul style="list-style-type: none"> <li>• ERR_P (Protocol)</li> <li>• DIAG_C (CRC)</li> <li>• DIAG_H (Handshake)</li> <li>• ERR_C (PHY Ready negation)</li> </ul>

### 20.4.29 Port Serial ATA Active Register (POSACT)

The port serial ATA active register (POSACT) is used to indicate what command slots have commands in them.

The POSACT register is shown in [Figure 20-30](#) and described in [Table 20-31](#).

**Figure 20-30. Port Serial ATA Active Register (POSACT)**



LEGEND: R/W = Read/Write; W1S = Write 1 to set; -n = value after reset

**Table 20-31. Port Serial ATA Active Register (POSACT) Field Description**


Bit	Field	Value	Description
31-0	DS[n]	0-1	<p>This field is bit significant. Each bit <i>n</i> corresponds to the TAG and command slot of a native queued command, where bit 0 corresponds to TAG 0 and command slot 0. This field is set by software prior to issuing a native queued command for a particular command slot. Prior to writing POCI[TAG] to 1, software will set DS[TAG] to 1 to indicate that a command with that TAG is outstanding. The device clears bits in this field by sending a Set Device Bits FIS to the Port. The Port clears bits in this field that are set to 1 in the SActive field of the Set Device Bits FIS. The Port only clears bits that correspond to native queued commands that have completed successfully.</p> <p>Software should only write to this bit field when POCMD.ST bit is set to 1. This bit field is cleared when POCMD.ST is written from a 1 to a 0 by software. This bit field is not cleared by a Port reset (COMRESET) or a software reset.</p>

### 20.4.30 Port Command Issue Register (POCI)

The port command issue register (POCI) is used to indicate what that a command has been constructed and may be carried out.

The POCI register is shown in [Figure 20-31](#) and described in [Table 20-32](#).

**Figure 20-31. Port Command Issue Register (POCI)**



LEGEND: R/W = Read/Write; W1S = Write 1 to set; -n = value after reset

**Table 20-32. Port Command Issue Register (POCI) Field Description**


Bit	Field	Value	Description
31-0	CI[n]	0-1	<p>Command Issued. This field is bit significant. Each bit <i>n</i> corresponds to a command slot, where bit 0 corresponds to command slot 0. This bit field is set by software to indicate to the Port that a command has been built in system memory for a command slot and may be sent to the device. When the Port receives a FIS that clears the BSY, DRQ, and ERR bits for the command, it clears the corresponding bit <i>n</i> in this register for that command slot. Bits in this field can only be set to 1 by software when POCMD.ST is set to 1.</p>

### 20.4.31 Port Serial ATA Notification Register (P0SNTF)

The port serial ATA notification register (P0SNTF) is used to determine if asynchronous notification events have occurred for directly connected devices and devices connected to a Port Multiplier.

The P0SNTF register is shown in [Figure 20-32](#) and described in [Table 20-33](#).

**Figure 20-32. Port Serial ATA Notification Register (P0SNTF)**



LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear; -n = value after reset

**Table 20-33. Port Serial ATA Notification Register (P0SNTF) Field Description**

Bit	Field	Value	Description
31-2	Reserved	0	Reserved.
1-0	PMN[n]	0-1	PM Notify. Indicates whether a particular device with the corresponding PM Port number issued a Set Device Bits FIS to the SATASS Port with the Notification bit set. Individual bits are cleared by software writing 1s to the corresponding bit <i>n</i> positions. This bit field is reset on Global reset, but it is not reset by Port reset (COMRESET) or software reset. <ul style="list-style-type: none"> <li>• PM Port 0 sets bit 0</li> <li>• PM Port 1 sets bit 1</li> </ul> Note that two different types of ports exist. HBA Port (the device has the support for 2 HBA Ports) and Port Multiplier Port (PMP). A Port of a Port Multiplier (PMP) connects a single device to a PM. As many as 15 devices can be connected to a single HBA Port.




### 20.4.32 Port DMA Control Register (P0DMACR)

The port DMA control register (P0DMACR) contains bits for controlling the Port DMA engine. The software can change the fields of this register only when P0CMD.ST=0. Power-up (system reset), Global reset, or Port reset (COMRESET) reset this register to the default value.

The P0DMACR register is shown in [Figure 20-33](#) and described in [Table 20-34](#).

**Figure 20-33. Port DMA Control Register (P0DMACR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-34. Port DMA Control Register (P0DMACR) Field Description**

Bit	Field	Value	Description
31-16	Reserved	0	Reserved.
15-12	RXABL	0-Fh  0 1h 2h 3h 4h 5h 6h 7h 9h-Fh	Receive Burst Limit. Allows software to limit the OCP master write burst size. Note: SATASS master breaks the burst at 1Kbyte address boundaries regardless of the RXABL value.  Limit OCP burst size to 256 DWORDS Limit OCP Burst size to 1 DWORD Limit OCP Burst size to 2 DWORDS Limit OCP Burst size to 4 DWORDS Limit OCP Burst size to 8 DWORDS Limit OCP Burst size to 16 DWORDS Limit OCP Burst size to 32 DWORDS Limit OCP Burst size to 64 DWORDS Limit OCP Burst size to 256 DWORDS  Note: The maximum sized burst that will be issued on the OCP is 64 bytes; for this reason higher programmed values than 0x7 will still result with 64 bytes burst.  Note: This field is read-write when P0CMD.ST=0 and read-only when P0CMD.ST=1.
11-8	TXABL	0-Fh  0 1h 2h 3h 4h 5h 6h 7h 9h-Fh	Transmit Burst Limit. This field allows software to limit the OCP master read burst size. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1.  Note: SATASS master breaks the burst at 1Kbyte address boundaries regardless of the TXABL value.  Limit OCP burst size to 256 DWORDS Limit OCP Burst size to 1 DWORD Limit OCP Burst size to 2 DWORDS Limit OCP Burst size to 4 DWORDS Limit OCP Burst size to 8 DWORDS Limit OCP Burst size to 16 DWORDS Limit OCP Burst size to 32 DWORDS Limit OCP Burst size to 64 DWORDS Limit OCP Burst size to 256 DWORDS  Note: The maximum sized burst that will be issued on the OCP is 64 bytes; for this reason higher programmed values than 0x7 will still result with 64 bytes burst.

**Table 20-34. Port DMA Control Register (P0DMACR) Field Description (continued)**

Bit	Field	Value	Description
7-4	RXTS	0-Fh	Receive Transaction Size (RX_TRANSACTION_SIZE). This field defines the Port DMA transaction size in DWORDs for receive (system bus write, device read) operation. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1. The maximum value of this bit field is determined by the Rx FIFO Depth (P0_RXFIFO_DEPTH). If software attempts to write a value exceeding this maximum value, the maximum value would be set instead.
		0	1 DWORD
		1h	2 DWORDs
		2h	4 DWORDs
		3h	8 DWORDs
		4h	16 DWORDS
		5h	32 DWORDs
		6h	64 DWORDs
7h-Fh	Reserved		
3-0	TXTS	0-Fh	Transmit Transaction Size (TX_TRANSACTION_SIZE). This field defines the DMA transaction size in DWORDs for transmit (system bus read, device write) operation. This bit field is read/write when P0CMD.ST = 0 and read-only when P0CMD.ST = 1. The maximum value of this bit field is determined by the Tx FIFO Depth (P0_TXFIFO_DEPTH). If software attempts to write a value exceeding this maximum value, the maximum value would be set instead.
		0	1 DWORD
		1h	2 DWORDs
		2h	4 DWORDs
		3h	8 DWORDs
		4h	16 DWORDS
		5h	32 DWORDs
		6h-Fh	Reserved

### 20.4.33 Idle Register (IDLE)

The Idle register (IDLE) is used to control the idle and standby modes.

The IDLE register is shown in [Figure 20-34](#) and described in [Table 20-35](#).

**Figure 20-34. Idle Register (IDLE)**

31	Reserved	18	17	16
	R-0		R/W-0	R/W-0
15	Reserved	4	3	2
	R-0		R/W-0	R/W-0
			1	0
			STANDBYMODE	IDLEMODE
			R/W-0	R/W-0

LEGEND: R = Read only; -n = value after reset

**Table 20-35. Idle Register (IDLE) Field Description**

Bit	Field	Value	Description
31-18	Reserved	0	Reserved
17	OVERRIDE1	0 1	<p>Override for Clock Stopping. Normally the functional clock can only be stopped if the link is put into partial or slumber power mode. However, if there is no device attached (such as in a removable media situation) or the device has not been started the user may wish to stop the functional clocks but not be able to enter a low power state. In this case, software can set the OVERRIDE bit to 1, removing the requirement for a low power state.</p> <p><b>WARNING:</b> If there is a device attached, the OVERRIDE bit is used, and the functional clock is stopped when the link is not in a low power state it will ruin the link and cause undetermined behavior. A port reset or full SATASS reset may be required to recover.</p> <p>0 Normal 1 Override</p>
16	OVERRIDE0	0 1	<p>Override for Clock Stopping. Normally the functional clock can only be stopped if the link is put into partial or slumber power mode. However, if there is no device attached (such as in a removable media situation) or the device has not been started the user may wish to stop the functional clocks but not be able to enter a low power state. In this case, software can set the OVERRIDE bit to 1, removing the requirement for a low power state.</p> <p><b>WARNING:</b> If there is a device attached, the OVERRIDE bit is used, and the functional clock is stopped when the link is not in a low power state it will ruin the link and cause undetermined behavior. A port reset or full SATASS reset may be required to recover.</p> <p>0 Normal 1 Override</p>
15-4	Reserved	0	Reserved
3-2	STANDBYMODE		Gives direct control to the standby_mode control of the standby generic.
1-0	IDLEMODE		<p>Gives direct control to the idle_mode control of the idle generic.</p> <p><b>Note:</b> Only force idle mode is supported.</p>

### 20.4.34 PHY Configuration Receive 0 Register (PHY\_CFGRX0)

The PHY configuration receive 0 register (PHY\_CFGRX0) is used to program the PHY\_CFGRX0 bus. It is described in the figure and table below.

**Figure 20-35. PHY Configuration Receive 0 Register (PHY\_CFGRX0)**

31	30	29	28	27	26	25	24
LOOPBACK		RX_TRIM_	CDR_ELV_	CDRAUX		CALFILTERDEPTH	
R/W-0x0		BYPASS	IDLE_FIX	R/W-0x0		R/W-0x0	
23	22			19	18		
ENOC		EQ			CDR		
R/W-0x0		R/W-0x0			R/W-0x0		
15			12	11	10		
LOS			ALIGN		TERM		
R/W-0x0			R/W-0x0		R/W-0x0		
7	6	5	4			2	0
INVPAIR		RATE		BUSWIDTH		ENRXLDO	ENRX
R/W-0x0		R/W-0x0		R/W-0x0		R/W-0x0	R/W-0x0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-36. PHY Configuration Receive 0 Register (PHY\_CFGRX0) Field Descriptions**

Bit	Field	Value	Description
31-30	LOOPBACK	10/11  0 1	Internal Loopback with following options CFGRX_1[14] Loop back from TX (pre-driver digital output) to RX (input of RXDIG20). Digital loop back. CFGRX_1[14] Loop back from TX (pre-driver digital output) to RX (input of equalizer). Analog loop back. Loopback disabled Not supported
29	RX_TRIM_BYPASS	0 1	For calibration --> Bypasses the trim bits generated from the calibration algorithm Use the trim code generated by trx_dig Bypass the trim code generated by trx_dig
28	CDR_ELV_IDLE_FIX	0 1	CDR ELV Idle fix is enabled CDR ELV Idle fix is disabled
27-26	CDRAUX		CDRAUX[1:0]: Clock/data recovery auxilliary. Along with the CDR field, configures the clock/data recovery algorithm.
25-24	CAL_FILTER_DEPTH	00 01 10 11	For calibration --> Average engine can be programmed to have depth of 7,15, 31 Depth of 7 samples Depth of 15 samples Depth of 31 samples Depth of 7 samples
23	ENOC	0 1	ENOC: Enable offset compensation. Enables samplers offset compensation. Can be written DYNAMIC
22-19	EQ	0 1	Equalizer. Enables and configures the adaptive equalizer to compensate for loss in the transmission media Equalizer enabled Equalizer disabled

**Table 20-36. PHY Configuration Receive 0 Register (PHY\_CFGRX0) Field Descriptions (continued)**

Bit	Field	Value	Description
18-16	CDR	0 1	Clock/data recovery. Along with the CDRAUX field, configures the clock/data recovery algorithm.
15-13	LOS	0000 100 110 001 01x 101 11x	Enables loss of signal detection LOS disabled LOS enabled, without CDR override control [CDR enable] LOS enabled, with CDR override control [CDR disable] LOS disabled LOS disabled LOS disabled -LOS disabled
12-11	ALIGN	00 01 10 11	Symbol alignment. Enables internal or external symbol alignment Alignment disabled Comma alignment enabled Alignment Jog Reserved
10-8	TERM	000 001 010 011 100 101 110 111	Selects input termination options. External AC and DC coupled modes supported. Reserved Common point set to 0.8 VDDA. This configuration is for AC coupled systems Reserved Common point floating. This configuration is for DC coupled systems which require the common mode voltage to be determined by the transmitter only. Common point set to VSSA. This configuration is for PCI- Express and USB3.0 Common point set to 0.2 VDDA. (For SATA system). Reserved Common point floating, wide common mode range.
7	INVPAIR	0 1	Inverts polarity of RXPi and RXNi. Normal Polarity. RXP considered to be positive Inverted Polarity. RXN considered to be positive
6-5	RATE		Read-only and reflects the value being driven to the phy's RATE field. Controlled by hardware and determined by the speed at which the link is operating.
4-2	BUSWIDTH	000 001 01x 1xx	Selects the parallel interface width. This field must be configured for 10-bit width. 10-bit operation Reserved Reserved Reserved
1	ENRXLDO		Enables RXLDO when high. When ENRXLDO='0', RX Analog circuits will be powered down. RXLDO has to be enabled and allowed to settle prior to enabling the receiver with ENRX.
0	ENRX		Read-only and reflects the ENRX oh the phy. Controlled by hardware and will be 1 when the sub-system is set to receive data.

### 20.4.35 PHY Configuration Receive 1 Register (PHY\_CFGRX1)

The PHY configuration receive 1 register (PHY\_CFGRX1) is used to program the PHY\_CFGRX1 bus. It is shown and described in the figure and table below.

**Figure 20-36. PHY Configuration Receive 1 Register (PHY\_CFGRX1)**

31	30	29	28	27	26	25	24
EQ_ICM_S2		EQ_ICM_S1		RESERVED			
R/W-0x0		R/W-0x0		R/W-0x0			
23	22	21	20	19	18	17	16
EQ_I_STAGE2			EQ_I_STAGEFB			EQ_I_STAGE1	
R/W-0x0			R/W-0x0			R/W-0x0	
15	14	13	12	11	9	8	
EQ_I_STAGE1	ANALOG_LOOPBACK	RXTRIM_CALIB	RXTRIM_BYPASS_CTRL			RXTRIM_BYPASS_BITS	
R/W-0x0	R/W-0	R/W-0	R/W-0	R/W-0x0			
7	6	5	4	3	2	1	0
RXTRIM_BYPASS_BITS	BYPASS_CALOUT_AVG	CTG_DIG_RSVD1	CTG_DIG_RSVD0	ENTEST	TESTPATT		
R/W-0x0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0x0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 20-37. PHY Configuration Receive 1 Register (PHY\_CFGRX1) Field Descriptions**

Bit	Field	Value	Description
31-30	EQ_ICM_S2		Trims common mode pullup current in second equalizer stage
29-28	EQ_ICM_S1		Trims common mode pullup current in first equalizer stage
27-24	RESERVED		Reserved for future use
23-21	EQ_I_STAGE2		Trims the current in the second stage of the equalizer
20-18	EQ_I_STAGEFB		Trims the current in the feedback stage of the equalizer
17-15	EQ_I_STAGE1		Trims the current in the first stage of the equalizer
14	ANALOG_LOOPBACK		Enables analog loop back
13	RXTRIM_CALIB	0 1	RX trimming control to the calibration block In function mode eFuse training mode
12	RXTRIM_BYPASS_CTRL	0 1	res_nwell settings are controlled by fuse/calib settings RXTRIM[4:0] res_nwell settings are controlled by cfg_ctrl[11:7](CFGRX_1[11:7])
11-7	RXTRIM_BYPASS_BITS	0 1	Bypass bits for RXTRIM[4:0] when CFGRX_1[12]=1
6	BYPASS_CALOUT_AVG	0 1	For calibration --> Bypasses the averaging filter for the calout signal inside digital Use the output of the digital filter for CALOUT Ignore the output of the digital filter and use the output from the bubble removal circuit for CALOUT
5	CTG_DIG_RSVD1		Clock inversion for rpclk. In X2256, this was mapped to ctl_dig_rsvd[1]. This is a temporary mapping.
4	CTG_DIG_RSVD0		Clock inversion for fclk. In X2256, this was mapped to ctl_dig_rsvd[0]. This is a temporary mapping.
3	ENTEST		Read-only and reflects the value on the serdes_testpatt_p0_entestrx input. The value of the input is driven to the phy's ENTEST field
2-0	TESTPATT		Read-only and reflects the value on the serdes_testpatt_p0_testpatt input. The value of the input is driven to the phy's TESTPATT field

### 20.4.36 PHY Configuration Receive 2 Register (PHY\_CFGRX2)

The PHY configuration receive 2 register (PHY\_CFGRX2) is used to program the PHY\_CFGRX2 bus. It is shown and described in the figure and table below.

**Figure 20-37. PHY Configuration Receive 2 Register (PHY\_CFGRX2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-38. PHY Configuration Receive 2 Register (PHY\_CFGRX2) Field Descriptions**

Bit	Field	Value	Description
31-27	SAMP_BYPASS_SAD1		Bypass bits for SAD1[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
26-22	SAMP_BYPASS_SAT0		Bypass bits for SAT0[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
21-17	SAMP_BYPASS_SAD0		Bypass bits for SAD0[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
16-12	SAMP_BYPASS_SAT1		Bypass bits for SAT1[4:0] when CFG_CTRL[94](CFGRX_3[30]) = 1
11-0	RESERVED		Reserved

### 20.4.37 PHY Configuration Receive 3 Register (PHY\_CFGRX3)

The PHY configuration receive 3 register (PHY\_CFGRX3) is used to program the PHY\_CFGRX3 bus. It is shown and described in the figure and table below.

**Figure 20-38. PHY Configuration Receive 3 Register (PHY\_CFGRX3)**

31		30		29		24	
AMUX_EYESCAN_REF		SAMP_OC_SEL		SAMP_ES_VREF_BYPASS_BITS			
R/W-0		R/W-0		R/W-0x00			
23		20		19		17	
SAMP_ESCM_RES		SAMP_ESCM_I		SAMP_3_VREF_2_ES			
R/W-0x0		R/W-0		R/W-0			
15		14		13		12	
SAMP_2_VREF_2_ES	SAMP_1_VREF_2_ES	SAMP_0_VREF_2_ES	SAMP_IBIAS_Z				
R/W-0	R/W-0	R/W-0	R/W-0x00				
7		6		4		3	
SAMP_ES_VREF_BYPASS_CTRL	RESERVED		SAMP_EN_3_ODD	SAMP_EN_2_EOTR	SAMP_EN_1_EVEN	SAMP_EN_0_OETR	
R/W-0	R/W-0x0		R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-39. PHY Configuration Receive 3 Register (PHY\_CFGRX3) Field Descriptions**

Bit	Field	Value	Description
31	AMUX_EYESCAN_REF	1	Connect the eyescan reference voltages to the test mux inputs (used with amuxsel_rx[3:0])
30	SAMP_OC_SEL	0	Sampler offset correction is controlled via the TRXDIG SAT1, SAD0, SAT0, SAD1
		1	Sampler offset correction is controlled via the configuration register (CFG_CTRL[63:44])(CFGRX_2[31:12])
29-24	SAMP_ES_VREF_BYPASS_BITS		Adjusts the eyescan reference voltage level, which introduces linearly decreasing offset with code
23-20	SAMP_ESCM_RES		Trims the pullup resistors in the eyescan common mode loop; roughly should track CFGRX_1[10:7]
19-17	SAMP_ESCM_I		Trims the current in the eyescan common mode loop; roughly should track CFG_CTRL[23:21](CFGRX_1[23:21])
16	SAMP_3_VREF_2_ES	0	Sampler 3 VREF
		1	Reference voltages are EQCM
		1	Connect reference voltage of sampler 3 to eyescan
15	SAMP_2_VREF_2_ES	0	Sampler 2 VREF
		1	Reference voltages are EQCM
		1	Connect reference voltage of sampler 2 to eyescan
14	SAMP_1_VREF_2_ES	0	Sampler 1 VREF
		1	Reference voltages are EQCM
		1	Connect reference voltage of sampler 1 to eyescan
13	SAMP_0_VREF_2_ES	0	Sampler 0 VREF
		1	Reference voltages are EQCM
		1	Connect reference voltage of sampler 0 to eyescan
12-8	SAMP_IBIAS_Z		Sampler bias
			Adjusts the current mirror ratio in the sampler bias current block. Lower numbers correspond to higher bias current.
7	SAMP_ES_VREF_BYPASS_CTRL	0	Eyescan reference offset voltage controled through IEEE1500
		1	Eyescan reference offset voltage controled through CFGRX_3[29:24]



**Table 20-39. PHY Configuration Receive 3 Register (PHY\_CFGRX3) Field Descriptions (continued)**

Bit	Field	Value	Description
6-4	RESERVED		Reserved
3	SAMP_EN_3_ODD	0 1	Sampler 3 Enable sampler 3 (odd data)
2	SAMP_EN_2_EOTR	0 1	Sampler 2 Enable sampler 2 (even to odd transition)
1	SAMP_EN_1_EVEN	0 1	Sampler 1 Enable sampler 1 (even data)
0	SAMP_EN_0_EOTR	0 1	Sampler 0 Enable sampler 0 (odd to even transition)

### 20.4.38 PHY Configuration Receive 4 Register (PHY\_CFGRX4)

The PHY configuration receive 4 register (PHY\_CFGRX4) is used to program the PHY\_CFGRX4 bus. It is shown and described in the figure and table below.

**Figure 20-39. PHY Configuration Receive 4 Register (PHY\_CFGRX4)**

31 RESERVED		30 R/W-0		29 RCLK_SAMP		28 R/W-0x0		27 RCLK_DIG		26 R/W-0x0		25 RESERVED		24 DCD_EN_BUF	
23 DCD_EN_CLK		22 DCD_EN_M		21 DCD_EN_P		20 RESERVED		19 PI_VCM_Z_0		18 PI_VCM_1		17 PI_VCM_Z_2		16 PI_VCM_Z_3	
15 PI_BIAS_DISA BLE		14 PI_ED_CAL_L EVEL_DEC		13 PI_ED_CAL_L EVEL_INC		12 PI_ED_CAL		11 PI_ED_RESET		10 PI_ED_EN		9 PI_ED_VOUTP		8 PI_ED_VOUTM	
7 PI_I50U		6 PI_I100U_Z		5		4		3		2		1		0	
R/W-0		R/W-0						PI_IBIAS_Z				R/W-0x00			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-40. PHY Configuration Receive 4 Register (PHY\_CFGRX4) Field Descriptions**

Bit	Field	Value	Description
31-30	RESERVED		UNUSED
29-28	RCLK_SAMP		RCLK_SAMP[1:0]
27-26	RCLK_DIG		RCLK_DIG[1:0]
25	RESERVED		UNUSED
24	DCD_EN_BUF		DCD_EN_BUF
23	DCD_EN_CLK		DCD_EN_CLK
22	DCD_EN_M		DCD_EN_M
21	DCD_EN_P		DCD_EN_P
20	RESERVED		UNUSED
19	PI_VCM_Z_0		PI_VCM_Z[0]
18	PI_VCM_1		PI_VCM[1]
17	PI_VCM_Z_2		PI_VCM_Z[2]
16	PI_VCM_Z_3		PI_VCM_Z[3]
15	PI_BIAS_DISA BLE		PI_BIAS_DISABLE
14	PI_ED_CAL_LEV EL_DEC		PI_ED_CAL_LEVEL_DEC
13	PI_ED_CAL_LEV EL_INC		PI_ED_CAL_LEVEL_INC
12	PI_ED_CAL		PI_ED_CAL
11	PI_ED_RESET		PI_ED_RESET
10	PI_ED_EN		PI_ED_EN
9	PI_ED_VOUTP		PI_ED_VOUTP
8	PI_ED_VOUTM		PI_ED_VOUTM
7	PI_I50U		PI_I50U
6	PI_I100U_Z		PI_I100U_Z
5-0	PI_IBIAS_Z		PI_IBIAS_Z[5:0]

### 20.4.39 Receive Bus PHY-to-Controller Status Register (PHY\_STSRX)

The receive bus PHY-to-controller status register (PHY\_STSRX) is used to observe the PHY\_STSRX bus. It is shown and described in the figure and table below.

**Figure 20-40. Receive Bus PHY-to-Controller Status Register (PHY\_STSRX)**

31	RESERVED								16	
R-0										
15	14	13	12	11	10	9	8			
RX_RTRIM				RX_CALOUT_D		RX_CALOUT_A	RESERVED			
R/W-0X0				R/W-0		R-0				
7	6	5	4	3	2	1	0			
RESERVED	OCIP	BSRXN	BSRXP	LOSDTCT	ODDCG	SYNC	TESTFAIL			
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-41. Receive Bus PHY-to-Controller Status Register (PHY\_STSRX) Field Descriptions**

Bit	Field	Value	Description
31-16	Reserved		Reserved; driven low
15-11	RX_RTRIM		Trim bits for RX resistor
10	RX_CALOUT_D		CalOut after the digital filter
9	RX_CALOUT_A		CalOut coming from analog
8-7	Reserved		Reserved, driven low.
6	OCIP		Offset Compensation in Progress. Driven high asynchronously during offset compensation
5	BSRXN		Boundary scan data. Reflects the state of the comparator attached to RXNi when IEEE1149.6 boundary scan is enabled. Driven low otherwise.
4	BSRXP		Boundary scan data. Reflects the state of the comparator attached to RXPi when IEEE1149.6 boundary scan is enabled. Driven low otherwise.
3	LOSDTCT		Loss of Signal detect. Driven high asynchronously when a loss of signal (electrical idle) condition is detected for channel i.
2	ODDCG		Odd code group. Low when SYNC is high. Thereafter, it toggles every cycle, so that it is high during odd numbered code groups (the code group output when SYNC is high is defined as code group 0). Synchronous to RXBCLKIN[i].
1	SYNC		Symbol alignment. When comma detection is enabled, this output is high when an aligned comma is received, in the same cycle that the comma pattern is output on RD <sub>i</sub> . Alternatively, when an alignment jog is requested, it is high to indicate that the request has been completed. Synchronous to RXBCLKIN[i].
0	TESTFAIL		Test failure. Driven high when an error is encountered during a test sequence executed on channel i. Synchronous to RXBCLKIN[i].

### 20.4.40 PHY Configuration Transmit 0 Register (PHY\_CFGTX0)

The PHY configuration transmit 0 register (PHY\_CFGTX0) is used to program the PHY\_CFGTX0 bus. It is shown and described in the figure and table below.

**Figure 20-41. PHY Configuration Transmit 0 Register (PHY\_CFGTX0)**

31	30	29	28	27	26	25	24
LOOPBACK		CALFILTERDEPTH		RESERVED	DET_CTL		ENIDL
R/W-0x0		R/W-0x0		R/W-0	R/W-0x0		R/W-0
23	22	21	19		18	17	16
RESERVED		TM_EXTRA_LOAD			RESERVED	DEEMP	
R/W-0		R/W-0x0			R/W-0	R/W-0x00	
15	13		12	9			8
DEEMP			SWING			RESERVED	
R/W-0x00			R/W-0x0			R/W-0	
7	6	5	4	2		1	0
INVPAIR	RATE		BUSWIDTH			ENTXLD0	ENTX
R/W-0	R/W-0x0		R/W-0x0			R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-42. PHY Configuration Transmit 0 Register (PHY\_CFGTX0) Field Descriptions**

Bit	Field	Value	Description
31-30	LOOPBACK		Not Used. The RX has similar settings, hence this field is not used.
29-28	CAL_FILTER_DEPTH	00 01 10 11	For calibration --> Average engine can be programmed to have depth of 7,15, 31. Depth of 7 samples Depth of 15 samples Depth of 31 samples Depth of 7 samples
27	RESERVED		Reserved
26-25	DET_CTL		Receiver detect control. Controls PCI-E receiver detect.
24	ENIDL		Read-only and reflects the value being driven to the phy's ENIDL field. This bit is 0 during normal operation and 1 when idle is enabled by either partial mode, no valid data, or for OOB signaling.
23-22	RESERVED		Reserved ; driven low
21-19	TM_EXTRA_LOAD	0 1	TestMode. Default is 000 : auto program dummy load based on mode. [19] -> '1': Enable different extraload resistors to make driver constant current at speed. Current level defined in CFGTX_2[26:25] [20] -> '1': Enable static dummy load during electrical idle. Load current level defined in CFGTX_2[28:27] [21] -> '1': Enable switching dummy load during electrical idle. Load current level defined in CFGTX_2[30:29]
18	RESERVED		Reserved- drive low

**Table 20-42. PHY Configuration Transmit 0 Register (PHY\_CFGTX0) Field Descriptions (continued)**

Bit	Field	Value	Description
17-13	DEEMP		<p>De-emphasis. Selects one of output de-emphasis settings from 0 to 50.2%</p> <p>For PCIE</p> <p>Value --&gt; Amplitude Reduction (%) --&gt; Amplitude Reduction (dB)</p> <p>00000 --&gt; 0 --&gt; 0</p> <p>00001 to 01111 --&gt; 33.7 --&gt; -3.57</p> <p>10000 to 11111 --&gt; 50.2 --&gt; -6.05</p> <p>For eSATA - FULL RATE (CFGTX_0[6:5]=00)</p> <p>Value --&gt; Amplitude Reduction (%) --&gt; Amplitude Reduction (dB)</p> <p>00000 --&gt; 0 --&gt; 0</p> <p>00001 to 01111 --&gt; 10 --&gt; -1</p> <p>10000 to 11111 --&gt; 25 --&gt; -2.5</p> <p>For eSATA - HALF RATE (CFGTX_0[6:5]=01)</p> <p>Value --&gt; Amplitude Reduction (%) --&gt; Amplitude Reduction (dB)</p> <p>00000 --&gt; 0 --&gt; 0</p> <p>00001 to 01111 --&gt; 10 --&gt; -1</p> <p>10000 to 11111 --&gt; RESERVED --&gt; RESERVED</p>
12-9	SWING		<p>TX Output swing selection. Selects one of output amplitude settings.</p> <p>For PCIE</p> <p>Value --&gt; Amplitude (mVdpp) --&gt; ANA {swingsel,swing[1:0]}</p> <p>0000 --&gt; 148 (half) --&gt; 111</p> <p>0001 --&gt; 148 (half) --&gt; 111</p> <p>0010 --&gt; 258 (half) --&gt; 110</p> <p>0011 --&gt; 258 (half) --&gt; 110</p> <p>0100 --&gt; 295 (full/half) --&gt; 101</p> <p>0101 --&gt; 295 (full/half) --&gt; 101</p> <p>0110 --&gt; 516 (full/half) --&gt; 100</p> <p>0111 --&gt; 516 (full/half) --&gt; 100</p> <p>1000 --&gt; 774 (full/half) --&gt; 001</p> <p>1001 --&gt; 774 (full/half) --&gt; 001</p> <p>1010 --&gt; 1069 (full/half) --&gt; 000</p> <p>1011 --&gt; 1069 (full/half) --&gt; 000</p> <p>1100 --&gt; 1069 (full/half) --&gt; 000</p> <p>1101 --&gt; 1069 (full/half) --&gt; 000</p> <p>1110 --&gt; 1069 (full/half) --&gt; 000</p> <p>1111 --&gt; 1069 (full/half) --&gt; 000</p> <p>For eSATA</p> <p>Only 516mV (for Gen1) and 590mV (for Gen2) swing value is supported in SATA mode and all the codes above will map to this in TXA</p>
8	RESERVED		Reserved
7	INVPAIR	0 1	<p>Inverts polarity of TXPi and TXNi.</p> <p>0 Normal Polarity. TXP is positive data</p> <p>1 Inverted Polarity. TXN is positive data</p>
6-5	RATE		Read-only and reflects the value being driven to the phy's RATE field. Controlled by hardware and determined by the speed at which the link is operating.

**Table 20-42. PHY Configuration Transmit 0 Register (PHY\_CFGTX0) Field Descriptions (continued)**

Bit	Field	Value	Description
4-2	BUSWIDTH	000	Selects the parallel interface width (8 or 10 bit). Only 10-bit mode will be used. 10-bit operation Any value other than 000 is reserved.
1	ENTXLDO	0 1	Enables TX Analog LDO when high. When ENTXLDO='0', TX Analog circuits will be powered down. TXLDO has to be enabled and allowed to settle prior to enabling the transmitter with ENTX. 0 Disabled 1 Enabled
0	ENTX	0 1	Read-only and reflects the value being driven to the ENTX of the phy. This bit is controlled by hardware. 0 Transmit domain is in reset or when in slumber mode 1 Transmitter enabled

### 20.4.41 PHY Configuration Transmit 1 Register (PHY\_CFGTX1)

The PHY configuration transmit 1 register (PHY\_CFGTX1) is used to program the PHY\_CFGTX1 bus. It is shown and described in the figure and table below.

**Figure 20-42. SERDES\_TXCFG1 Register**

31 TRIM_HIGH_THRESHOLD				27 TX_DISABLE_ON_THE_FLY	26 TX_FORCE_UPDATE	25 TX_TRIM_BYPASS		24 TRIM_2B_MODE
R/W-0x0				R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23 RESERVED		22 TRIM_STEP_CHANGE		20 TRIM_LOW_THRESHOLD		17 CALIB_WAIT_CYCLES		16 ENABLE_LOOP_DELAY
R/W-0x0		R/W-0x0		R/W-0x0		R/W-0		R/W-0
15 BYPASS_CAL_OUT_AVG		14 NOLCKRST	13 ENBSPLS	12 ENBSRX	11 ENBSTX	10 BSINITCLK	9 BSINRXN	8 BSINRXP
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7 TSYNC_ENABLE		6 ENTEST	5 BSTX	3 TESTPATT			1 USE_STAIRCASE	0 ENLFPS
R/W-0	R/W-0	R/W-0	R/W-0x0			R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-43. PHY Configuration Transmit 1 Register (PHY\_CFGTX1) Field Descriptions**

Bit	Field	Value	Description
31-28	TRIM_HIGH_THRESHOLD		For calibration --> 4-b programmable threshold Unless the difference between the previous and new trim code required exceeds 4-b threshold, trim bit will be updated in one shot. Otherwise the trim bits will be updated in steps determined by TRIM_STEP_CHANGE.
27	TX_DISABLE_ON_THE_FLY	0 1	For calibration --> Disables the pattern match. Updates can only be made through electrical idle or TX_FORCE_UPDATE bit. Enables pattern match Disables pattern match
26	TX_FORCE_UPDATE	0 1	For calibration --> Forces the update to be made to the Analog trim bits without looking for any specific data pattern or electrical idle. Disables forced update. Enables forced update Can be written DYNAMIC.
25	TX_TRIM_BYPASS	0 1	For calibration --> Bypasses the trim bits generated from the calibration algorithm Use the trim code generated by <code>trx_dig</code> Bypass the trim code generated by <code>trx_dig</code>
24	TRIM_2B_MODE	0 1	For calibration --> Enables 2-b data pattern detection mode for trim updates. 2-b detection mode, e.g. "00" or "11" 3-b detection mode, e.g. "00" or "111"
23	RESERVED		Reserved
22-21	TRIM_STEP_CHANGE	00 01 10 11	For calibration --> Step change value for staircase logic make updates in steps of 1 make updates in steps of 2 make updates in steps of 4 make updates in steps of 8

**Table 20-43. PHY Configuration Transmit 1 Register (PHY\_CFGTX1) Field Descriptions (continued)**

Bit	Field	Value	Description
20-19	TRIM_LOW_THRESHOLD	00 01 10 11	For calibration --> 2-b programmable threshold. make updates only when diff is >= 1 make updates only when diff is >= 2 make updates only when diff is >= 3 make updates only when diff is >= 4  Unless the difference between the previous and current trim code exceeds or equals above mentioned threshold, no updates trim bit updates are made in Analog.
18-17	CALIB_WAIT_CYCLES	0 1 2 3	For calibration --> 2-b programmable number of wait cycles before polling the calout signal Additional clock cycle delay of 1 MHz clock Additional clock cycle delay of 1 MHz clock Additional clock cycle delay of 1 MHz clock Additional clock cycle delay of 1 MHz clock
16	ENABLE_LOOP_DELAY	0 1	For calibration --> Enables the additional loop delay of 40 clock cycles before sweeping the trim code during the calibration Disables the loop delay Enables the loop delay, ensures at least 32-clock cycles between two full cycles of trim code sweep
15	BYPASS_CALOUT_AVG	0 1	For calibration --> Bypasses the averaging filter for the callout signal inside digital Use the output of the digital filter for CALOUT Ignore the output of the digital filter and use the output from the bubble removal circuit for CALOUT.
14	Reserved		Reserved; driven low.
13	ENBSPLS		This field is read only and reflects the value on the serdes_bscan_ctrl_p0_enspspt input. The value of the input is what is driven to the phy's ENBSPT field
12	ENBSRX		This field is read only and reflects the value on the serdes_bscan_ctrl_p0_ensrx input. The value of the input is what is driven to the phy's ENBSRX field.
11	ENBSTX		This field is read only and reflects the value on the serdes_bscan_ctrl_p0_ensbx input. The value of the input is what is driven to the phy's ENBSTX field.
10	BSINITCLK		This field is read only and reflects the value on the serdes_bscan_clk_p0_bsinitclk input. The value of the input is what is driven to the phy's BSINITCLK field.
9	BSINRXN		This field is read only and reflects the value on the serdes_bscan_p0_bsinrxn input. The value of the input is what is driven to the phy's BSINRXN field.
8	BSINRXP		This field is read only and reflects the value on the serdes_bscan_p0_bsinrxp input. The value of the input is what is driven to the phy's BSINRXP field.
7	TSYNC_ENABLE		In x2256: was mapped to CFGTX_0 [21] In x2282: DO NOT USE
6	ENTEST		This field is read only and reflects the value on the serdes_testpatt_p0_entesttx input. The value of the input is what is driven to the phy's ENTST field.
5	BSTX		This field is read only and reflects the value on the serdes_bscan_p0_bstx input. The value of the input is what is driven to the phy's BSTX field.
4-2	TESTPATT		Not Used. The RX has similar settings, hence this field is not used.
1	USE_STAIRCASE	0 1	For calibration Disables staircase logic for trim code change Enables staircase logic for trim code change
0	ENLFPS		DO NOT USE: Drive Low



### 20.4.42 PHY Configuration Transmit 2 Register (PHY\_CFGTX2)

The PHY configuration transmit 2 register (PHY\_CFGTX2) is used to program the PHY\_CFGTX2 bus. It is shown and described in the figure and table below.

**Figure 20-43. PHY Configuration Transmit 2 Register (PHY\_CFGTX2)**

31	30	29	28	27	26	25	24
Reserved	TM_DUMMY2IDLE		TM_DUMMY1IDLE		TM_TEXTRALOAD		DISABLE_FB2_UNUSED
R/W-0	R/W-0x0		R/W-0x0		R/W-0x0		R/W-0
23	22	21	20	19	18	17	16
DISABLE_FB1_TM_SRCONTROL	SC_SATA		SC_PCIE		DISABLE_PCIE_SC	DISABLE_SATA_SC	Reserved
R/W-0	R/W-0x0		R/W-0x0		R/W-0	R/W-0	R/W-0
15	14	13	12	11	10	9	8
Reserved	TXDCC_PWORDN	Reserved				TMTRIM	
R/W-0	R/W-0	R/W-0x00				R/W-0x00	
7	4		3	2	1	0	
TMTRIM			TRIMBYPASS	RDTCT_VTMODE	RESERVED		
R/W-0x00			R/W-0x0	R/W-0x0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-44. PHY Configuration Transmit 2 Register (PHY\_CFGTX2) Field Descriptions**

Bit	Field	Value	Description
31	Reserved		Reserved
30-29	TM_DUMMY2IDLE	00 01 10 11	TestMode.Default is 00. If tm_dummy2_enz=1, then this controls Ido dummy digital load. no resistive dummy load 1.5 mA dummy load 1.5 mA dummy load 3mA dummy load Other settings: Extra load turned on
28-27	TM_DUMMY1IDLE	00 01 10 11	TestMode.Default is 00. If tm_dummy1_enz=1, then this controls Ido dummy resistor load. no resistive dummy load 6 mA resistive dummy load 9.6 mA resistive dummy load 15mA resistive dummy load Other settings: Extra load turned on
26-25	TM_TEXTRALOAD	00 01 10 11	TestMode: default is 00. If txa_tmel_enz=1, the driver dummy current controlled by tx_extraload. Extra load current turned off 1mA dummy load 2 mA dummy load 3 mA dummy load
24	DISABLE_FB2_UNUSED		Reserved
23	DISABLE_FB1_TM_SRCONTROL		TM_SRCONTROL
22-21	SC_SATA		TestMode: Control for SATA slew-control. Default value is 00.
20-19	SC_PCIE		TestMode: Control for PCIe slew-control. Default value is 00


**Table 20-44. PHY Configuration Transmit 2 Register (PHY\_CFGTX2) Field Descriptions (continued)**

Bit	Field	Value	Description
18	DISABLE_PCIE_SC	0	TestMode: Default value for PCIE/SATA mode=0. Enable output divider slew-rate control for PCIe mode (default)
		1	Disable slew-rate control from digital and instead force from SC_PCIE
17	DISABLE_SATA_SC	0	TestMode. Automatically disabled in pcie mode. Default value for PCIE/SATA mode=0. Enable output driver slew-rate control for SATA mode (default). Slew rate automatically adjusted based on RATE in SATA mode.
		1	Disable slew-rate control from digital and instead force from SC_SATA
16	RESERVED		Boundary scan initialization for RXN. The IEEE1149.6 boundary scan comparator attached to RXN is initialized to the value of this bit on the rising edge of BSINITCLK
15	RESERVED		Boundary scan initialization for RXP. The IEEE1149.6 boundary scan comparator attached to RXP is initialized to the value of this bit on the rising edge of BSINITCLK
14	TXDCC_PWRDN	0	TestMode. Default is 0. TX clock will be duty-cycle corrected (default)
		1	TX clock will bypass duty-cycle correction logic
13-9	RESERVED		Reserved. Default is 00000
8-4	TMTRIM		TestMode: Termination resistor calibration code for grounded resistor. Default is 00000
3	TRIMBYPASS	0	TestMode: Default is 0. TX Termination resistor calibrated through continuous digital loop (default)
		1	Over-ride digital control of termination resistor with TMTRIM
2-1	RDTCT_VTMODE	00	Receive detect test mode to program threshold. Default is 00. .285V threshold
		01	0.3V threshold
		10	.27V threshold
		11	0.35V (VBG_REF)
0	RESERVED		Reserved

### 20.4.43 PHY Configuration Transmit 3 Register (PHY\_CFGTX3)

The PHY configuration transmit 3 register (PHY\_CFGTX3) is shown and described in the figure and table below.

**Figure 20-44. PHY Configuration Transmit 3 Register (PHY\_CFGTX3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 20-45. PHY Configuration Transmit 2 Register (PHY\_CFGTX3) Field Descriptions**

Bit	Field	Value	Description
31-28	RESERVED		Reserved
27-12	RXLDO_CTRL		TestMode: RX LDO control bits [27:24] = 0111 (LDO loop compensation control) [23] = 0 (When '1', overrides LDO UP signal to be always high) [22] = 0 (Low dropout mode) [21] = 1 ( Vref magnitude selection) [20] = 1 ( Iref magnitude selection) [19:18]= 11 (Quiescent current programmability) [17] = 0 (disable overshoot control block) [16:12]=01110 (default trim setting to get 1.2V)
11	RXLDO_HITRAN_UNUSED		TestMode: RX LDO transient improvement bit
10-1	TXLDO_CTRL		TestMode:TX LDO control bits [10:7] = 0111 (LDO loop compensation control) [6] = 0 (When '1', overrides LDO UP signal to be always high) [5] = 0 (Low dropout mode) [4] = 1 ( Vref magnitude selection) [3] = 1 ( Iref magnitude selection) [2:1]= 11 (Quiescent current programmability)
0	TXLDO_DISABLE_OVESHOOT		TestMode: TX LDO disable overshoot control if 1. Default is 0.

### 20.4.44 PHY Configuration Transmit 4 Register (PHY\_CFGTX4)

The PHY configuration transmit 4 register (PHY\_CFGTX4) is shown and described in the figure and table below.

**Figure 20-45. PHY Configuration Transmit 4 Register (PHY\_CFGTX4)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 20-46. PHY Configuration Transmit 2 Register (PHY\_CFGTX4) Field Descriptions**

Bit	Field	Value	Description
31-5	Reserved		Reserved
4	TM_BIASCTR		TM_BIASCTR used in DCC
3-1	TRIM_MODE		TRIM_MODE[2:0]
0	HYST_DISABLE		HYST_DISABLE_Z and CALOUT_TX

### 20.4.45 Transmit Bus Controller-to-PHY Status Register (PHY\_STSTX)

The Transmit Bus Controller-to-PHY Status Register (PHY\_STSTX) is shown and described in the figure and table below.

**Figure 20-46. Transmit Bus Controller-to-PHY Status Register (PHY\_STSTX)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-47. Transmit Bus Controller-to-PHY Status Register (PHY\_STSTX) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved		Reserved; driven low.
9	TX_CALOUT_D		CalOut after the digital filter
8	TX_CALOUT_A		CalOut coming from analog
7-3	TX_RTRIM		Trim bits for TX resistor
2	Reserved		Reserved; driven low.
1	RDTCTIP		Receiver detect in progress. Driven high synchronous to TXBCLKIN[i] when PCI-E receiver detection starts for channel i, and deasserted synchronous to TXBCLKIN[i] when the TXPi and TXNi common mode returns to normal (or when receiver detection disabled).
0	TESTFAIL		Test failure. Driven high when an error is encountered during a test sequence executed on channel i, or if an over or underflow occurs in the Tx serializer when ENFTP = 0. Synchronous to TXBCLKIN[i].

## 20.5 SATA PLL Registers

The PLL that clocks the SERDES is controlled through a register space that is different from the SATA Controller and the PHY. Dedicated registers that pertain to SATA exist within the control module space.

The Base address for the SATA PLL configuration registers is 4814\_0000h.

**Table 20-48. SATA PLL Controller Registers**

Address Offset	Acronym	Register Description	Section
720h	SATA0_PLLCFG0	SATA0 SerDes PLL Configuration Register 0	<a href="#">Section 20.5.1</a>
724h	SATA0_PLLCFG1	SATA0 SerDes PLL Configuration Register 1	<a href="#">Section 20.5.2</a>
728h	SATA0_PLLCFG2	SATA0 SerDes PLL Configuration Register 2	<a href="#">Section 20.5.3</a>
72Ch	SATA0_PLLCFG3	SATA0 SerDes PLL Configuration Register 3	<a href="#">Section 20.5.4</a>
730h	SATA0_PLLCFG4	SATA0 SerDes PLL Configuration Register 4	<a href="#">Section 20.5.5</a>
734h	SATA0_PLLSTATUS	SATA0 SerDes PLL Status Register	<a href="#">Section 20.5.6</a>
738h	SATA0_RXSTATUS	SATA0 SerDes Receive Status Register	<a href="#">Section 20.5.7</a>
73Ch	SATA0_TXSTATUS	SATA0 SerDes Transmit Status Register	<a href="#">Section 20.5.8</a>
740h	SATA0_TESTCFG	SATA0 SerDes Test Configuration Register	<a href="#">Section 20.5.9</a>
744h - 748h	-	Reserved	

### 20.5.1 SATA0 SerDes PLL Configuration Register 0 (SATA0\_PLLCFG0)

The SATA0 SerDes PLL Configuration Register 0 (SATA0\_PLLCFG0) access is determined by the state of the lock bit. When the lock bit is 0 and the module is in NonSec Priv mode, bit access is Read/Write as shown in [Figure 20-47](#). Otherwise, bit access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_PLLCFG0 register is shown in [Figure 20-47](#) and described in [Table 20-49](#).

**Figure 20-47. SATA0 SerDes PLL Configuration Register 0 (SATA0\_PLLCFG0)**

31	30	29	28	27	26	25	24
SEL_IN_FREQ	DIGCLRZ	Reserved		AMUXSEL	TESTCLKMUX SEL	APLL_MISC_CTRL	
R/W-1	R/W-1	R-0		R/W-0	R/W-0	R/W-0x00	
23	APLL_MISC_CTRL			20	19	18	17
R/W-0x00				DIS_REFCLK	EN_3P	PFD_CLR	CLK_FLIP
R/W-0				R/W-0	R/W-0	R/W-0	R/W-0
15	14	13	12	11	8		
EN_RTRIM	EN_MEAS	EN_LATCH		CP_CTRL			
R/W-0	R/W-0	R/W-0x0		R/W-0x0			
7	6	5	4	3	2	1	0
RESVALUE		C1_2X	ENDIGLDO	SELSC	ENBGSC_REF	ENPLLDO	ENPLL
R/W-0x0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-49. SATA0 SerDes PLL Configuration Register 0 (SATA0\_PLLCFG0) Field Description**

Bit	Field	Value	Description
31	SEL_IN_FREQ	0 1	Select input frequency. 100M 20M
30	DIGCLRZ		CLRZ for APLL DIG and DLL DIG. Used to reset flops and state machines.
29-28	Reserved		Reserved

**Table 20-49. SATA0 SerDes PLL Configuration Register 0 (SATA0\_PLLCFG0) Field Description (continued)**

Bit	Field	Value	Description
27	AMUXSEL	0	AMUX select
		1	KVCO VRTRIM
26	TESTCLKMUXSEL	0	Selects test clock mux
		1	REF Clock Divided clock
25-20	APLL_MISC_CTRL		Used by APLL DIG.
19	DIS_REFCLK	0	Disable
		1	Enable
18	EN_3P	0	No effect
		1	Generates single phase output and puts other phases at '0'
17	PFD_CLR		Reset for phase-frequency detector
		0	Closed loop
		1	
16	CLK_FLIP	0	No effect
		1	Flips the output clock phase
15	EN_RTRIM	0	Enable resistor calibration
		1	Disable Enable
14	EN_MEAS	0	Enable measurement circuit inside APLL ANA
		1	? ?
13-12	EN_LATCH	0	Enable output latch in differential ring
		1	? ?
11-8	CP_CTRL		Charge pump control bit +- 50 %
7-6	RESVALUE		Sets loop filter resistor value
5	C1_2X		Increase filter capacitance by 2x in low reference (20 MHz) clock
4	ENDIGLDO	0	Enable DIG LDO. Required to wake pll up for pll dig
		1	Disable Enable
3	SELSC		SELSC
2	ENBGSC_REF		ENBGSC_REF
1	ENPLLDO	0	Enable PLL LDO
		1	Disable Enable
0	ENPLL	0	Enable PLL
		1	Disable Enable

### 20.5.2 SATA0 SerDes PLL Configuration Register 1 (SATA0\_PLLCFG1)

The SATA0 SerDes PLL Configuration Register 1 (SATA0\_PLLCFG1) access is determined by the state of the lock bit. When the lock bit is 0 and the module is in NonSec Priv mode, bit access is Read/Write as shown in [Figure 20-48](#). Otherwise, bit access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_PLLCFG1 register is shown in [Figure 20-48](#) and described in [Table 20-50](#).

**Figure 20-48. SATA0 SerDes PLL Configuration Register 1 (SATA0\_PLLCFG1)**

31	30	29					26	25	24
ENSATAMODE		PLLREFSEL		NP1_DIV_INT				MDIVINT	
R/W-1		R/W-0		R/W-0000				R/W-01001011	
		23					18	17	16
		MDIVINT				MDIVFRAC			
		R/W-01001011				R/W-00h			
		15							8
		MDIVFRAC							
		R/W-00h							
7	6	5	4	3	2	1	0		
MDIVFRAC		EN_CLKAUX	EN_CLK125M	EN_CLK100M	EN_CLK50M	ENSSC	MDIVPULSE		
R/W-00h		R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-50. SATA0 SerDes PLL Configuration Register 1 (SATA0\_PLLCFG1) Field Description**

Bit	Field	Value	Description
31	ENSATAMODE	0	Mode select PCIe (2.5 GHz)
		1	SATA (1.5 GHz). Used by APLLDIG and TRX_DIG for different purpose. Needs to configure this bit to get spectrum clocks. <b>Note:</b> Always program to 0.
30	PLLREFSEL	0	Chose reference clock value. (Note: only needs to be set if using DLL outputs) 100 MHz
		1	20 MHz
29-26	NP1_DIV_INT		Integer value of N+1 divider
25-18	MDIVINT		8-bit value, which is used as integer portion of feedback divider
17-6	MDIVFRAC		12-bit value, which is used as fractional portion of feedback divider
5	EN_CLKAUX	0	Enable for spectrum clock (testclk) Enable
		1	Disable
4	EN_CLK125M	0	Enable for 125MHz clock Disable
		1	Enable
3	EN_CLK100M	0	Enable for 100MHz clock Disable
		1	Enable
2	EN_CLK50M	0	Enable for 50MHz clock Disable
		1	Enable
1	ENSSC	0	Enable spread spectrum support Disable
		1	Enable

**Table 20-50. SATA0 SerDes PLL Configuration Register 1 (SATA0\_PLLCFG1) Field Description (continued)**

Bit	Field	Value	Description
0	MDIVPULSE		Update M div when pulse is high

### 20.5.3 SATA0 SerDes PLL Configuration Register 2 (SATA0\_PLLCFG2)

The SATA0 SerDes PLL Configuration Register 2 (SATA0\_PLLCFG2) access is determined by the state of the lock bit. When the lock bit is 0 and the module is in NonSec Priv mode, bit access is Read/Write as shown in [Figure 20-49](#). Otherwise, bit access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_PLLCFG2 register is shown in [Figure 20-49](#) and described in [Table 20-51](#).

**Figure 20-49. SATA0 SerDes PLL Configuration Register 2 (SATA0\_PLLCFG2)**

31	30	24	23	21	20	0
SSCDNSPREAD	SSCMANT	SSCEXPO	SSCFRSPREAD			
R/W-00h	R/W-00h	R/W-00h	R/W-00h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-51. SATA0 SerDes PLL Configuration Register 2 (SATA0\_PLLCFG2) Field Description**

Bit	Field	Value	Description
31	SSCDNSPREAD		SSC downspread
30-24	SSCMANT		Mantisa portion of the modified frequency in SSC operation
23-21	SSCEXPO		Exponent portion of the modified frequency in SSC operation
20-0	STS_TX		SSC frequency spread



### 20.5.4 SATA0 SerDes PLL Configuration Register 3 (SATA0\_PLLCFG3)

The SATA0 SerDes PLL Configuration Register 3 (SATA0\_PLLCFG3) access is determined by the state of the lock bit. When the lock bit is 0 and the module is in NonSec Priv mode, bit access is Read/Write as shown in Figure 20-50. Otherwise, bit access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_PLLCFG3 register is shown in Figure 20-50 and described in Table 20-52.

**Figure 20-50. SATA0 SerDes PLL Configuration Register 3 (SATA0\_PLLCFG3)**

31	27	26	25	24
Reserved		DIGLDO_PULLDOWNZ	DIGLDO_ENFUNC5	DIGLDO_ENFUNC4
R-0		R/W-1	R/W-0	R/W-0
23	22	21	20	
DIGLDO_ENFUNC3		DIGLDO_ENFUNC2	DIGLDO_ENFUNC1	DIGLDO_VSET
R/W-0		R/W-0	R/W-0	R/W-00000
19				16
DIGLDO_VSET				
R/W-00000				
15	13	12	0	
Reserved		PLLLDO_CTRL		
R-000		R/W-00000000000000		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-52. SATA0 SerDes PLL Configuration Register 3 (SATA0\_PLLCFG3) Field Description**

Bit	Field	Value	Description
31-27	Reserved		Reserved
26	DIGLDO_PULLDOWNZ		TestMode: DIG LDO test mode: Details under definition
25	DIGLDO_ENFUNC5		TestMode: DIG LDO test mode: Details under definition
24	DIGLDO_ENFUNC4		TestMode: DIG LDO test mode: Details under definition
23	DIGLDO_ENFUNC3		TestMode: DIG LDO test mode: Details under definition
22	DIGLDO_ENFUNC2		TestMode: DIG LDO test mode: Details under definition
21	DIGLDO_ENFUNC1		TestMode: DIG LDO test mode: Details under definition
20-16	DIGLDO_VSET		TestMode: DIG LDO test mode: Details under definition
15-13	Reserved		Reserved
12-0	PLLLDO_CTRL		TestMode: PLL LDO test mode: Details under definition

### 20.5.5 SATA0 SerDes PLL Configuration Register 4 (SATA0\_PLLCFG4)

The SATA0 SerDes PLL Configuration Register 4 (SATA0\_PLLCFG4) access is determined by the state of the lock bit. When the lock bit is 0 and the module is in NonSec Priv mode, bit access is Read/Write as shown in Figure 20-51. Otherwise, bit access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_PLLCFG4 register is shown in Figure 20-51 and described in Table 20-53.

**Figure 20-51. SATA0 SerDes PLL Configuration Register 4 (SATA0\_PLLCFG4)**

31	Reserved				26	25	24
	R/W-000000					AUX_CLK_SEL	AUX_DIV
						R/w-0	R/W-0x00
23	20	19	18	17	16		
AUX_DIV		RTRIM_RANGE		RTRIM_EXT_EN	RTRIM_SPEED		
R/W-0x00		R/W-00		R/W-0	R/W-0		
15	14	13			10	9	8
RTRIM_MODE		RTRIM_EXT_VAL			VTUNE_RANGE		
R/W-0		R/W-0x00			R/W-00		
7			6	5	4	3	0
VTUNE_EXT_EN		VTUNE_SPEED		VTUNE_MODE		VTUNE_EXT_VAL	
R/W-0		R/W-0		R/W-00		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-53. SATA0 SerDes PLL Configuration Register 4 (SATA0\_PLLCFG4) Field Description**

Bit	Field	Value	Description
31-26	Reserved	1	Reserved
25	AUX_CLK_SEL		Auxiliary clock select
		0	Divided
		1	Ref clk
24-20	AUX_DIV		Auxiliary divider control
19-18	RTRIM_RANGE		Range for rtrim
		00	0.9-0.8
		01	1.0-0.9
		10	1.1-1.0
		11	1.1-0.9
17	RTRIM_EXT_EN	0	Select loop starting point. Mid-code "0000"
		1	External input RTRIM_EXT_VAL
16	RTRIM_SPEED	0	Selection on wait for # REFCLKs after previous update 128
		1	256
15-14	RTRIM_MODE	00	Loop mode Off
		10	On - Freeze (after lock freeze loop)
		11	On - Continuous (after lock keep lock running)
13-10	RTRIM_EXT_VAL		2's compliment vtune control loop value. Valid range : "0100" (max) to "0000" (mid) to "1100 (min)

**Table 20-53. SATA0 SerDes PLL Configuration Register 4 (SATA0\_PLLCFG4) Field Description (continued)**

Bit	Field	Value	Description
9-8	VTUNE_RANGE	00	Range for Vtune 0.9-0.8
		01	1.0-0.9
		10	1.1-1.0
		11	1.1-0.9
7	VTUNE_EXT_EN	0	Select loop starting point Mid-code "0000"
		1	External input VTUNE_EXT_VAL
6	VTUNE_SPEED	0	Selection on wait for # REFCLKs after previous update 128
		1	256
5-4	VTUNE_MODE	00	Loop mode Off
		10	On - Freeze (after lock freeze loop)
		11	On - Continuous (after lock keep lock running)
3-0	VTUNE_EXT_VAL		2's compliment vtune control loop value. Valid range : "0100" (max) to "0000" (mid) to "1100 (min)

### 20.5.6 SATA0 SerDes PLL Status Register (SATA0\_PLLSTATUS)

The SATA0 SerDes PLL Status Register (SATA0\_PLLSTATUS) is used to reflect the SATA PLL status.

The register access is affected by the state of the lock bit. When the lock bit is set to 0, access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_PLLSTATUS register is shown in [Figure 20-52](#) and described in [Table 20-54](#).

**Figure 20-52. SATA0 SerDes PLL Status Register (SATA0\_PLLSTATUS)**

31	Reserved				16
R-0000h					
15	12	11	8		
Reserved			RTRIMSTS		
R-0000h			R-0000		
7	4	3	2	1	0
VTUNESTS		APLLDIGSTS5	APLLDIGSTS4	APLLDIGSTS1	APLLDIGSTS0
R-0000		R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-54. SATA0 SerDes PLL Status Register (SATA0\_PLLSTATUS) Field Description**

Bit	Field	Value	Description
31-12	Reserved		Reserved
11-8	RTRIMSTS		Value of the rtrim loop (may not be static in Continuous mode of operation)
7-4	VTUNESTS		Value of the vtune control loop (may not be static in Continuous mode of operation)
3	APLLDIGSTS5		Not used
2	APLLDIGSTS4		Not used
1	APLLDIGSTS1		SSC is engaged
0	APLLDIGSTS0		APLL is locked

### 20.5.7 SATA0 SerDes Receive Status Register (SATA0\_RXSTATUS)

The SATA0 SerDes Receive Status Register (SATA0\_RXSTATUS) is used to reflect the SATA receive status.

The register access is affected by the state of the lock bit. When the lock bit is set to 0, access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_RXSTATUS register is shown in [Figure 20-53](#) and described in [Table 20-55](#).

**Figure 20-53. SATA0 SerDes Receive Status Register (SATA0\_RXSTATUS)**

31	Reserved		1	0
R-00				TESTFAIL
R-00				R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-55. SATA0 SerDes Receive Status Register (SATA0\_RXSTATUS) Field Description**

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	TESTFAIL		Test failure. Driven high when an error is encountered during a test sequence executed on channel i. Synchronous to RXBCLKIN[i].

### 20.5.8 SATA0 SerDes Transmit Status Register (SATA0\_TXSTATUS)

The SATA0 SerDes Transmit Status Register (SATA0\_TXSTATUS) is used to reflect the SATA transmit status.

The register access is affected by the state of the lock bit. When the lock bit is set to 0, access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0\_TXSTATUS register is shown in [Figure 20-54](#) and described in [Table 20-56](#).

**Figure 20-54. SATA0 SerDes Transmit Status Register (SATA0\_TXSTATUS)**

31	Reserved	1	0
	R-00	TESTFAIL	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-56. SATA0 SerDes Transmit Status Register (SATA0\_TXSTATUS) Field Description**

Bit	Field	Value	Description
31-1	Reserved		Reserved
0	TESTFAIL		Test failure. Driven high when an error is encountered during a test sequence executed on channel i, or if an over or underflow occurs in the Tx serialiser when ENFTP = 0 (see section 7.3.3). Synchronous to TXBCLKIN[i].

### 20.5.9 SATA0 SerDes TEST Configuration Register (SATA0\_TESTCFG)

The register access is determined by the state of the lock bit. When the lock bit is 0 and the module is in NonSec Priv mode, bit access is Read/Write as shown in [Figure 20-55](#). Otherwise, bit access is read only. When the lock bit is set to 1, the register is not accessible.

The SATA0 SerDes TEST Configuration Register (SATA0\_TESTCFG) is shown in [Figure 20-55](#) and described in [Table 20-57](#).

**Figure 20-55. SATA0 SerDes TEST Configuration Register (SATA0\_TESTCFG)**

31	Reserved	10	9	7	6	3	2	0
	R-00	TX_TESTPATT	Reserved	RX_TESTPATT	R-000	R/W-000	R-000	R/W-000

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-57. SATA0 SerDes TEST Configuration Register (SATA0\_TESTCFG) Field Description**

Bit	Field	Value	Description
31-10	Reserved		Reserved
9-7	TX_TESTPATT		Not Used. The RX has similar settings, so this field is not used.
6-3	Reserved		Reserved
0	RX_TESTPATT		Enables and selects test patterns.
		000	Reserved
		001	An alternating 0/1 pattern with a period of 2 UI.
		010	Uses a 7-bit LFSR with feedback polynomial $x^7+x^6+1$ .
		011	Uses a 23-bit LFSR with feedback polynomial $x^{23}+x^{18}+1$ .
		100	Uses a 31-bit LFSR with feedback polynomial $x^{31}+x^{28}+1$ .
		101	Reserved
		110	Reserved
		111	Reserved

## 20.6 SATA Subsystem Registers

The following PRCM Registers are used to release the SATA Controller from Reset. These registers are found within the PRCM module.

The Base address for the PRCM module is 4818\_0000h.

**Table 20-58. SATA Subsystem Controller Registers**

Address Offset	Acronym	Register Description	Section
504h	CM_DEFAULT_L3_MED_CLKSTCTRL	Clock Domain Power Control Register	<a href="#">Section 20.6.1</a>
560h	CM_ALWON2_SATA_CLKCTRL	SATA Clock Management/Control Register	<a href="#">Section 20.6.2</a>

### 20.6.1 Clock Domain Power Control Register (CM\_DEFAULT\_L3\_MED\_CLKSTCTRL)

The clock domain power control register (CM\_DEFAULT\_L3\_MED\_CLKSTCTRL) enables the domain power state transition. It controls the software-supervised clock domain state transition between ON-ACTIVE and ON-INACTIVE states. It also holds one status bit per clock input of the domain.

The CM\_DEFAULT\_L3\_MED\_CLKSTCTRL register is shown in [Figure 20-56](#) and described in [Table 20-59](#).

**Figure 20-56. Clock Domain Power Control Register (CM\_DEFAULT\_L3\_MED\_CLKSTCTRL)**

31	Reserved	26	25	24
	R-00h			R-00000h
23	Reserved			16
	R-00000h			
15	Reserved	9	8	
	R-00000h		CLKACTIVITY_L3_MED_GCLK	R-0
7	Reserved	2	1	0
	R-00h		CLKTRCTRL	R/W-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 20-59. Clock Domain Power Control Register (CM\_DEFAULT\_L3\_MED\_CLKSTCTRL) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved		Reserved
8	CLKACTIVITY_L3_MED_GCLK	0 1	This field indicates the state of the L3_SLOW_GCLK clock in the domain. Corresponding clock is gated. Corresponding clock is active.
7-2	Reserved		Reserved
1-0	CLKTRCTRL	0h 1h 2h 3h	Controls the clock state transition of the L3_MED clock domain in DEFAULT power domain. NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur. SW_SLEEP: Start a software forced sleep transition on the domain. SW_WKUP: Start a software forced wake-up transition on the domain. HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions

## 20.6.2 Clock Domain SATA Control Register (CM\_DEFAULT\_SATA\_CLKCTRL)

The clock domain SATA control register (CM\_DEFAULT\_SATA\_CLKCTRL) manages the SATA clocks. The CM\_DEFAULT\_SATA\_CLKCTRL register is shown in [Figure 20-57](#) and described in [Table 20-60](#).

**Figure 20-57. Clock Domain SATA Control Register (CM\_DEFAULT\_SATA\_CLKCTRL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 20-60. Clock Domain SATA Control Register (CM\_DEFAULT\_SATA\_CLKCTRL) Field Descriptions**

Bit	Field	Value	Description
31-19	Reserved		Reserved
18	STBYST	0	Module standby status
		1	Module is functional (not in standby).
			Module is in standby.
17-16	IDLEST	0h	Module idle status
		1h	Module is fully functional, including OCP.
		2h	Module is performing transition: wakeup, or sleep, or sleep abortion.
		3h	Module is in Idle mode (only OCP part). It is functional if using separate functional clock.
			Module is disabled and cannot be accessed.
15-2	Reserved		Reserved
1-0	MODULEMODE	0h	Controls the way mandatory clocks are managed.
		1h	Module is disable by software. Any OCP access to the module results in an error, except if resulting from a module wakeup (asynchronous wakeup).
		2h	Reserved
		3h	Module is explicitly enabled. Interface clock (if not used for functions) can be gated according to the clock domain state. Functional clocks will stay present. As long as in this configuration, power domain sleep transition cannot happen.
			Reserved

## Serial Port Interface (SPI)

---

---

This chapter describes the master/slave multichannel serial port interface (SPI) module.

Topic	Page
<b>21.1 Introduction</b> .....	<b>2267</b>
<b>21.2 Architecture</b> .....	<b>2268</b>
<b>21.3 SPI Registers</b> .....	<b>2306</b>




## 21.1 Introduction

### 21.1.1 Overview

SPI is a general-purpose receive/transmit master/slave controller that can interface with up to four slave external devices or one single external master. It allows a duplex, synchronous, serial communication between a CPU and SPI compliant external devices (slaves and masters). [Figure 21-1](#) shows a high-level overview of a SPI system.

**Figure 21-1. SPI System Overview**



### 21.1.2 Features

The SPI includes these distinctive features:

- Serial clock with programmable frequency, polarity and phase
- It supports maximum frequency of 48 MHz.
- Clock frequency granularity can be changed: power of two or one single clock cycle.
- SPI enable generation programmable
- SPI enable with programmable polarity
- Wide selection of SPI word lengths ranging from 4 bits to 32 bits
- Master / Slave modes
- Master multichannel mode:
  - SPI interface provides supports for up to four SPI channels
  - SPI word Transmit / Receive slot assignment based on round robin arbitration
  - SPI configuration per channel (clock definition, enable polarity and word width)
  - Full duplex/half duplex
  - Transmit-only/receive-only/transmit-and-receive modes
  - Flexible I/O port controls per channel
  - Programmable clock granularity
- Independent DMA requests (read/write) per channel

- Single interrupt line for multiple interrupt source events
- 32-bit-wide bus, for system configuration and data transfer
- Programmable delay before the first SPI word transmitted
- No dead cycle between two successive words in slave mode
- Multiple SPI word access with a channel using a FIFO enabled
- Programmable timing control between chip select and external clock generation
- Support DMA providing 256 bit aligned addresses when FIFO is used
- Built-in FIFO available for a single channel. FIFO size of up to 64 bytes is supported.

## 21.2 Architecture

### 21.2.1 SPI Interface

This section lists the name and description of the SPI interface used for connection to external SPI compliant devices. SPI has a total of seven external SPI signals shown in [Table 21-1](#).

**Table 21-1. SPI Interface Pins**

Pin	Type	Description
SPI_SCLK	I/O	SPI serial clock (output when master, input when slave)
SPI_D[0]	I/O	Can be configured as either input or output (MOSI or MISO)
SPI_D[1]	I/O	Can be configured as either input or output (MOSI or MISO)
SPI_SCS[0]	I/O	SPI chip select 0 output when master, input when slave (active low)
SPI_SCS[1]	I/O	SPI chip select 1 output when master, input when slave (active low)
SPI_SCS[2]	I/O	SPI chip select 2 output when master, input when slave (active low)
SPI_SCS[3]	I/O	SPI chip select 3 output when master, input when slave (active low)

### 21.2.2 SPI Transmission

This section describes the transmissions supported by SPI. The SPI protocol is a synchronous protocol that allows a master device to initiate serial communication with a slave device. Data is exchanged between these devices. A slave select line ( $SPI\_SCS[n]$ ) can be used to allow selection of an individual slave SPI device. Slave devices that are not selected do not interfere with SPI bus activities. Connected to multiple external devices, SPI exchanges data with a single SPI device at a time through two main modes:

- Two data pins interface mode. (See [Section 21.2.2.1](#))
- Single data pin interface mode (recommended for half-duplex transmission). (See [Section 21.2.2.2](#))

The flexibility of SPI allows exchanging data with several formats through programmable parameters described in [Section 21.2.2.3](#).

### 21.2.2.1 Two Data Pins Interface Mode

The two data pins interface mode, allows a full duplex SPI transmission where data is transmitted (shifted out serially) and received (shifted in serially) simultaneously on separate data lines SPI\_D[0] and SPI\_D[1]. Data leaving the master exits on transmit serial data line also known as MOSI: MasterOutSlaveIn. Data leaving the slave exits on the receive data line also known as MISO: MasterInSlaveOut.


SPI has a unified SPI port control: SPI\_D[1:0] can be independently configured as receive or transmit lines. The user has the responsibility to program which data line to use and in which direction (receive or transmit), according to the external slave/master connection.

The serial clock (SPI\_SCLK) synchronizes shifting and sampling of the information on the two serial data lines (SPI\_D[1:0]). Each time a bit is transferred out from the Master, one bit is transferred in from Slave.

Figure 21-2 shows an example of a full duplex system with a Master device on the left and a Slave device on the right. After 8 cycles of the serial clock SPI\_SCLK, the WordA has been transferred from the master to the slave. At the same time, the WordB has been transferred from the slave to the master.

When referring to the master device, the control block transmits the clock SPI\_SCLK and the enable signal (SPI\_SCS[n]) (optional depends on MCSPI\_MODULECTRL[PIN34] bit field).

Figure 21-2. SPI Full-Duplex Transmission



### 21.2.2.2 Single Data Pin Interface Mode

In single data pin interface mode, under software control, a single data line is used to alternatively transmit and receive data (Half duplex transmission).


SPI has a unified SPI port control: SPI\_D[1:0] can be independently configured as receive or transmit lines. The user has the responsibility to program which data line to use and in which direction (receive or transmit), according to the external slave/master connection.

As for a full duplex transmission, the serial clock (SPI\_SCLK) synchronizes shifting and sampling of the information on the single serial data line.

### 21.2.2.2.1 Example With a Receive-Only Slave

Figure 21-3 shows a half duplex system with a Master device on the left and a receive-only Slave device on the right. Each time a bit is transferred out from the Master, one bit is transferred in the Slave. After 8 cycles of the serial clock SPI\_SCLK, the WordA has been transferred from the master to the slave.


**Figure 21-3. SPI Half-Duplex Transmission (Receive-only Slave)**



### 21.2.2.2.2 Example With a Transmit-Only Slave

Figure 21-4 shows a half duplex system with a Master device on the left and a transmit-only Slave device on the right. Each time a bit is transferred out from the Slave, one bit is transferred in the Master. After 8 cycles of the serial clock SPI\_SCLK, the WordA has been transferred from the slave to the master.

**Figure 21-4. SPI Half-Duplex Transmission (Transmit-Only Slave)**



### 21.2.2.3 Transfer Formats

This section describes the transfer formats supported by SPI.

The flexibility of SPI allows setting the parameters of the SPI transfer:

- SPI word length
- SPI enable generation programmable
- SPI enable assertion
- SPI enable polarity
- SPI clock frequency
- SPI clock phase
- SPI clock polarity

The consistency between SPI word length, clock phase and clock polarity of the master SPI device and the communicating slave device remains under software responsibility.

#### 21.2.2.3.1 Programmable Word Length

SPI supports any SPI word from 4 to 32 bits long.

The SPI word length can be changed between transmissions to allow a master device to communicate with peripheral slaves having different requirements.

#### 21.2.2.3.2 Programmable SPI Enable Generation

SPI is able to generate or not the SPI enable, if management of chip select is de-asserted a point to point connection is mandatory. Only a single master of slave device can be connected to the SPI bus.

#### 21.2.2.3.3 Programmable SPI Enable ( $\overline{\text{SPI\_SCS}}[n]$ )

The polarity of the  $\overline{\text{SPI\_SCS}}[n]$  signals is programmable.  $\overline{\text{SPI\_SCS}}[n]$  signals can be active high or low.

The assertion of the  $\overline{\text{SPI\_SCS}}[n]$  signals is programmable:  $\overline{\text{SPI\_SCS}}[n]$  signals can be manually asserted or can be automatically asserted.

Two consecutive words for two different slave devices may go along with active  $\overline{\text{SPI\_SCS}}[n]$  signals with different polarity.

#### 21.2.2.3.4 Programmable SPI Clock ( $\text{SPI\_SCLK}$ )

The phase and the polarity of the SPI serial clock are programmable when SPI is a SPI master device or a SPI slave device. The baud rate of the SPI serial clock is programmable when it is a SPI master.

When SPI is operating as a slave, the serial clock  $\text{SPI\_SCLK}$  is an input from the master.

#### 21.2.2.3.5 Bit Rate

In Master Mode, an internal reference clock  $\text{CLKSPIREF}$  is used as an input of a programmable divider to generate bit rate of the serial clock  $\text{SPI\_SCLK}$ . Granularity of this clock divider can be changed.

### 21.2.2.3.6 Polarity and Phase


SPI supports four sub-modes of the SPI format transfer that depend on the polarity (POL) and the phase (PHA) of the SPI serial clock (SPI\_SCLK). Table 21-2 and Figure 21-5 show a summary of the four sub-modes. Software selects one of four combinations of serial clock phase and polarity.

Two consecutive SPI words for two different slave devices may go along with active SPI\_SCLK signal with different phase and polarity.

**Table 21-2. Phase and Polarity Combinations**

Polarity (POL)	Phase (PHA)	SPI Mode	Comments
0	0	mode0	SPI_SCLK active high and sampling occurs on the rising edge.
0	1	mode1	SPI_SCLK active high and sampling occurs on the falling edge.
1	0	mode2	SPI_SCLK active low and sampling occurs on the falling edge.
1	1	mode3	SPI_SCLK active low and sampling occurs on the rising edge.

**Figure 21-5. Phase and Polarity Combinations**



### 21.2.2.3.7 Transfer Format With PHA = 0

This section describes the concept of a SPI transmission with the SPI mode0 and the SPI mode2.

In the transfer format with PHA = 0,  $\overline{\text{SPI\_SCS}}[n]$  is activated a half cycle of SPI\_SCLK ahead of the first SPI\_SCLK edge.

In both master and slave modes, SPI drives the data lines at the time of  $\overline{\text{SPI\_SCS}}[n]$  is asserted.

Each data frame is transmitted starting with the MSB. At the extremity of both SPI data lines, the first bit of SPI word is valid a half cycle of SPI\_SCLK after the  $\overline{\text{SPI\_SCS}}[n]$  assertion.

Therefore, the first edge of the SPI\_SCLK line is used by the master to sample the first data bit sent by the slave. On the same edge, the first data bit sent by the master is sampled by the slave.

On the next SPI\_SCLK edge, the received data bit is shifted into the shift register, and a new data bit is transmitted on the serial data line.

This process continues for a total of pulses on the SPI\_SCLK line defined by the SPI word length programmed in the master device, with data being latched on odd numbered edges and shifted on even numbered edges.


Figure 21-6 is a timing diagram of a SPI transfer for the SPI mode0 and the SPI mode2, when SPI is master or slave, with the frequency of SPI\_SCLK equals to the frequency of CLKSPIREF. It should not be used as a replacement for SPI timing information and requirements.

When SPI is in slave mode, if the  $\overline{\text{SPI\_SCS}}[n]$  line is not de-asserted between successive transmissions then the content of the Transmitter register is not transmitted, instead the last received SPI word is transmitted.

In master mode, the  $\overline{\text{SPI\_SCS}}[n]$  line must be negated and reasserted between each successive SPI word. This is because the slave select pin freezes the data in its shift register and does not allow it to be altered if PHA bit equals 0.

In 3-pin mode without using the  $\overline{\text{SPI\_SCS}}[n]$  signal, the controller provides the same waveform but with  $\overline{\text{SPI\_SCS}}[n]$  forced to low state. In this mode,  $\overline{\text{SPI\_SCS}}[n]$  is useless.

Figure 21-6. Full Duplex Single Transfer Format with PHA = 0



### 21.2.2.3.8 Transfer Format With PHA = 1

This section describes SPI full duplex transmission with the SPI mode1 and the SPI mode 3.

In the transfer format with PHA = 1,  $\overline{\text{SPI\_SCS}}[n]$  is activated a delay ( $t_{\text{LEAD}}$ ) ahead of the first SPI\_SCLK edge.

In both master and slave modes, SPI drives the data lines on the first SPI\_SCLK edge.

Each data frame is transmitted starting with the MSB. At the extremity of both SPI data lines, the first bit of SPI word is valid on the next SPI\_SCLK edge, a half cycle of SPI\_SCLK later. It is the sampling edge for both the master and slave.


When the third edge occurs, the received data bit is shifted into the shift register. The next data bit of the master is provided to the serial input pin of the slave.

This process continues for a total of pulses on the SPI\_SCLK line defined by the word length programmed in the master device, with data being latched on even numbered edges and shifted on odd numbered edges.

Figure 21-7 is a timing diagram of a SPI transfer for the SPI mode1 and the SPI mode3, when SPI is master or slave, with the frequency of SPI\_SCLK equals to the frequency of CLKSPIREF. It should not be used as a replacement for SPI timing information and requirements.

The  $\overline{\text{SPI\_SCS}}[n]$  line may remain active between successive transfers. In 3-pin mode without using the  $\overline{\text{SPI\_SCS}}[n]$  signal, the controller provides the same waveform but with  $\overline{\text{SPI\_SCS}}[n]$  forced to low state. In this mode,  $\overline{\text{SPI\_SCS}}[n]$  is useless.

**Figure 21-7. Full Duplex Single Transfer Format With PHA = 1**





### 21.2.3 Master Mode

SPI is in master mode when the MS bit of the register MCSPI\_MODULCTRL is cleared.

In master mode SPI supports multi-channel communication with up to four independent SPI communication channel contexts. SPI initiates a data transfer on the data lines (SPI\_D[1:0]) and generates clock (SPI\_SCLK) and control signals (SPI\_SCS[n]) to a single SPI slave device at a time.

#### 21.2.3.1 Dedicated Resources Per Channel

In the following sections, the letter “I” indicates the channel number that can be 0, 1, 2, or 3. Each channel has the following dedicated resources:

- Its own channel enable, programmable with the bit EN of the register MCSPI\_CH(I)CTRL. Disabling the channel, outside data word transmission, remains under user responsibility.
- Its own transmitter register MCSPI\_TX on top of the common shift register. If the transmitter register is empty, the status bit TXS of the register MCSPI\_CH(I)STAT is set.
- Its own receiver register MCSPI\_RX on top of the common shift register. If the receiver register is full, the status bit RXS of the register MCSPI\_CH(I)STAT is set.
- A fixed SPI ENABLE line allocation (SPI\_SCS[I] port for channel I), SPI enable management is optional.
- Its own communication configuration with the following parameters via the register (I)CONF
  - Transmit/Receive modes, programmable with the bit TRM.
  - Interface mode (Two data pins or Single data pin) and data pins assignment, both programmable with the bits IS and DPE.
  - SPI word length, programmable with the bits WL.
  - SPI\_SCS[n] polarity, programmable with the bit EPOL.
  - SPI\_SCS[n] kept active between words, programmable with the bit FORCE.
  - Turbo mode, programmable with the bit TURBO.
  - SPI\_SCLK frequency, programmable with the bit CLKD, the granularity of clock division can be changed using CLKG bit, the clock ratio is then concatenated with MCSPI\_CHCTRL[EXTCLK] value.
  - SPI\_SCLK polarity, programmable with the bit POL.
  - SPI\_SCLK phase, programmable with the bit PHA.
  - Start bit extension enable, programmable with the bit SBE to support LoSSI transfer specification.
  - Start bit polarity, programmable with the bit SBPOL.
  - Use a FIFO Buffer or not( ), programmable with FFER and FFEW, depending on transfer mode TRM.
- Two DMA requests events, read and write, to synchronize read/write accesses of the DMA controller with the activity of SPI. The DMA requests are enabled with the bits DMAR and DMAW.
- Three interrupts events

The transfers will use the latest loaded parameters of the register (I)CONF.

The configuration parameters SPI\_SCS[n] polarity, Turbo mode, SPI\_SCLK phase and SPI\_SCLK polarity can be loaded in the (I)CONF register only when the channel is disabled. The user has the responsibility to change the other parameters of the (I)CONF register when no transfer occurs on the SPI interface.

### 21.2.3.2 Interrupt Events in Master Mode

In master mode, the interrupt events related to the transmitter register state are TX\_empty and TX\_underflow. The interrupt event related to the receiver register state is RX\_full.

#### 21.2.3.2.1 TX\_empty

The event TX\_empty is activated when a channel is enabled and its transmitter register becomes empty (transient event). Enabling channel automatically raises this event, except for the Master receive only mode. (See [Section 21.2.3.5](#)). When FIFO buffer is enabled (MCSPi\_CH(I)CONF[FFEW] set to 1), the TX\_empty is asserted as soon as there is enough space in buffer to write a number of byte defined by MCSPi\_XFERLEVEL[AEL].

Transmitter register must be loaded to remove the source of the interrupt and the TX\_empty interrupt status bit must be cleared for interrupt line de-assertion (if event enabled as interrupt source) . (See [Section 21.2.5](#)).

When FIFO is enabled, no new TX\_empty event will be asserted as soon as CPU has not performed the number of write into transmitter register defined by MCSPi\_XFERLEVEL[AEL]. It is the responsibility of CPU to perform the right number of writes.

#### 21.2.3.2.2 TX\_underflow

The event TX\_underflow is activated when the channel is enabled and if the transmitter register or FIFO is empty (not updated with new data) at the time of shift register assignment.

The TX\_underflow is a harmless warning in master mode.

To avoid having TX\_underflow event at the beginning of a transmission, the event TX\_underflow is not activated when no data has been loaded into the transmitter register since channel has been enabled.

To avoid having TX\_underflow event the Transmitter register must be loaded seldom.

TX\_underflow interrupt status bit must be cleared for interrupt line de-assertion (if event enable as interrupt source).

**Note:** Be careful, when more than one channel have a FIFO enable bit field FFER or FFEW set, the module force no use of FIFO, software must take care that only one enabled channel is configured to use the FIFO buffer.

#### 21.2.3.2.3 RX\_full

The event RX\_full is activated when channel is enabled and receiver register becomes filled (transient event). When FIFO buffer is enabled (MCSPi\_CH(I)CONF[FFER] set to 1), the RX\_full is asserted as soon as there is a number of bytes holds in buffer to read defined by MCSPi\_XFERLEVEL[AFL].

Receiver register must be read to remove source of interrupt and RX\_full interrupt status bit must be cleared for interrupt line de-assertion (if event enabled as interrupt source).

When FIFO is enabled, no new RX\_full event will be asserted as soon as CPU has not performed the number of read into receive register defined by MCSPi\_XFERLEVEL[AFL]. It is the responsibility of CPU to perform the right number of reads.

#### 21.2.3.2.4 End of Word Count

The event end of word count (EOW) is activated when channel is enabled and configured to use the built-in FIFO. This interrupt is raised when the controller had performed the number of transfer defined in MCSPi\_XFERLEVEL[WCNT] register. If the value was programmed to 0000h, the counter is not enabled and this interrupt is not generated.

The End of Word count interrupt also indicates that the SPI transfer is halt on channel using the FIFO buffer as soon as MCSPi\_XFERLEVEL[WCNT] is not reloaded and channel re-enabled.

End of Word interrupt status bit must be cleared for interrupt line de-assertion (if event enable as interrupt source).

### 21.2.3.3 Master Transmit and Receive Mode

This mode is programmable per channel (bits TRM of the register (I)CONF).

The channel access to the shift registers, for transmission/reception, is based on its transmitter and receiver register state and round robin arbitration.

The channel that meets the rules below is included in the round robin list of already active channels scheduled for transmission and/or reception. The arbiter skips the channel that does not meet the rules and search for the next following enabled channel, in rotation.

**Rule 1:** Only enabled channels (bit EN of the register MCSPI\_CH(I)CTRL), can be scheduled for transmission and/or reception.

**Rule 2:** An enabled channel can be scheduled if its transmitter register is not empty (bit TXS of the register MCSPI\_CH(I)STAT) or its FIFO is not empty in case of buffer use for the corresponding channel (bit FFE of the register MCSPI\_CH(I)STAT), that is updated with new data, at the time of shift register assignment. If the transmitter register or FIFO is empty, at the time of shift register assignment, the event TX\_underflow is activated and the next enabled channel with new data to transmit is scheduled. (See also transmit only mode).

**Rule 3:** An enabled channel can be scheduled if its receive register is not full (bit RXS of the register MCSPI\_CH(I)STAT) or its FIFO is not full in case of buffer use for the corresponding channel (bit FFF of the register MCSPI\_CH(I)STAT) at the time of shift register assignment. (See also receive only mode). Therefore the receiver register of FIFO cannot be overwritten. The RX\_overflow bit, in the MCSPI\_IRQSTATUS register is never set in this mode.

On completion of SPI word transfer (bit EOT of the register MCSPI\_CH(I)STAT is set) the updated transmitter register of the next scheduled channel is loaded into the shift register. This bit is meaningless when using the Buffer for this channel. The serialization (transmit and receive) starts according to the channel communication configuration. On serialization completion the received data is transferred to the channel receive register.

The built-in FIFO is available in this mode and can be configured in one data direction Transmit or Receive, then the FIFO is seen as a unique FFNBYTE bytes buffer, or it can also be configured in both data direction Transmit and Receive, then the FIFO is split into two separate FFNBYTE/2 bytes buffer with their own address space management, in this last case the definition of AEL and AFL levels is based on FFNBYTE/2 bytes and is under CPU responsibility.

### 21.2.3.4 Master Transmit-Only Mode

This mode avoids the CPU to read the receiver register (minimizing data movement) when only transmission is meaningful.

The master transmit only mode is programmable per channel (bits TRM of the register (I)CONF).

In master transmit only mode, transmission starts after data is loaded into the transmitter register.

**Rule 1** and **Rule 2**, defined in [Section 21.2.3.3](#), are applicable in this mode.

**Rule 3**, defined in [Section 21.2.3.3](#), is not applicable: In master transmit only mode, the receiver register or FIFO state “full” does not prevent transmission, and the receiver register is always overwritten with the new SPI word. This event in the receiver register is not significant when only transmission is meaningful. So, the RX\_overflow bit, in the MCSPI\_IRQSTATUS register is never set in this mode.

The SPI module automatically disables the RX\_full interrupt status. The corresponding interrupt request and DMA Read request are not generated in master transmit only mode.

The status of the serialization completion is given by the bit EOT of the register MCSPI\_CH(I)STAT. This bit is meaningless when using the Buffer for this channel.

The built-in FIFO is available in this mode and can be configured with FFEW bit field in the MCSPI\_CH(I)CONF register, then the FIFO is seen as a unique FFNBYTE bytes buffer.

### 21.2.3.5 Master Receive-Only Mode

This mode avoids the CPU to refill the transmitter register (minimizing data movement) when only reception is meaningful.

The master receive mode is programmable per channel (bits TRM of the register (I)CONF).

The master receive only mode enables channel scheduling only on empty state of the receiver register.

**Rule 1** and **Rule 3**, defined in [Section 21.2.3.3](#), are applicable in this mode.

**Rule 2**, defined in [Section 21.2.3.3](#), is not applicable: In master receive only mode, after the first loading of the transmitter register of the enabled channel, the transmitter register state is maintained as full. The content of the transmitter register is always loaded into the shift register, at the time of shift register assignment. So, after the first loading of the transmitter register, the bits TX\_empty and TX\_underflow, in the MCSPI\_IRQSTATUS register are never set in this mode.

The status of the serialization completion is given by the bit EOT of the register MCSPI\_CH(I)STAT. The bit RX\_full in the MCSPI\_IRQSTATUS register is set when a received data is loaded from the shift register to the receiver register. This bit is meaningless when using the Buffer for this channel.

The built-in FIFO is available in this mode and can be configured with FFER bit field in the MCSPI\_CH(I)CONF register, then the FIFO is seen as a unique FFNBYTE bytes buffer.

### 21.2.3.6 Single-Channel Master Mode

When the SPI is configured as a master device with a single enabled channel, the assertion of the SPIM\_CSX signal can be controlled in two different ways:

- In 3 pin mode : MCSPI\_MODULCTRL[1] PIN34 and MCSPI\_MODULCTRL[0] SINGLE bits are set to 1, the controller transmit SPI word as soon as transmit register or FIFO is not empty.
- In 4 pin mode : MCSPI\_MODULCTRL[1] PIN34 bit is cleared to 0 and MCSPI\_MODULCTRL[0] SINGLE bit is set to 1, SPI\_SCS[n] assertion/deassertion controlled by Software. (See [Section 21.2.3.6.1](#)) using the MCSPI\_CHxCONF[20] FORCE bit.

#### 21.2.3.6.1 Programming Tips When Switching to Another Channel

When a single channel is enabled and data transfer is ongoing:

- Wait for completion of the SPI word transfer (bit EOT of the register MCSPI\_CH(I)STAT is set) before disabling the current channel and enabling a different channel.
- Disable the current channel first, and then enable the other channel.

#### 21.2.3.6.2 Keep $\overline{\text{SPI\_SCS}}[n]$ Active Mode (Force $\overline{\text{SPI\_SCS}}[n]$ )

Continuous transfers are manually allowed by keeping the  $\overline{\text{SPI\_SCS}}[n]$  signal active for successive SPI words transfer. Several sequences (configuration/enable/disable of the channel) can be run without deactivating the  $\overline{\text{SPI\_SCS}}[n]$  line. This mode is supported by all channels and any master sequence can be used (transmit-receive, transmit-only, receive-only).

Keeping the  $\overline{\text{SPI\_SCS}}[n]$  active mode is supported when:

- A single channel is used (MCSPI\_MODULCTRL[Single] bit is set to 1).
- Transfer parameters of the transfer are loaded in the configuration register (MCSPI\_CH(I)CONF) in the appropriate channel.

The state of the  $\overline{\text{SPI\_SCS}}[n]$  signal is programmable.

- Writing 1 into the bit FORCE of the register MCSPI\_CH(I)CONF drives high the  $\overline{\text{SPI\_SCS}}[n]$  line when MCSPI\_CHCONF(I)[EPOL] is cleared to 0, and drives it low when MCSPI\_CHCONF(I)[EPOL] is set.
- Writing 0 into the bit FORCE of the register MCSPI\_CH(I)CONF drives low the  $\overline{\text{SPI\_SCS}}[n]$  line when MCSPI\_CHCONF(I)[EPOL] is cleared to 0, and drives it high when MCSPI\_CHCONF(I)[EPOL] is set.
- A single channel is enabled (MCSPI\_CH(I)CTRL[En] set to 1) . The first enabled channel activates the  $\overline{\text{SPI\_SCS}}[n]$  line.

Once the channel is enabled, the  $\overline{\text{SPI\_SCS}}[n]$  signal is activated with the programmed polarity.

As in multi-channel master mode, the start of the transfer depends on the status of the transmitter register, the status of the receiver register and the mode defined by the bits TRM in the configuration register (transmit only, receive only or transmit and receive) of the enabled channel.

The status of the serialization completion of each SPI word is given by the bit EOT of the register MCSPI\_CH(I)STAT. The bit RX\_full in the MCSPI\_IRQSTATUS register is set when a received data is loaded from the shift register to the receiver register.

A change in the configuration parameters is propagated directly on the SPI interface. If the  $\overline{\text{SPI\_SCS}}[n]$  signal is activated the user must insure that the configuration is changed only between SPI words, in order to avoid corrupting the current transfer.

---

**NOTE:** The  $\overline{\text{SPI\_SCS}}[n]$  polarity, the SPI\_SCLK phase and SPI\_SCLK polarity must not be modified when the  $\overline{\text{SPI\_SCS}}[n]$  signal is activated. The Transmit/Receive mode, programmable with the bit TRM can be modified only when the channel is disabled. The channel can be disabled and enabled while the  $\overline{\text{SPI\_SCS}}[n]$  signal is activated.


---

The delay between SPI words that requires the connected SPI slave device to switch from one configuration (Transmit only for instance) to another (receive only for instance) must be handled under software responsibility.


At the end of the last SPI word, the channel must be deactivated (MCSPI\_CH(I)CTRL[En] is cleared to 0) and the  $\overline{\text{SPI\_SCS}}[n]$  can be forced to its inactive state (MCSPI\_CH(I)CONF[Force]).

Figure 21-8 and Figure 21-9 show successive transfers with  $\overline{\text{SPI\_SCS}}[n]$  kept active low with a different configuration for each SPI word in respectively single data pin interface mode and two data pins interface mode. The arrows indicate when the channel is disabled before a change in the configuration parameters and enabled again.

**Figure 21-8. Continuous Transfers With  $\overline{\text{SPI\_SCS}}[n]$  Maintained Active (Single-Data-Pin Interface Mode)**



**Figure 21-9. Continuous Transfers With  $\overline{\text{SPI\_SCS}}[n]$  Maintained Active (Dual-Data-Pin Interface Mode)**



- NOTE:** The turbo mode is also supported for the Keep `SPI_SCS[n]` active mode when the following conditions are met:
- A single channel will be explicitly used (`MCSPi_MODULCTRL[Single]` bit is set to 1).
  - The turbo mode is enabled in the configuration of the channel (Turbo bit of the register `(i)CONF`).
- 

### 21.2.3.6.3 Turbo Mode

The purpose of the Turbo mode is to improve the throughput of the SPI interface when a single channel is enabled, by allowing transfers until the shift register and the receiver register are full.

This mode is programmable per channel (bit Turbo of the register `(I)CONF`). When several channels are enabled, the bit Turbo of the registers `MCSPi_CH(I)CONF` has no effect, and the channel access to the shift registers remains as described in [Section 21.2.3.3](#).

In Turbo mode, **Rule 1** and **Rule 2** defined in [Section 21.2.3.3](#) are applicable, but Rule 3 is not applicable. An enabled channel can be scheduled if its receive register is full (bit `RXS` of the register `MCSPi_CH(I)STAT`) at the time of shift register assignment until the shift register is full.

The receiver register cannot be overwritten in turbo mode. In consequence the `RX_overflow` bit, in `MCSPi_IRQSTATUS` register is never set in this mode.

### 21.2.3.7 Start Bit Mode


The purpose of the start bit mode is to add an extended bit before the SPI word transmission specified by word length WL (see Figure 21-10). This feature is only available in master mode. This mode is compliant with write command/data format as specified in LoSSI protocol.

This mode is programmable per channel (Start bit enable (SBE) bit of the register MCSPI\_CH(I)CONF).

The polarity of the extended bit is programmable per channel and it indicates whether the next SPI word must be handled as a command when SBPOL is cleared to 0 or as a data or a parameter when SBPOL is set to 1. Moreover, start bit polarity SBPOL can be changed dynamically during start bit mode transfer without disabling the channel for reconfiguration, in this case you have the responsibility to configure the SBPOL bit before writing the SPI word to be transmitted in TX register.

The start bit mode could be used at the same time as turbo mode and/or manual chip select mode. In this case, only one channel could be used, no round-robin arbitration is possible.

Figure 21-10. Extended SPI Transfer With Start Bit PHA = 1






### 21.2.3.8 Chip-Select Timing Control

The chip select timing control is only available in master mode with automatic chip select generation (FORCE bit field is cleared to 0), to add a programmable delay between chip select assertion and first clock edge or chip select removal and last clock edge. The option is available only in 4 pin mode MCSPI\_MODULCTRL[1] PIN34 is cleared to 0.

This mode is programmable per channel (TCS bit of the register MCSPI\_CH(I)CONF). [Figure 21-11](#) shows the chip-select  $\overline{\text{SPI\_SCS}}[n]$  timing control.

**Figure 21-11. Chip-Select  $\overline{\text{SPI\_SCS}}[n]$  Timing Controls**



**NOTE:** Because of the design implementation for transfers using a clock divider ratio set to 1 (clock bypassed), a half cycle must be added to the value between chip-select assertion and the first clock edge with PHA = 1 or between chip-select removal and the last clock edge with PHA = 0.

With an odd clock divider ratio which occurs when granularity is one clock cycle, that means that MCSPI\_CH(I)CONF[CLKG] is set to 1 and MCSPI\_CH(I)CONF[CLKD] has an even value, the clock duty cycle is not 50%, then one of the high level or low level duration is selected to be added to TCS delay.

[Table 21-3](#) summarizes all delays between chip select and first (setup) or last (hold) clock edge.

In 3-pin mode this option is useless, the chip select  $\overline{\text{SPI\_SCS}}[n]$  is forced to low state.

$T_{\text{ref}}$  = CLKSPIREF period in ns

$F_{\text{ratio}}$  = SPI clock division ratio

**Table 21-3. Chip Select ↔ Clock Edge Delay Depending on Configuration**

Clock Ratio $F_{\text{ratio}}$	Clock Phase PHA	Chip Select ↔ Clock Edge Delay	
		Setup	Hold
1	0	$T_{\text{ref}} \times (\text{TCS} + \frac{1}{2})$	$T_{\text{ref}} \times (\text{TCS} + 1)$
	1	$T_{\text{ref}} \times (\text{TCS} + 1)$	$T_{\text{ref}} \times (\text{TCS} + \frac{1}{2})$
Even $\geq 2$	x	$T_{\text{ref}} \times F_{\text{ratio}} \times (\text{TCS} + \frac{1}{2})$	$T_{\text{ref}} \times F_{\text{ratio}} \times (\text{TCS} + \frac{1}{2})$
Odd $\geq 3$ (only with MCSPI_CH(I)CONF[CLKG] set to 1)	0	$T_{\text{ref}} \times \{[F_{\text{ratio}} \times \text{TCS}] + (F_{\text{ratio}} + \frac{1}{2})\}$	$T_{\text{ref}} \times \{[F_{\text{ratio}} \times \text{TCS}] + (F_{\text{ratio}} + \frac{1}{2})\}$
	1	$T_{\text{ref}} \times \{[F_{\text{ratio}} \times \text{TCS}] + (F_{\text{ratio}} - \frac{1}{2})\}$	$T_{\text{ref}} \times \{[F_{\text{ratio}} \times \text{TCS}] + (F_{\text{ratio}} - \frac{1}{2})\}$



The clock divider ratio depends on divider granularity MCSPI\_CH(I)CONF[CLKG]:

- MCSPI\_CH(I)CONF[CLKG] = 0 : granularity is power of 2.  

$$F_{ratio} = 2^{MCSPI\_CH(I)CONF[CLKD]}$$
- MCSPI\_CH(I)CONF[CLKG] = 1 : EXTCLK concatenated with CLKD + 1.  

$$F_{ratio} = MCSPI\_CH(I)CNTRL[EXTCLK].MCSPI\_CH(I)CONF[CLKD] + 1$$

### 21.2.3.9 Clock Ratio Granularity

By default the clock division ratio is defined by the register MCSPI\_CH(I)CONF[CLKD] with power of 2 granularity leading to a clock division in range 1 to 32768, in this case the duty cycle is always 50%. With bit MCSPI\_CH(I)CONF[CLKG] the clock division granularity can be changed to one clock cycle, in that case the register MCSPI\_CH(I)CNTRL[EXTCLK] is concatenated with MCSPI\_CH(I)CONF[CLKD] to give a 12-bit width division ratio in range 1 to 4096.

When granularity is one clock cycle (MCSPI\_CH(I)CONF[CLKG] set to 1), for odd value of clock ratio the clock duty cycle is kept to 50-50 using falling edge of clock reference CLKSPIREF.

**Table 21-4. CLKSPPIO High/Low Time Computation**

Clock Ratio $F_{ratio}$	CLKSPPIO High Time	CLKSPPIO Low Time
1	$T_{high\_ref}$	$T_{low\_ref}$
Even $\geq 2$	$t_{ref} \times (F_{ratio}/2)$	$t_{ref} \times (F_{ratio}/2)$
Odd $\geq 3$	$t_{ref} \times (F_{ratio}/2)$	$t_{ref} \times (F_{ratio}/2)$

$T_{ref}$  = CLKSPIREF period in ns.  $T_{high\_ref}$  = CLKSPIREF high Time period in ns.  $T_{low\_ref}$  = CLKSPIREF low Time period in ns.  $F_{ratio}$  = SPI clock division ratio

$$F_{ratio} = MCSPI\_CH(I)CNTRL[EXTCLK].MCSPI\_CH(I)CONF[CLKD] + 1$$

For odd ratio value the duty cycle is calculated as:

$$Duty\_cycle = \frac{1}{2}$$

Granularity examples: With a clock source frequency of 48 MHz:

**Table 21-5. Clock Granularity Examples**

MCSPI_CH(I) CNTRL	MCSPI_CH(I) CONF	MCSPI_CH(I) CONF	$F_{ratio}$	MCSPI_CH(I) CONF	MCSPI_CH(I) CONF	Thigh (ns)	Tlow (ns)	Tperiod (ns)	Duty Cycle	Fout (MHz)
EXTCLK	CLKD	CLKG		PHA	POL					
X	0	0	1	X	X	10.4	10.4	20.8	50-50	48
X	1	0	2	X	X	20.8	20.8	41.6	50-50	24
X	2	0	4	X	X	41.6	41.6	83.2	50-50	12
X	3	0	8	X	X	83.2	83.2	166.4	50-50	6
0	0	1	1	X	X	10.4	10.4	20.8	50-50	48
0	1	1	2	X	X	20.8	20.8	41.6	50-50	24
0	2	1	3	1	0	31.2	31.2	62.4	50-50	16
0	2	1	3	1	1	31.2	31.2	62.4	50-50	16
0	3	1	4	X	X	41.6	41.6	83.2	50-50	12
5	0	1	81	1	0	842.4	842.4	1684.8	50-50	0.592
5	7	1	88	X	X	915.2	915.2	1830.4	50-50	0.545

### 21.2.3.10 FIFO Buffer Management (Optional USEFIFO = 1)

The SPI controller has a built-in FFNBYTE bytes buffer in order to unload DMA or interrupt handler and improve data throughput. The instantiation of this Buffer is optional it depends on a generic parameter USEFIFO, the FIFO is instantiated when it is set to 1. Allowed FIFO depth up to 64 bytes is supported and is defined by generic parameter FFNBYTE. When the FIFO is not instantiated writes in registers MCSPI\_XFERLEVEL, MCSPI\_CH(I)CONF[FFER] and MCSPI\_CH(I)CONF[FFEW] have no functional effect, nevertheless read back is allowed to check written value.

This buffer can be used by only one channel at once and is selected by setting MCSPI\_CH(I)CONF[FFER] or MCSPI\_CH(I)CONF[FFEW] to 1.

If several channel are selected and several FIFO enable bit fields set to 1, the controller forces buffer not to be used, it is the responsibility of the driver to set only one FIFO enable bit field.

The buffer can be used in the modes defined:

- Master or Slave mode.
- Transmit only, Receive only or Transmit/Receive mode.
- Single channel or turbo mode, or in normal round robin mode. In round robin mode the buffer is used by only one channel.
- Every word length MCSPI\_CH(I)CONF[WL] are supported.

Two levels AEL and AFL located in MCSPI\_XFERLEVEL register rule the buffer management. The granularity of these levels is one byte, then it is not aligned with SPI word length. It is the responsibility of the driver to set these values as a multiple of SPI word length defined in MCSPI\_CH(I)CONF[WL]. The number of byte written in the FIFO depends on word length (see [Table 21-6](#)).

**Table 21-6. FIFO Writes, Word Length Relationship**


	SPI Word Length WL		
	$3 \leq WL \leq 7$	$8 \leq WL \leq 15$	$16 \leq WL \leq 31$
Number of byte written in the FIFO	1 byte	2 bytes	4 byte

#### 21.2.3.10.1 Split FIFO

The FIFO can be split into two parts when the module is configured in transmit/receive mode MCSPI\_CH(I)CONF[TRM] is cleared to 0 and MCSPI\_CH(I)CONF[FFER] and MCSPI\_CH(I)CONF[FFEW] asserted. Then system can access a FFNBYTE/2 byte depth FIFO per direction.


The FIFO buffer pointers are reset when the corresponding channel is enabled or FIFO configuration changes.

Figure 21-12. Transmit/Receive Mode With No FIFO Used




Configuration:  
 MCSPI\_CH(i)CONF[TRM] = 0 (Transmit/receive mode)  
 MCSPI\_CH(i)CONF[FFER] = 0 (FIFO disabled on receive path)  
 MCSPI\_CH(i)CONF[FEW] = 0 (FIFO disabled on transmit path)

Figure 21-13. Transmit/Receive Mode With Only Receive FIFO Enabled




Configuration:  
 MCSPI\_CH(i)CONF[TRM] = 0 (Transmit/receive mode)  
 MCSPI\_CH(i)CONF[FFER] = 1 (FIFO enabled on receive path)  
 MCSPI\_CH(i)CONF[FEW] = 0 (FIFO disabled on transmit path)

Figure 21-14. Transmit/Receive Mode With Only Transmit FIFO Used




Configuration:  
 MCSPI\_CH(i)CONF[TRM] = 0 (Transmit/receive mode)  
 MCSPI\_CH(i)CONF[FFER] = 0 (FIFO disabled on receive path)  
 MCSPI\_CH(i)CONF[FFEW] = 1 (FIFO enabled on transmit path)

Figure 21-15. Transmit/Receive Mode With Both FIFO Direction Used




Configuration:  
 MCSPI\_CH(i)CONF[TRM] = 0 (Transmit/receive mode)  
 MCSPI\_CH(i)CONF[FFER] = 1 (FIFO enabled on receive path)  
 MCSPI\_CH(i)CONF[FFEW] = 0 (FIFO disabled on transmit path)

Figure 21-16. Transmit-Only Mode With FIFO Used



Configuration:  
 MCSPI\_CH(i)CONF[TRM] = 2h (Transmit-only mode)  
 MCSPI\_CH(i)CONF[FFER] = 1 (FIFO enabled on transmit path)  
 MCSPI\_CH(i)CONF[FFEW] (not applicable)

Figure 21-17. Receive-Only Mode With FIFO Used



Configuration:  
 MCSPI\_CH(i)CONF[TRM] = 1 (Receive-only mode)  
 MCSPI\_CH(i)CONF[FFER] = 1 (FIFO enabled on receive path)  
 MCSPI\_CH(i)CONF[FFEW] (not applicable)

### 21.2.3.10.2 Buffer Almost Full


The bit field `MCSPi_XFERLEVEL[AFL]` is needed when the buffer is used to receive SPI word from a slave (`MCSPi_CH(I)CONF[FFER]` must be set to 1) and register width depends on the generic parameter `FFNBYTE` value. It defines the almost full buffer status.

When FIFO pointer reaches this level, an interrupt or a DMA request is sent to the CPU to enable the system to read `AFL + 1` bytes from receive register. Be careful, `AFL + 1` must correspond to a multiple value of `MCSPi_CH(I)CONF[WL]`.

When DMA is used, the request is de-asserted after the first receive register read.

No new request will be asserted again as long as system has not performed the right number of read accesses.

**Figure 21-18. Buffer Almost Full Level (AFL)**



\* non-DMA mode only. In DMA mode, the DMA RX request is asserted to its active level under identical conditions.

---

**NOTE:** `SPI_IRQSTATUS` register bits are not available in DMA mode. In DMA mode, the `SPIm_DMA_RXn` request is asserted on the same conditions than the `SPI_IRQSTATUS RXn_FULL` flag.

---


### 21.2.3.10.3 Buffer Almost Empty

The bit field MCSPI\_XFERLEVEL[AEL] is needed when the buffer is used to transmit SPI word to a slave (MCSPI\_CH(I)CONF[FFEW] bit must be set to 1) and register width depends on the generic parameter FFBYTE value. It defines the almost empty buffer status.

When FIFO pointer has not reached this level, an interrupt or a DMA request is sent to the CPU to enable the system to write AEL + 1 bytes to transmit register. Be careful, AEL + 1 must correspond to a multiple value of MCSPI\_CH(I)CONF[WL].

When DMA is used, the request is de-asserted after the first transmit register write.

No new request will be asserted again as long as system has not performed the right number of write accesses.



### 21.2.3.10.4 End of Transfer Management

When the FIFO buffer is enabled for a channel, the user shall previously configure the MCSPI\_XFERLEVEL register the AEL and AFL levels and especially the WCNT bit field to define the number of Spi word to be transferred using the FIFO before enabling the channel.

This counter allows the controller to stop the transfer correctly after a defined number of Spi word transfer. If WNCT is cleared to 0, the counter is not used and the user must stop the transfer manually by disabling the channel, in this case the user doesn't know how many SPI transfers have been done. For receive transfer, software shall poll the corresponding FFE bit field and read the Receive register to empty the FIFO buffer.

When End Of Word count interrupt is generated, the user can disable the channel and poll on MCSPI\_CH(I)STAT[FFE] register to know if SPI word is still there in FIFO buffer and read last words.

---

**NOTE:** If the FIFO buffer is enabled, the module is configured to use the WCNT feature in the master mode, and the software uses the TX\_EMPTY interrupt to load data into the FIFO, then the WCNT value must be a multiple of the Almost Empty Level (AEL).

---

### 21.2.3.10.5 Multiple SPI Word Access

The CPU has the ability to perform multiple SPI word access to the receive or transmit registers within a single 32-bit OCP access by setting the bit field MCSPI\_MODULCTRL[MOA] to 1 under specific conditions:

- The channel selected has the FIFO enable.
- Only FIFO sense enabled support the kind of access.
- The bit field MCSPI\_MODULCTRL[MOA] is set to 1.
- Only 32-bit OCP access and data width can be performed to receive or transmit registers, for other

kind of access the CPU must de-assert MCSPI\_MODULCTRL[MOA] bit fields.

- The Level MCSPI\_XFERLEVEL[AEL] and MCSPI\_XFERLEVEL[AFL] must be 32-bit aligned, it means that  $AEL[0] = AEL[1] = 1$  or  $AFL[0] = AFL[1] = 1$ .
- If MCSPI\_XFERLEVEL[WCNT] is used it must be configured according to SPI word length.
- The word length of SPI words allows to perform multiple SPI access, that means that  $MCSPI\_CH(l)CONF[WL] < 16$


Number of SPI word access depending on SPI word length:

- $3 \leq WL \leq 7$ , SPI word length smaller or equal to byte length, four SPI words accessed per 32-bit OCP read/write. If word count is used (MCSPI\_XFERLEVEL[WCNT]), set the bit field to  $WCNT[0] = WCNT[1] = 0$
- $8 \leq WL \leq 15$ , SPI word length greater than byte or equal to 16-bit length, two SPI words accessed per 32-bit OCP read/write. If word count is used (MCSPI\_XFERLEVEL[WCNT]), set the bit field to  $WCNT[0] = 0$
- $16 \leq WL$  multiple SPI word access not applicable.

### 21.2.3.11 First SPI Word Delayed

The SPI controller has the ability to delay the first SPI word transfer to give time for system to complete some parallel processes or fill the FIFO in order to improve transfer bandwidth. This delay is applied only on first SPI word after SPI channel enabled and first write in Transmit register. It is based on output clock frequency.

This option is meaningful in master mode and single channel mode MCSPI\_MODULECTRL[SINGLE] asserted.



Few delay values are available: No delay, 4/8/16/32 SPI cycles.

Its accuracy is half cycle in clock bypass mode and depends on clock polarity and phase.




### 21.2.3.12 3-Pin or 4-Pin Mode

External SPI bus interface can be configured to use a restricted set of pin using the bit field MCSPI\_MODULECTRL[1] PIN34 and depending on targeted application:

- If MCSPI\_MODULECTRL[34] is cleared to 0 (default value), the controller is in 4-pin mode using the SPI pins: SPI\_SCLK, SPI\_D[0], SPI\_D[1], and SPI\_SCS[n].
- If MCSPI\_MODULECTRL[34] is set to 1, the controller is in 3-pin mode using the SPI pins: SPI\_SCLK, SPI\_D[0], and SPI\_D[1].

In this mode it is mandatory to put the controller in single channel master mode (MCSPI\_MODULECTRL[SINGLE] asserted) and to connect only one SPI device on the bus.

Figure 21-21. 3-Pin Mode System Overview



In 3-pin mode all options related to chip select management are useless:

- MCSPI\_CHxCONF[EPOL]
- MCSPI\_CHxCONF[TCS0]
- MCSPI\_CHxCONF[FORCE]

The chip select pin  $\overline{\text{SPI\_SCS}}[n]$  is forced to 0 in this mode.

### 21.2.4 Slave Mode

SPI is in slave mode when the bit MS of the register MCSPI\_MODULCTRL is set.

In slave mode, SPI can be connected to up to 4 external SPI master devices. SPI handles transactions with a single SPI master device at a time.

In slave mode, SPI initiates data transfer on the data lines (SPI\_D[1:0]) when it receives an SPI clock (SPI\_SCLK) from the external SPI master device.

The controller is able to work with or without a chip select  $\overline{\text{SPI\_SCS}}[n]$  depending on MCSPI\_MODULCTRL[1] PIN34 bit setting. It also support transfers without dead cycle between two successive words.

#### 21.2.4.1 Dedicated Resources

In slave mode, enabling a channel that is not channel 0 has no effect. Only channel 0 can be enabled. The channel 0, in slave mode has the following resources:

- Its own channel enable, programmable with the bit EN of the register MCSPI\_CH0CTRL. This channel should be enabled before transmission and reception. Disabling the channel, outside data word transmission, remains under user responsibility.
- Any of the 4 ports  $\overline{\text{SPI\_SCS}}[3:0]$  can be used as a slave SPI device enable. This is programmable with the SPIENSLV bits of the register MCSPI\_CH0CONF.
- Its own transmitter register MCSPI\_TX on top of the common shift register. If the transmitter register is empty, the status bit TXS of the register MCSPI\_CH0STAT is set. When SPI is selected by an external master (active signal on the  $\overline{\text{SPI\_SCS}}[n]$  port assigned to channel 0), the transmitter register content of channel0 is always loaded in shift register whether it has been updated or not. The transmitter register should be loaded before SPI is selected by a master.
- Its own receiver register MCSPI\_RX on top of the common shift register. If the receiver register is full, the status bit RXS of the register MCSPI\_CH0STAT is set.

---

**NOTE:** The transmitter register and receiver registers of the other channels are not used. Read from or Write in the registers of a channel that is not channel 0 has no effect.

---

- Its own communication configuration with the following parameters via the register MCSPI\_CH0CONF:
  - Transmit/Receive modes, programmable with the bit TRM.
  - Interface mode (Two data pins or Single data pin) and data pins assignment, both programmable with the bits IS and DPE.
  - SPI word length, programmable with the bits WL.
  - $\overline{\text{SPI\_SCS}}[n]$  polarity, programmable with the bit EPOL.
  - SPI\_SCLK polarity, programmable with the bit POL.
  - SPI\_SCLK phase, programmable with the bit PHA.
  - Use a FIFO buffer or not, programmable with FFER and FFEW, depending on transfer mode TRM.

The SPI\_SCLK frequency of a transfer is controlled by the external SPI master connected to SPI. The bits CLKD0 of the register 0CONF are not used in slave mode.

---


**NOTE:** The configuration of the channel can be loaded in the 0CONF register only when the channel is disabled.

---

- Two DMA requests events, read and write, to synchronize read/write accesses of the DMA controller with the activity of SPI. The DMA requests are enabled with the bits DMAR and DMAW of the register 0CONF.
- Four interrupts events.

Figure 21-22 shows an example of four slaves wired on a single master device.

Figure 21-22. Example of SPI Slave with One Master and Multiple Slave Devices on Channel 0



### 21.2.4.2 Interrupt Events in Slave Mode

The interrupt events related to the transmitter register state are TX\_empty and TX\_underflow. The interrupt events related to the receiver register state are RX\_full and RX\_overflow.

#### 21.2.4.2.1 TX\_EMPTY

The event TX\_empty is activated when the channel is enabled and its transmitter register becomes empty. Enabling channel automatically raises this event. When FIFO buffer is enabled (MCSPi\_CH(l)CONF[FFEW] set to 1), the TX\_empty is asserted as soon as there is enough space in buffer to write a number of byte defined by MCSPi\_XFERLEVEL[AEL].

Transmitter register must be load to remove source of interrupt and TX\_empty interrupt status bit must be cleared for interrupt line de-assertion (if event enable as interrupt source).

When FIFO is enabled, no new TX\_empty event will be asserted as soon as Local Host has not performed the number of write into transmitter register defined by MCSPi\_XFERLEVEL[AEL]. It is the responsibility of Local Host to perform the right number of writes.

#### 21.2.4.2.2 TX\_UNDERFLOW

The event TX\_underflow is activated when channel is enabled and if the transmitter register or FIFO (if use of buffer is enabled) is empty (not updated with new data) when an external master device starts a data transfer with SPI (transmit and receive).

When FIFO is enabled the data emitted while underflow event is raised is not the last data written in the FIFO.

The TX\_underflow indicates an error (data loss) in slave mode.

To avoid having TX\_underflow event at the beginning of a transmission, the event TX\_underflow is not activated when no data has been loaded into the transmitter register since channel has been enabled.

TX\_underflow interrupt status bit must be cleared for interrupt line de-assertion (if event enable as interrupt source).

#### 21.2.4.2.3 RX\_FULL

The event RX\_full is activated when channel is enabled and receiver becomes filled (transient event). When FIFO buffer is enabled (MCSPI\_CH(I)CONF[FFER] set to 1), the RX\_full is asserted as soon as there is a number of bytes holds in buffer to read defined by MCSPI\_XFERLEVEL[AFL].

Receiver register must be read to remove source of interrupt and RX\_full interrupt status bit must be cleared for interrupt line de-assertion (if event enable as interrupt source).

When FIFO is enabled, no new RX\_full event will be asserted as soon as Local Host has not performed the number of read into receive register defined by MCSPI\_XFERLEVEL[AFL]. It is the responsibility of Local Host to perform the right number of reads.

#### 21.2.4.2.4 RX\_OVERFLOW

The RX0\_OVERFLOW event is activated in slave mode in either transmit-and-receive or receive-only mode, when a channel is enabled and the SPI\_RX $n$  register or FIFO is full when a new SPI word is received. The SPI\_RX $n$  register is always overwritten with the new SPI word. If the FIFO is enabled data within the FIFO are overwritten, it must be considered as corrupted. The RX0\_OVERFLOW event should not appear in slave mode using the FIFO.

The RX0\_OVERFLOW indicates an error (data loss) in slave mode.

The SPI\_IRQSTATUS[3] RX0\_OVERFLOW interrupt status bit must be cleared for interrupt line deassertion (if the event is enabled as the interrupt source).

#### 21.2.4.2.5 End of Word Count

The event EOW (End Of Word count) is activated when channel is enabled and configured to use the built-in FIFO. This interrupt is raised when the controller had performed the number of transfer defined in MCSPI\_XFERLEVEL[WCNT] register. If the value was programmed to 0000h, the counter is not enabled and this interrupt is not generated.

The End of Word count interrupt also indicates that the SPI transfer is halt on channel using the FIFO buffer as soon as MCSPI\_XFERLEVEL[WCNT] is not reloaded and channel re-enabled.

End of Word interrupt status bit must be cleared for interrupt line de-assertion (if event enable as interrupt source).

#### 21.2.4.3 Slave Transmit-and-Receive Mode

The slave transmit and receive mode is programmable (bits TRM cleared to 0 in the register MCSPI\_CH(I)CONF).

After the channel is enabled, transmission and reception proceed with interrupt and DMA request events.

In slave transmit and receive mode, transmitter register should be loaded before SPI is selected by an external SPI master device.

Transmitter register or FIFO (if use of buffer enabled) content is always loaded in shift register whether it has been updated or not. The event TX\_underflow is activated accordingly, and does not prevent transmission.

On completion of SPI word transfer (bit EOT of the register MCSPI\_CH(I)STAT is set) the received data is transferred to the channel receive register. This bit is meaningless when using the Buffer for this channel.

The built-in FIFO is available in this mode and can be configured in one data direction Transmit or Receive, then the FIFO is seen as a unique FFNBYTE bytes buffer, or it can also be configured in both data direction Transmit and Receive, then the FIFO is split into two separate FFNBYTE/2 bytes buffer with their own address space management, in this last case the definition of AEL and AFL levels is based on FFNBYTE bytes and is under Local Host responsibility.

#### 21.2.4.4 Slave Receive-Only Mode

The slave receive mode is programmable (bits TRM set to 01 in the register (I)CONF).

In receive only mode, the Transmitter register should be loaded before SPI is selected by an external SPI master device. Transmitter register or FIFO (if use of buffer enabled) content is always loaded in shift register whether it has been updated or not. The event TX\_underflow is activated accordingly, and does not prevent transmission.


When an SPI word transfer completes (the SPI<sub>m</sub>.SPI\_CH<sub>n</sub>STAT0[2] EOT bit (with *n* = 0) is set to 1), the received data is transferred to the channel receive register.

To use SPI as a slave receive only device with MCSPI\_CH(I)CONF[TRM] = 00, the user has the responsibility of the inhibition of the TX\_empty and TX\_underflow interrupts and DMA write requests due to the transmitter register state.

On completion of SPI word transfer (bit EOT of the register MCSPI\_CH(I)STAT is set) the received data is transferred to the channel receive register. This bit is meaningless when using the Buffer for this channel. The built-in FIFO is available in this mode and can be configured with FFER bit field in the MCSPI\_CH(I)CONF register, then the FIFO is seen as a unique FFNBYTE bytes buffer.

Figure 21-23 shows an example of a half-duplex system with a master device on the left and a receive-only slave device on the right. Each time a bit transfers out from the master, 1 bit transfers in from the slave. After eight cycles of the serial clock spim\_clk, Word A transfers from the master to the slave.

Figure 21-23. SPI Half-Duplex Transmission (Receive-Only Slave)



### 21.2.4.5 Slave Transmit-Only Mode

The slave transmit only mode is programmable (TRM bit set to 10 in the register MCSPI\_CH(I)CONF). This mode avoids the CPU to read the receiver register (minimizing data movement) when only transmission is meaningful.


To use SPI as a slave transmit only device with (I)CONF[TRM] = 00, the user should inhibit the RX\_full and RX\_overflow interrupts and DMA read requests due to the receiver register state.

On completion of SPI word transfer the bit EOT of the register MCSPI\_CH(I)STAT is set. This bit is meaningless when using the buffer for this channel.

The built-in FIFO is available in this mode and can be configured with FFER bit field in the MCSPI\_CH(I)CONF register, then the FIFO is seen as a unique FFNBYTE bytes buffer.

Figure 21-24 shows a half-duplex system with a master device on the left and a transmit-only slave device on the right. Each time a bit transfers out from the slave device, 1 bit transfers in the master. After eight cycles of the serial clock spim\_clk, WordB transfers from the slave to the master.

**Figure 21-24. SPI Half-Duplex Transmission (Transmit-Only Slave)**



### 21.2.5 Interrupts

According to its transmitter register state and its receiver register state each channel can issue interrupt events if they are enabled.

The interrupt events are listed in the [Section 21.2.3.2](#) and in [Section 21.2.4.2](#).

Each interrupt event has a status bit, in the MCSPI\_IRQSTATUS register, which indicates service is required, and an interrupt enable bit, in the MCSPI\_IRQENABLE register, which enables the status to generate hardware interrupt requests.

When an interrupt occurs and later a mask is applied on it (IRQENABLE), the interrupt line is not asserted again even if the interrupt source has not been serviced.

SPI supports interrupt driven operation and polling.

### 21.2.5.1 Interrupt-Driven Operation

Alternatively, an interrupt enable bit, in the MCSPI\_IRQENABLE register, can be set to enable each of the events to generate interrupt requests when the corresponding event occurs. Status bits are automatically set by hardware logic conditions.

When an event occurs (the single interrupt line is asserted), the CPU must:

- Read the MCSPI\_IRQSTATUS register to identify which event occurred,
- Read the receiver register that corresponds to the event, to remove the source of an RX\_full event, or Write into the transmitter register that corresponds to the event, to remove the source of a TX\_empty event. No action is needed to remove the source of the events TX\_underflow and RX\_overflow.
- Write a 1 into the corresponding bit of MCSPI\_IRQSTATUS register to clear the interrupt status, and release the interrupt line.

The interrupt status bit should always be reset after channel enabling and before event are enabled as interrupt source.

### 21.2.5.2 Polling

When the interrupt capability of an event is disabled in the MCSPI\_IRQENABLE register, the interrupt line is not asserted and:

- The status bits in the MCSPI\_IRQSTATUS register can be polled by software to detect when the corresponding event occurs.
- Once the expected event occurs, CPU must: Read the receiver register that corresponds to the event, to remove the source of an RX\_full event, or write into the transmitter register that corresponds to the event, to remove the source of a TX\_empty event. No action is needed to remove the source of the events TX\_underflow and RX\_overflow.
- Writing a 1 into the corresponding bit of MCSPI\_IRQSTATUS register clears the interrupt status and does not affect the interrupt line state.

## 21.2.6 DMA Requests

SPI can be interfaced with a DMA controller. At system level, the advantage is to discharge the local host of the data transfers.

According to its transmitter register state, its receiver register state or FIFO level (if use of buffer for the channel) each channel can issue DMA requests if they are enabled.

The DMA requests need to be disabled in order to get TX and RX interrupts, in order to define either the end of the transfer or the transfer of the last words for the modes listed below:

- Master Transmit On
- Master normal receive only mode
- Master turbo receive only mode
- Slave Transmit Only

There are 2 DMA request lines per channel. The management of DMA requests differ according to use of FIFO buffer or not:

### 21.2.6.1 FIFO Buffer Disabled

The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel. DMA Read request can be individually masked with the bit DMAR of the register MCSPI\_CH(I)CONF. The DMA Read request line is de-asserted (OCP compliant) on read completion of the receive register of the channel.

The DMA Write request line is asserted when the channel is enabled and the transmitter register of the channel is empty. DMA Write request can be individually masked with the bit DMAW of the register MCSPI\_CH(I)CONF. The DMA Write request line is deasserted (OCP compliant) on load completion of the transmitter register of the channel.



Only one SPI word can be transmitted/received per OCP bus access to write/read the transmit or receive register.

### 21.2.6.2 FIFO Buffer Enabled

The DMA Read request line is asserted when the channel is enabled and a number of bytes defined in MCSPI\_XFERLEVEL[AFL] bit field is hold in FIFO buffer for the receive register of the channel. DMA Read request can be individually masked with the bit DMAR of the register MCSPI\_CH(I)CONF. The DMA Read request line is de-asserted (OCP compliant) on the first SPI word read completion of the receive register of the channel. No new DMA request will be asserted again as soon as user has not performed the right number of read accesses defined by MCSPI\_XFERLEVEL[AFL] it is under user responsibility.

The DMA Write request line is asserted when the channel is enabled and the number of bytes hold in FIFO buffer is below the level defined by the MCSPI\_XFERLEVEL[AEL] bit field. DMA Write request can be individually masked with the bit DMAW of the register MCSPI\_CH(I)CONF. The DMA Write request line is de-asserted (OCP compliant) on load completion of the first SPI word in the transmitter register of the channel. No new DMA request will be asserted again as soon as user has not performed the right number of write accesses defined by MCSPI\_XFERLEVEL[AEL] it is under user responsibility.

Only one SPI word can be transmitted/received per OCP bus access to write/read the transmit or receive FIFO.

### 21.2.6.3 DMA 256 Bit Aligned Addresses

The controller has two registers, MCSPI\_DAFTX and MCSPI\_DAFRX, used only with an enabled channel that manages the FIFO to be compliant the a DMA handler providing only 256-bit aligned addresses.

This features is activated when the bit field MCSPI\_MODULCTRL[8] FDAA is set to 1 and only one enabled channel has its bit field MCSPI\_CH(I)CONF[27] FFE(I)W or MCSPI\_CH(I)CONF[28] FFE(I)R enabled.

In this case, the registers MCSPI\_TX(I) and MCSPI\_RX(I) are not used and data are managed through registers MCSPI\_DAFTX and MCSPI\_DAFRX.

### 21.2.7 Emulation Mode

The MReqDebug input differentiates a regular access of a processor (application access), from an emulator access.

Application access: MReqDebug = 0

In functional mode, the consequences of a read of a receiver register MCSPI\_RX(i) are the following:

- The source of an RXi\_Full event in the MCSPI\_IRQSTATUS register is removed, if it was enabled in the MCSPI\_IRQENABLE register.
- The RXiS status bit in the MCSPI\_IRQSTATUS register is cleared.
- In master mode, depending on the round robin arbitration, and the transmitter register state, the channel may access to the shift register for transmission/reception.

Emulator access: MReqDebug = 1

In emulation mode, SPI behavior is the same as in functional mode but a read of a receiver register MCSPI\_RX(i) is not intrusive:

- MCSPI\_RX(i) is still considered as not read. When the FIFO buffer is enabled, pointers are not updated.
- The source of an RXi\_Full event in the MCSPI\_IRQSTATUS register is not removed. The RXiS status bit in the MCSPI\_CH(i)STAT register is held steady.

In emulation mode, as in functional mode, based on the ongoing data transfers, the status bits of the MCSPI\_CH(i)STAT register may be optionally updated, the interrupt and DMA request lines may be optionally asserted.



## 21.2.8 Power Saving Management

Independently of the module operational modes (Transmit and/or Receive), two modes of operations are defined from a power management perspective: normal and idle modes.

The two modes are temporally fully exclusive.

SPI is compliant with the profile “IdleReq / SIdleAck / Swakeup” in the Idle mode.

### 21.2.8.1 Normal Mode

Both the OCP clock and SPI clock (CLKSPIREF) provided to SPI must be active for both master and slave modes. The auto-gating of the module OCP clock and SPI clock occurs when the following conditions are met:

- The bit Autoidle of the register MCSPI\_SYSCONFIG is set.
- In master mode, there is no data to transmit or receive in all channels.
- In slave mode, the SPI is not selected by the external SPI master device and no OCP accesses.

Autogating of the module OCP clock and SPI clock stops when the following conditions are met:

- In master mode, an OCP access occurs.
- In slave mode, an OCP access occurs or SPI is selected by an external SPI master device.

### 21.2.8.2 Idle Mode

The OCP clock and SPI clock provided to SPI may be switched off on system power manager request and switched back on module request.

SPI is compliant with the power management handshaking protocol: idle request from the system power manager, idle acknowledgment from SPI.

The idle acknowledgment in response to an idle request from the system power manager varies according to a programmable mode in the MCSPI\_SYSCONFIG register: No idle mode, force idle mode, and smart idle mode.

- When programmed for no idle mode (the bit SIdleMode of the register MCSPI\_SYSCONFIG is set to 01), the module ignores the system power manager request, and behaves normally, as if the request was not asserted.
- When programmed for smart idle mode (the bit SIdleMode of the register MCSPI\_SYSCONFIG is set to 10), the module acknowledges the system power manager request according to its internal state.
- When programmed for force idle mode (the bit SIdleMode of the register MCSPI\_SYSCONFIG is cleared to 00), the module acknowledges the system power manager request unconditionally.

The OCP clock will be optionally switched off, during the smart idle mode period, if the bit ClockActivity of the register MCSPI\_SYSCONFIG is set.

The SPI clock will be optionally switched off, during the smart idle mode period, if the second bit ClockActivity of the register MCSPI\_SYSCONFIG is set.

SPI assumes that both clocks may be switched off whatever the value set in the field ClockActivity of the register MCSPI\_SYSCONFIG.

#### 21.2.8.2.1 Transitions from Normal Mode to Smart-Idle Mode

The module detects an idle request when the synchronous signal IdleReq is asserted.

When IdleReq is asserted, any access to the module will generate an error as long as the OCP clock is alive.

When configured as a slave device, SPI responds to the idle request by asserting the SIdleAck signal (idle acknowledgement) only after completion of the current transfer (SPI\_SCS[n]) slave selection signal deasserted by the external master) and if interrupt or DMA request lines are not asserted.

As a master device, SPI responds to the idle request by asserting the SIdleAck signal (idle acknowledgement) only after completion of all the channel data transfers and if interrupt or DMA request lines are not asserted.

As long as SIdleAck is not asserted, if an event occurs, the module can still generate an interrupt or a DMA request after IdleReq assertion. In this case, the module ignores the idle request and SIdleAck will not get asserted: The system power manager will abort the power mode transition procedure. It is then the responsibility of the system to de-assert IdleReq before attempting to access the module.

When SIdleAck is asserted, the module does not assert any new interrupt or DMA request.

#### **21.2.8.2.2 Transition From Smart-Idle Mode to Normal mode**

SPI detects the end of the idle period when the idle request signal (IdleReq) is deasserted.

Upon IdleReq de-assertion, the module switches back to normal mode and de-asserts SIdleAck signal. The module is fully operational.

#### **21.2.8.2.3 Force-Idle Mode**

Force-idle mode is enabled as follows:

- The bit SIdleMode of the register MCSPI\_SYSCONFIG is cleared to 00 (Force Idle).  
The force idle mode is an idle mode where SPI responds unconditionally to the idle request by asserting the SIdleAck signal and by deasserting unconditionally the interrupt and DMA request lines if asserted.

The transition from normal mode to idle mode does not affect the interrupt event bits of the MCSPI\_IRQSTATUS register.

In force-idle mode, the module is supposed to be disabled at that time, so the interrupt and DMA request lines are likely deasserted. OCP clock and SPI clock provided to SPI can be switched off.

An idle request during an SPI data transfer can lead to an unexpected and unpredictable result, and is under software responsibility.

Any access to the module in force idle mode will generate an error as long as the OCP clock is alive and IdleReq is asserted.

The module exits the force idle mode when:

- The idle request signal (IdleReq) is de-asserted.  
Upon IdleReq de-assertion, the module switches back to normal mode and de-asserts SIdleAck signal. The module is fully operational. The interrupt and DMA request lines are optionally asserted a clock cycle later.

### **21.2.9 System Test Mode**

SPI is in system test mode (SYSTEST) when the bit System\_Test of the register MCSPI\_MODULCTRL is set.

The SYSTEST mode is used to check in a very simple manner the correctness of the system interconnect either internally to interrupt handler, or power manager, or externally to SPI I/Os.

I/O verification can be performed in SYSTEST mode by toggling the outputs and capturing the logic state of the inputs. (See MCSPI\_SYST register definition in [Section 21.3.10](#))

## 21.2.10 Reset

### 21.2.10.1 Internal Reset Monitoring

The module is reset by the hardware when an active-low reset signal, synchronous to the OCP interface clock is asserted on the input pin RESETN.

This hardware reset signal has a global reset action on the module. All configuration registers and all state machines are reset, in all clock domains.

Additionally, the module can be reset by software through the bit SoftReset of the register MCSPI\_SYSCONFIG. This bit has exactly the same action on the module logic as the hardware RESETN signal. The register MCSPI\_SYSCONFIG is not sensitive to software reset. The SoftReset control bit is active high. The bit is automatically reset to 0 by the hardware.

A global ResetDone status bit is provided in the status register MCSPI\_SYSSTATUS. This bit is set to 1 when all the different clock domains resets (OCP domain and SPI domains) have been released (logical AND).

The global ResetDone status bit can be monitored by the software to check if the module is ready-to-use following a reset (either hardware or software).

The clock CLKSPIREF must be provided to the module, in order to allow the ResetDone status bit to be set.

When used in slave mode, the clock CLKSPIREF is needed only during the reset phase. The clock CLKSPIREF can be switched off after the ResetDone status is set.

### 21.2.10.2 Reset values of registers

The reset values of registers and signals are described in [Section 21.3](#).

### 21.2.11 Access to Data Registers

This section details the supported data accesses (read or write) from/to the data receiver registers MCSPI\_RX(i) and data transmitter registers MCSPI\_TX(i).

Supported access:

SPI supports only one SPI word per register (receiver or transmitter) and does not support successive 8-bit or 16-bit accesses for a single SPI word.

The SPI word received is always right justified on LSB of the 32-bit register MCSPI\_RX(i), and the SPI word to transmit is always right justified on LSB of the 32-bit register MCSPI\_TX(i).

The upper bits, above SPI word length, are ignored and the content of the data registers is not reset between the SPI data transfers.

The coherence between the number of bits of the SPI Word, the number of bits of the access and the enabled byte remains under the user's responsibility. Only aligned accesses are supported.

In Master mode, data should not be written in the transmit register when the channel is disabled.

## 21.2.12 Programming Aid

### 21.2.12.1 Module Initialization

- Hard or soft reset.
- Read MCSPI\_SYSSTATUS.
- Check if reset is done.
- Module configuration: (a) Write into MCSPI\_MODULCTRL (b) Write into MCSPI\_SYSCONFIG.
- Before the ResetDone bit is set, the clocks CLK and CLKSPIREF must be provided to the module.
- To avoid hazardous behavior, it is advised to reset the module before changing from MASTER mode to SLAVE mode or from SLAVE mode to MASTER mode.

### 21.2.12.2 SPI Operational Modes Configuration

The selection of the working mode is done through the MCSPI\_CHxCONF register (where x = 0, 1, 2 and 3). [Table 21-7](#) through [Table 21-9](#) list the possible operating modes and their configurations.

**Table 21-7. SPI Receive Mode Initialization**

Step	Register/Bit Field/Programming Model	Value
Set receive mode.	MCSPI_CHxCONF[13:12] TRM	0x1
Set the word length.	MCSPI_CHxCONF[11:7] WL	0x8
Clock initialization and channel enabling	MCSPI_MODULCTRL[2] MS MCSPI_CHxCTRL[0] EN	0x0 0x1
Channels activated low during active state	MCSPI_CHxCONF[6] EPOL	0x1
Clock held high during active state	MCSPI_CHxCONF[1] POL	0x0
Data latched on odd-numbered edges of the SPI clock	MCSPI_CHxCONF[0] PHA	0x0
Reset the status bits.	MCSPI_IRQSTATUS	0x0

**Table 21-8. SPI Transmit Mode Initialization**

Step	Register/Bit Field/Programming Model	Value
Set transmit mode.	MCSPI_CHxCONF[13:12] TRM	0x2
Set the word length.	MCSPI_CHxCONF[11:7] WL	0x8
Clock initialization and channel enabling	MCSPI_MODULCTRL[2] MS MCSPI_CHxCTRL[0] EN	0x0 0x1
Channels activated low during active state	MCSPI_CHxCONF[6] EPOL	0x1
Clock held high during active state	MCSPI_CHxCONF[1] POL	0x0
Data latched on odd-numbered edges of the SPI clock	MCSPI_CHxCONF[0] PHA	0x0
Reset the status bits.	MCSPI_IRQSTATUS	0x0

**Table 21-9. SPI Transmit-and-Receive Mode Initialization**

Step	Register/Bit Field/Programming Model	Value
Set transmit and receive mode.	MCSPI_CHxCONF[13:12] TRM	0x0
Set the word length.	MCSPI_CHxCONF[11:7] WL	0x8
Clock initialization and channel enabling	MCSPI_MODULCTRL[2] MS MCSPI_CHxCTRL[0] EN	0x0 0x1
Channels activated low during active state	MCSPI_CHxCONF[6] EPOL	0x1
Clock held high during active state	MCSPI_CHxCONF[1] POL	0x0
Data latched on odd-numbered edges of the SPI clock	MCSPI_CHxCONF[0] PHA	0x0

**Table 21-9. SPI Transmit-and-Receive Mode Initialization (continued)**

Step	Register/Bit Field/Programming Model	Value
Reset the status bits.	MCSPi_IRQSTATUS	0x0

### 21.2.12.2.1 Common Transfer Procedures Without FIFO – Polling Method

#### 21.2.12.2.1.1 Receive-Only Procedure – Polling Method

Table 21-10 lists the receive-only procedure using the polling method. The SPI is acting as slave.

**Table 21-10. Receive-Only Procedure – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode	See Table 21-7.	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until receive register is full?	MCSPi_RXx	= 0x1
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0

#### 21.2.12.2.1.2 Receive-Only Procedure – Interrupt Method

Table 21-11 lists the receive-only procedure using the interrupt method. The SPI is acting as slave. Channel 0 is used. For the rest channels (1, 2 and 3) the same logic applies.

**Table 21-11. Receive-Only Procedure – Interrupt Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See Table 21-7.	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Enable the interrupt for the receiver register.	MCSPi_IRQENABLE[2] RX0_FULL_ENABLE	0x1
Read the status register.	MCSPi_IRQSTATUS[2] RX0_FULL	0x0
Disable the interrupt.	MCSPi_IRQENABLE[2] RX0_FULL_ENABLE	0x0
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0
Read the receiver register.	MCSPi_RX0	xxxx

#### 21.2.12.2.1.3 Transmit-Only Procedure – Polling Method

Table 21-12 lists the transmit-only procedure using the polling method. The SPI is acting as master.

**Table 21-12. Transmit-Only Procedure – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See Table 21-8	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until end of transfer?	MCSPi_CHxSTAT[2:1]	= 0x2
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0

#### 21.2.12.2.1.4 Transmit-and-Receive Procedure – Polling Method

Table 21-12 lists the transmit-and-receive procedure using the polling method. The SPI is acting as master and slave.

**Table 21-13. Transmit-and-Rceive Procedure – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-9</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until transmit/receive word?	MCSPi_CHxSTAT[2:0]	= 0x3
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0

### 21.2.12.2.2 Common Transfer Procedures With FIFO – Polling Method

When using FIFO the SPI module can start the transfer only after the first write request is released by writing the MCSPi\_TXx register (where x = 0, 1, 2 and 3). The first write request can be managed by the IRQ routine or DMA handler. The end of transfer is more complex and depends on the transfer type. See [Table 21-12](#) through [Table 21-19](#).

In multi-channel master mode, be careful not to overwrite the bits of the other channels when initializing the MCSPi\_IRQSTATUS and MCSPi\_IRQENABLE registers.

#### 21.2.12.2.2.1 Receive-Only Procedure With Word Count – Polling Method

**Table 21-14. Receive-Only Procedure With Word Count – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-7</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until end of word count?	MCSPi_IRQSTATUS[17] EOW	= 0x1
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0
Read from the receiver register.	MCSPi_RXx	xxxx

#### 21.2.12.2.2.2 Transmit-Only Procedure With and Without Word Count – Polling Method

**Table 21-15. Transmit-Only Procedure Without Word Count – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-8</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until end of word count?	MCSPi_IRQSTATUS[17] EOW	= 0x1
Wait until end of transfer?	MCSPi_CHxSTAT[2] EOT MCSPi_CHxSTAT[3] TXFFE	= 0x1 = 0x1
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0

#### 21.2.12.2.2.3 Transmit-Only Procedure With and Without Word Count – Interrupt Method

**Table 21-16. Transmit-Only Procedure With Word Count – Interrupt Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-8</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Enable the interrupt for the transmit register.	MCSPi_IRQENABLE[4] TX1_EMPTY_ENABLE	0x1
End of word count.	MCSPi_IRQSTATUS[17] EOW	= 0x1
End of transfer	MCSPi_CHxSTAT[2] EOT MCSPi_CHxSTAT[3] TXFFE	= 0x1 = 0x1
Clear the interrupt.	MCSPi_IRQENABLE[17] EOWKE	= 0x0

**Table 21-16. Transmit-Only Procedure With Word Count – Interrupt Method (continued)**

Step	Register/Bit Field/Programming Model	Value
Disable the interrupt for the transmit register.	MCSPi_IRQENABLE[4] TX1_EMPTY_ENABLE	0x0
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0

#### 21.2.12.2.2.4 Transmit-and-Receive Procedure With Word Count – Polling Method

**Table 21-17. Transmit-and-Receive Procedure With Word Count – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-9</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until end of word count?	MCSPi_IRQSTATUS[17] EOW	= 0x1
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0
Read from the receiver register.	MCSPi_RXx	xxxx

#### 21.2.12.2.2.5 Transmit-and-Receive Procedure with Word Count – Interrupt Method

**Table 21-18. Transmit-and-Receive Procedure With Word Count – Interrupt Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-9</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Enable the interrupt for the receiver register.	MCSPi_IRQENABLE[2] RX0_FULL_ENABLE	0x1
Enable the interrupt for the transmit register.	MCSPi_IRQENABLE[4] TX1_EMPTY_ENABLE	0x1
End of word count?	MCSPi_IRQSTATUS[17] EOW	= 0x1
Clear the interrupt.	MCSPi_IRQENABLE[17] EOWKE	= 0x0
Disable the interrupt for the receiver register.	MCSPi_IRQENABLE[2] RX0_FULL_ENABLE	0x0
Disable the interrupt for the transmit register.	MCSPi_IRQENABLE[4] TX1_EMPTY_ENABLE	0x0
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0
Read from the receiver register.	MCSPi_RXx	xxxx

#### 21.2.12.2.2.6 Transmit-and-Receive Procedure Without Word Count – Polling Method

**Table 21-19. Transmit-and-Receive Procedure Without Word Count – Polling Method**

Step	Register/Bit Field/Programming Model	Value
Configure the channel according to the mode.	See <a href="#">Table 21-9</a> .	
Start the channel.	MCSPi_CHxCTRL[0] EN	0x1
Wait until end of transfer?	MCSPi_CHxSTAT[2] EOT MCSPi_CHxSTAT[3] TXFFE	= 0x1 = 0x1
Stop the channel.	MCSPi_CHxCTRL[0] EN	0x0
Read from the receiver register.	MCSPi_RXx	xxxx

### 21.2.13 Interrupt and DMA Events

SPI has two DMA requests (Rx and Tx) per channel. It also has one interrupt line for all the interrupt requests.



## 21.3 SPI Registers

Table 21-20 lists the SPI registers. For the base address of these registers, see .

**Table 21-20. SPI Registers**


Offset Address	Acronym	Register Name	Section
0h	MCSPi_HL_REV	McSPI IP revision register	<a href="#">Section 21.3.1</a>
4h	MCSPi_HL_HWINFO	McSPI IP hardware information register	<a href="#">Section 21.3.2</a>
10h	MCSPi_HL_SYSCONFIG	McSPI IP system configuration register	<a href="#">Section 21.3.3</a>
100h	MCSPi_REVISION	McSPI revision register	<a href="#">Section 21.3.4</a>
110h	MCSPi_SYSCONFIG	McSPI system configuration register	<a href="#">Section 21.3.5</a>
114h	MCSPi_SYSSTATUS	McSPI system status register	<a href="#">Section 21.3.6</a>
118h	MCSPi_IRQSTATUS	McSPI interrupt status register	<a href="#">Section 21.3.7</a>
11Ch	MCSPi_IRQENABLE	McSPI interrupt enable register	<a href="#">Section 21.3.8</a>
120h	MCSPi_WAKEUPENABLE	McSPI wakeup enable register	<a href="#">Section 21.3.9</a>
124h	MCSPi_SYST	McSPI system test register	<a href="#">Section 21.3.10</a>
128h	MCSPi_MODULCTRL	McSPI module control register	<a href="#">Section 21.3.11</a>
12Ch	MCSPi_CH0CONF	McSPI channel 0 configuration register	<a href="#">Section 21.3.12</a>
130h	MCSPi_CH0STAT	McSPI channel 0 status register	<a href="#">Section 21.3.13</a>
134h	MCSPi_CH0CTRL	McSPI channel 0 control register	<a href="#">Section 21.3.14</a>
138h	MCSPi_TX0	McSPI channel 0 FIFO transmit buffer register	<a href="#">Section 21.3.15</a>
13Ch	MCSPi_RX0	McSPI channel 0 FIFO receive buffer register	<a href="#">Section 21.3.16</a>
140h	MCSPi_CH1CONF	McSPI channel 1 configuration register	<a href="#">Section 21.3.12</a>
144h	MCSPi_CH1STAT	McSPI channel 1 status register	<a href="#">Section 21.3.13</a>
148h	MCSPi_CH1CTRL	McSPI channel 1 control register	<a href="#">Section 21.3.14</a>
14Ch	MCSPi_TX1	McSPI channel 1 FIFO transmit buffer register	<a href="#">Section 21.3.15</a>
150h	MCSPi_RX1	McSPI channel 1 FIFO receive buffer register	<a href="#">Section 21.3.16</a>
154h	MCSPi_CH2CONF	McSPI channel 2 configuration register	<a href="#">Section 21.3.12</a>
158h	MCSPi_CH2STAT	McSPI channel 2 status register	<a href="#">Section 21.3.13</a>
15Ch	MCSPi_CH2CTRL	McSPI channel 2 control register	<a href="#">Section 21.3.14</a>
160h	MCSPi_TX2	McSPI channel 2 FIFO transmit buffer register	<a href="#">Section 21.3.15</a>
164h	MCSPi_RX2	McSPI channel 2 FIFO receive buffer register	<a href="#">Section 21.3.16</a>
168h	MCSPi_CH3CONF	McSPI channel 3 configuration register	<a href="#">Section 21.3.12</a>
16Ch	MCSPi_CH3STAT	McSPI channel 3 status register register	<a href="#">Section 21.3.13</a>
170h	MCSPi_CH3CTRL	McSPI channel 3 control register	<a href="#">Section 21.3.14</a>
174h	MCSPi_TX3	McSPI channel 3 FIFO transmit buffer register	<a href="#">Section 21.3.15</a>
178h	MCSPi_RX3	McSPI channel 3 FIFO receive buffer register	<a href="#">Section 21.3.16</a>
17Ch	MCSPi_XFERLEVEL	McSPI transfer levels register	<a href="#">Section 21.3.17</a>
180h	MCSPi_DAFTX	DMA address aligned FIFO transmitter register	<a href="#">Section 21.3.18</a>
1A0h	MCSPi_DAFRX	DMA address aligned FIFO receiver register	<a href="#">Section 21.3.19</a>



### 21.3.1 McSPI IP Revision Register (MCSPI\_HL\_REV)

The McSPI IP revision register (MCSPI\_HL\_REV) holds the IP revision identifier information. The MCSPI\_HL\_REV is shown in [Figure 21-25](#) and described in [Table 21-21](#).

**Figure 21-25. McSPI IP Revision Register (MCSPI\_HL\_REV)**



LEGEND: R = Read only; -n = value after reset


**Table 21-21. McSPI IP Revision Register (MCSPI\_HL\_REV) Field Descriptions**

Bit	Field	Value	Description
31-30	SCHEME	0-3h	Identifies scheme.
29-28	Reserved	0	Reserved for module specific status information. Read returns 0.
27-16	FUNC	0-FFFh	Indicates a software compatible module family.
15-11	R_RTL	0-1Fh	RTL version (R).
10-8	X_MAJOR	0-7h	Major revision (X).
7-6	CUSTOM	0-3h	Indicates a special version for a particular device.
5-0	Y_MINOR	0-3Fh	Minor revision (Y).

### 21.3.2 McSPI IP Hardware Information Register (MCSPI\_HL\_HWINFO)

The McSPI IP hardware information register (MCSPI\_HL\_HWINFO) provides information about the IP hardware configuration. The MCSPI\_HL\_HWINFO is shown in [Figure 21-26](#) and described in [Table 21-22](#).

**Figure 21-26. McSPI IP Hardware Information Register (MCSPI\_HL\_HWINFO)**



LEGEND: R = Read only; -n = value after reset


**Table 21-22. McSPI IP Hardware Information Register (MCSPI\_HL\_HWINFO) Field Descriptions**

Bit	Field	Value	Description
31-6	Reserved	0	Reserved.
5-1	FFNBYTE	0	FIFO number of byte generic parameter. Defines the value of FFNBYTE generic parameter.
		1h	Reserved
		2h	FIFO 16 bytes depth
		3h	FIFO 32 bytes depth
		4h	Reserved
		5h-7h	FIFO 64 bytes depth
		8h	Reserved
		9h-Fh	FIFO 128 bytes depth
		10h	Reserved
		11h-1Fh	FIFO 256 bytes depth
		11h-1Fh	Reserved
0	USEFIFO	0	Use of a FIFO enable.
		0	FIFO not implemented in design
		1	FIFO and its management implemented in design with depth defined by FFNBYTE generic.

### 21.3.3 McSPI IP System Configuration Register (MCSPI\_HL\_SYSCONFIG)

The McSPI IP system configuration register (MCSPI\_HL\_SYSCONFIG) allows control of the clock management. The MCSPI\_HL\_SYSCONFIG is shown in [Figure 21-27](#) and described in [Table 21-23](#).

**Figure 21-27. McSPI IP System Configuration Register (MCSPI\_HL\_SYSCONFIG)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 21-23. McSPI IP System Configuration Register (MCSPI\_HL\_SYSCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-4	Reserved	0	Reserved.
3-2	IDLEMODE	0	Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements.
		1h	No-idle mode: local target never enters idle state.
		2h	Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events.
		3h	Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate IP module "swakeup" output(s) is (are) implemented.
1	FREEEMU	0	Sensitivity to emulation (debug) suspend input signal.
		1	IP module is sensitive to emulation suspend.
		1	IP module is not sensitive to emulation suspend.
0	SOFTRESET	Write 0	Software reset.
		Read 0	No action
		Write 1	Reset done, no pending action
		Read 1	Initiate software reset
		Read 1	Reset (software or other) ongoing

### 21.3.4 McSPI Revision Register (MCSPi\_REVISION)

The McSPI revision register (MCSPi\_REVISION) contains the hard-coded RTL revision number. The MCSPi\_REVISION is shown in [Figure 21-28](#) and described in [Table 21-24](#).

**Figure 21-28. McSPI Revision Register (MCSPi\_REVISION)**



LEGEND: R = Read only; -n = value after reset


**Table 21-24. McSPI Revision Register (MCSPi\_REVISION) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reserved.
7-0	REV	0-FFh	Identifies revision of peripheral.

### 21.3.5 McSPI System Configuration Register (MCSPI\_SYSCONFIG)

The McSPI system configuration register (MCSPI\_SYSCONFIG) allows control of various parameters of the module interface. It is not sensitive to software reset. The MCSPI\_SYSCONFIG is shown in [Figure 21-29](#) and described in [Table 21-25](#).

**Figure 21-29. McSPI System Configuration Register (MCSPI\_SYSCONFIG)**



LEGEND: R/W = Read/Write; -n = value after reset


**Table 21-25. McSPI System Configuration Register (MCSPI\_SYSCONFIG) Field Descriptions**

Bit	Field	Value	Description
31-10	Reserved	0	Reads returns 0
9-8	CLOCKACTIVITY	0 1h 2h 3h	Clocks activity during wake-up mode period. 0 OCP and Functional clocks may be switched off. 1h OCP clock is maintained. Functional clock may be switched-off. 2h Functional clock is maintained. OCP clock may be switched-off. 3h OCP and Functional clocks are maintained.
7-5	Reserved	0	Reads returns 0
4-3	SIDLEMODE	0 1h 2h 3h	Power management 0 If an idle request is detected, the McSPI acknowledges it unconditionally and goes in Inactive mode. Interrupt, DMA requests are unconditionally de-asserted. 1h If an idle request is detected, the request is ignored and keeps on behaving normally. 2h Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. 3h Reserved
2	ENAWAKEUP	0 1	Enable Wakeup. 0 Wakeup capability is disabled. 1 Wakeup capability is enabled.
1	SOFTRESET	0 1	Software reset. During reads it always returns 0. 0 (write) Normal mode 1 (write) Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware.
0	AUTOIDLE	0 1	Internal OCP Clock gating strategy 0 OCP clock is free-running 1 Automatic OCP clock gating strategy is applied, based on the OCP interface activity

### 21.3.6 McSPI System Status Register (MCSPI\_SYSSTATUS)

The McSPI system status register (MCSPI\_SYSSTATUS) provides status information about the module excluding the interrupt status information. The MCSI\_SYSSTATUS is shown in [Figure 21-30](#) and described in [Table 21-26](#).

**Figure 21-30. McSPI System Status Register (MCSPI\_SYSSTATUS)**



LEGEND: R = Read only; -n = value after reset

**Table 21-26. McSPI System Status Register (MCSPI\_SYSSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved for module specific status information. Read returns 0.
0	RESETDONE	0	Internal Reset Monitoring
		1	Internal module reset is on-going Reset completed

### 21.3.7 McSPI Interrupt Status Register (MCSPI\_IRQSTATUS)

The McSPI interrupt status register (MCSPI\_IRQSTATUS) regroups all the status of the module internal events that can generate an interrupt. The MCSPI\_IRQSTATUS is shown in [Figure 21-31](#) and described in [Table 21-27](#).

**NOTE:** In SYSTEST mode, the bits of this register have no meaning and always read 0.

**Figure 21-31. McSPI Interrupt Status Register (MCSPI\_IRQSTATUS)**

31								18								17		16	
Reserved														EOW		Rsvd			
R/W-0														R/W-0		R-0			
15		14		13		12		11		10		9		8					
Rsvd		RX3_FULL		TX3_UNDERFLOW		TX3_EMPTY		Reserved		RX2_FULL		TX2_UNDERFLOW		TX2_EMPTY					
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0					
7		6		5		4		3		2		1		0					
Rsvd		RX1_FULL		TX1_UNDERFLOW		TX1_EMPTY		RX0_OVERFLOW		RX0_FULL		TX0_UNDERFLOW		TX0_EMPTY					
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0					

LEGEND: R/W = Read/Write; -n = value after reset

**Table 21-27. McSPI Interrupt Status Register (MCSPI\_IRQSTATUS) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads returns 0
17	EOW	Write 0 Read 0 Write 1 Read 1	End of word (EOW) count event when a channel is enabled using the FIFO buffer and the channel has sent the number of McSPI words defined by the MCSPI_XFERLEVEL[WCNT]. Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
16	Reserved	0	Reserved
15	Reserved	0	Reads returns 0
14	RX3_FULL	Write 0 Read 0 Write 1 Read 1	Receiver register is full or almost full. Only when Channel 3 is enabled. This bit indicate FIFO almost full status when built-in FIFO is used for receive register (MCSPI_CH3CONF[FFE3R] is set). Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
13	TX3_UNDERFLOW	Write 0 Read 0 Write 1 Read 1	Transmitter register underflow. Only when Channel 3 is enabled. The transmitter register is empty (not updated by Host or DMA with new data) before its time slot assignment. Exception: No TX_underflow event when no data has been loaded into the transmitter register since channel has been enabled. Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.

**Table 21-27. McSPI Interrupt Status Register (MCSPi\_IRQSTATUS) Field Descriptions (continued)**

Bit	Field	Value	Description
12	TX3_EMPTY	Write 0 Read 0 Write 1 Read 1	Transmitter register is empty or almost empty. This bit indicate FIFO almost full status when built-in FIFO is used for transmit register (MCSPi_CH3CONF[FFE3W] is set). <b>Note:</b> Enabling the channel automatically raises this event. Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
11	Reserved	0	Reads returns 0
10	RX2_FULL	Write 0 Read 0 Write 1 Read 1	Receiver register full or almost full. Channel 2 This bit indicate FIFO almost full status when built-in FIFO is used for receive register (MCSPi_CH3CONF[FFE2R] is set). Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
9	TX2_UNDERFLOW	Write 0 Read 0 Write 1 Read 1	Transmitter register underflow. Channel 2 Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
8	TX2_EMPTY	Write 0 Read 0 Write 1 Read 1	Transmitter register empty or almost empty. Channel 2. This bit indicate FIFO almost full status when built-in FIFO is used for transmit register (MCSPi_CH3CONF[FFE2W] is set). Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
7	Reserved	0	Reads returns 0
6	RX1_FULL	Write 0 Read 0 Write 1 Read 1	Receiver register full or almost full. Channel 1. This bit indicate FIFO almost full status when built-in FIFO is use for receive register (MCSPi_CH3CONF[FFE1R] is set). Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
5	TX1_UNDERFLOW	Write 0 Read 0 Write 1 Read 1	Transmitter register underflow. Channel 1. Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
4	TX1_EMPTY	Write 0 Read 0 Write 1 Read 1	Transmitter register empty or almost empty. Channel 1. This bit indicate FIFO almost full status when built-in FIFO is use for transmit register (MCSPi_CH3CONF[FFE1W] is set). Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
3	RX0_OVERFLOW	Write 0 Read 0 Write 1 Read 1	Receiver register overflow (slave mode only). Channel 0. Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.



**Table 21-27. McSPI Interrupt Status Register (MCSPi\_IRQSTATUS) Field Descriptions (continued)**

Bit	Field	Value	Description
2	RX0_FULL	Write 0 Read 0 Write 1 Read 1	Receiver register full or almost full. Channel 0. Receiver register full or almost full. Channel 0 Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
1	TX0_UNDERFLOW	Write 0 Read 0 Write 1 Read 1	Transmitter register underflow. Channel 0. Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.
0	TX0_EMPTY	Write 0 Read 0 Write 1 Read 1	Transmitter register empty or almost empty. Channel 0. This bit indicate FIFO almost full status when built-in FIFO is use for transmit register (MCSPi_CH3CONF[FFE0W] is set). Event status bit is unchanged. Event false. Event status bit is reset. Event is pending.

### 21.3.8 McSPI Interrupt Enable Register (MCSPi\_IRQENABLE)

This McSPI interrupt enable register (MCSPi\_IRQENABLE) enables/disables the module internal sources of interrupt, on an event-by-event basis. The MCSPi\_IRQENABLE is shown in Figure 21-32 and described in Table 21-28.

**Figure 21-32. McSPI Interrupt Enable Register (MCSPi\_IRQENABLE)**

31											18											17	16
Reserved											Reserved											EOWKE	Rsvd
R/W-0											R/W-0											R/W-0	R-0
15			14		13			12		11		10		9		8							
Rsvd	RX3_FULL_ENABLE	TX3_UNDERFLOW_ENABLE		TX3_EMPTY_ENABLE		Reserved		RX2_FULL_ENABLE		TX2_UNDERFLOW_ENABLE		TX2_EMPTY_ENABLE											
R/W-0	R/W-0	R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0											
7			6		5			4		3		2		1		0							
Rsvd	RX1_FULL_ENABLE	TX1_UNDERFLOW_ENABLE		TX1_EMPTY_ENABLE		RX0_OVERFLOW_ENABLE		RX0_FULL_ENABLE		TX0_UNDERFLOW_ENABLE		TX0_EMPTY_ENABLE											
R/W-0	R/W-0	R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0											

LEGEND: R/W = Read/Write; -n = value after reset

**Table 21-28. McSPI Interrupt Enable Register (MCSPi\_IRQENABLE) Field Descriptions**

Bit	Field	Value	Description
31-18	Reserved	0	Reads return 0
17	EOWKE	0	End of word count interrupt enable. Interrupt is disabled.
		1	Interrupt is enabled.
16	Reserved		Reserved
15	Reserved	0	Reads return 0
14	RX3_FULL_ENABLE	0	MCSPi_RX3 receiver register full or almost full interrupt enable (channel 3). Interrupt is disabled.
		1	Interrupt is enabled.
13	TX3_UNDERFLOW_ENABLE	0	MCSPi_TX3 transmitter register underflow interrupt enable (channel 3). Interrupt is disabled.
		1	Interrupt is enabled.
12	TX3_EMPTY_ENABLE	0	MCSPi_TX3 transmitter register empty or almost empty interrupt enable (channel 3). Interrupt is disabled.
		1	Interrupt is enabled.
11	Reserved	0	Reads return 0
10	RX2_FULL_ENABLE	0	MCSPi_RX2 receiver register full or almost full interrupt enable (channel 2). Interrupt is disabled.
		1	Interrupt is enabled.
9	TX2_UNDERFLOW_ENABLE	0	MCSPi_TX2 transmitter register underflow interrupt enable (channel 2). Interrupt is disabled.
		1	Interrupt is enabled.
8	TX2_EMPTY_ENABLE	0	MCSPi_TX2 transmitter register empty or almost empty interrupt enable (channel 2). Interrupt is disabled.
		1	Interrupt is enabled.
7	Reserved	0	Reads return 0


**Table 21-28. McSPI Interrupt Enable Register (MCSPi\_IRQENABLE) Field Descriptions (continued)**

Bit	Field	Value	Description
6	RX1_FULL_ENABLE	0	MCSPi_RX1 receiver register full or almost full interrupt enable (channel 1) Interrupt is disabled.
		1	Interrupt is enabled.
5	TX1_UNDERFLOW_ENABLE	0	MCSPi_TX1 transmitter register underflow interrupt enable (channel 1). Interrupt is disabled.
		1	Interrupt is enabled.
4	TX1_EMPTY_ENABLE	0	MCSPi_TX1 transmitter register empty or almost empty interrupt enable (channel 1). Interrupt is disabled.
		1	Interrupt is enabled.
3	RX0_OVERFLOW_ENABLE	0	MCSPi_RX0 receiver register overflow interrupt enable (channel 0). Interrupt is disabled.
		1	Interrupt is enabled.
2	RX0_FULL_ENABLE	0	MCSPi_RX0 receiver register full or almost full interrupt enable (channel 0). Interrupt is disabled.
		1	Interrupt is enabled.
1	TX0_UNDERFLOW_ENABLE	0	MCSPi_TX0 transmitter register underflow interrupt enable (channel 0). Interrupt is disabled.
		1	Interrupt is enabled.
0	TX0_EMPTY_ENABLE	0	MCSPi_TX0 transmitter register empty or almost empty interrupt enable (channel 0). Interrupt is disabled.
		1	Interrupt is enabled.

### 21.3.9 McSPI Wakeup Enable Register (MCSPI\_WAKEUPENABLE)

The McSPI wakeup enable register (MCSPI\_WAKEUPENABLE) allows you to enable/disable the module internal sources of wakeup on an event-by-event basis. The MCSIPI\_WAKEUPENABLE is shown in [Figure 21-33](#) and described in [Table 21-29](#).

**Figure 21-33. McSPI Wakeup Enable Register (MCSPI\_WAKEUPENABLE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 21-29. McSPI Wakeup Enable Register (MCSPI\_WAKEUPENABLE) Field Descriptions**

Bit	Field	Value	Description
31-1	Reserved	0	Reserved. Read returns 0.
0	WKEN	0	Wakeup functionality in slave mode when an active control signal is detected on the SPI_SCS[n] line programmed in MCSPI_CH(i)CONF[SPIENSLV]. The event is not allowed to wakeup the system, even if MCSPI_SYSCONFIG[ENAWAKEUP] is set.
		1	The event is allowed to wakeup the system if MCSPI_SYSCONFIG[ENAWAKEUP] is set.

### 21.3.10 McSPI System Test Register (MCSPY\_SYST)

This McSPI system test register (MCSPY\_SYST) is used to configure the system interconnect either internally to the peripheral bus or externally to the device I/O pads, when the module is configured in the system test (SYSTEST) mode. The MCSPY\_SYST is shown in Figure 21-34 and described in Table 21-30.

**Figure 21-34. McSPI System Test Register (MCSPY\_SYST)**

Reserved							
R/W-0							
31							16
15	12			11	10	9	8
Reserved				SSB	SPIENDIR	SPIDATDIR1	SPIDATDIR0
R/W-0				R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
Reserved	SPICLK	SPIDAT_1	SPIDAT_0	SPIEN_3	SPIEN_2	SPIEN_1	SPIEN_0
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; -n = value after reset

**Table 21-30. McSPI System Test Register (MCSPY\_SYST) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0	Reads returns 0
11	SSB	0	Set status bit. This bit must be cleared prior attempting to clear a status bit of the MCSPY_IRQSTATUS register.
		1	No action. Writing 0 does not clear already set status bits. This bit must be cleared prior attempting to clear a status bit of the <MCSPY_IRQSTATUS> register. Writing 1 sets to 1 all status bits contained in the MCSPY_IRQSTATUS register. Writing 1 into this bit sets to 1 all status bits contained in the <MCSPY_IRQSTATUS> register.
10	SPIENDIR	0	Sets the direction of the SPI_SCS[3:0] lines and SPI_SCLK line.
		1	Output (as in master mode). Input (as in slave mode).
9	SPIDATDIR1	0	Sets the direction of the SPI_D[1].
		1	Output Input
8	SPIDATDIR0	0	Sets the direction of the SPI_D[0].
		1	Output Input
7	Reserved	0	Reserved
6	SPICLK		SPI_SCLK line (signal data value) If MCSPY_SYST[SPIENDIR] = 1 (input mode direction), this bit returns the value on the CLKSPI line (high or low), and a write into this bit has no effect. If MCSPY_SYST[SPIENDIR] = 0 (output mode direction), the CLKSPI line is driven high or low according to the value written into this register.
5	SPIDAT_1		SPI_D[1] line (signal data value) If MCSPY_SYST[SPIDATDIR1] = 0 (output mode direction), the SPI_D[1] line is driven high or low according to the value written into this register. If MCSPY_SYST[SPIDATDIR1] = 1 (input mode direction), this bit returns the value on the SPI_D[1] line (high or low), and a write into this bit has no effect.
4	SPIDAT_0		SPI_D[0] line (signal data value) If MCSPY_SYST[SPIDATDIR0] = 0 (output mode direction), the SPI_D[0] line is driven high or low according to the value written into this register. If MCSPY_SYST[SPIDATDIR0] = 1 (input mode direction), this bit returns the value on the SPI_D[0] line (high or low), and a write into this bit has no effect.

**Table 21-30. McSPI System Test Register (MCSPi\_SYST) Field Descriptions (continued)**

Bit	Field	Value	Description
3	SPIEN_3		<p><math>\overline{\text{SPI\_SCS}}[3]</math> line (signal data value)</p> <p>If MCSPi_SYST[SPIENDIR] = 0 (output mode direction), the <math>\overline{\text{SPI\_SCS}}[3]</math> line is driven high or low according to the value written into this register.</p> <p>If MCSPi_SYST[SPIENDIR] = 1 (input mode direction), this bit returns the value on the <math>\overline{\text{SPI\_SCS}}[3]</math> line (high or low), and a write into this bit has no effect.</p>
2	SPIEN_2		<p><math>\overline{\text{SPI\_SCS}}[2]</math> line (signal data value)</p> <p>If MCSPi_SYST[SPIENDIR] = 0 (output mode direction), the <math>\overline{\text{SPI\_SCS}}[2]</math> line is driven high or low according to the value written into this register.</p> <p>If MCSPi_SYST[SPIENDIR] = 1 (input mode direction), this bit returns the value on the <math>\overline{\text{SPI\_SCS}}[2]</math> line (high or low), and a write into this bit has no effect.</p>
1	SPIEN_1		<p><math>\overline{\text{SPI\_SCS}}[1]</math> line (signal data value)</p> <p>If MCSPi_SYST[SPIENDIR] = 0 (output mode direction), the <math>\overline{\text{SPI\_SCS}}[1]</math> line is driven high or low according to the value written into this register.</p> <p>If MCSPi_SYST[SPIENDIR] = 1 (input mode direction), this bit returns the value on the <math>\overline{\text{SPI\_SCS}}[1]</math> line (high or low), and a write into this bit has no effect.</p>
0	SPIEN_0		<p><math>\overline{\text{SPI\_SCS}}[0]</math> line (signal data value)</p> <p>If MCSPi_SYST[SPIENDIR] = 0 (output mode direction), the <math>\overline{\text{SPI\_SCS}}[0]</math> line is driven high or low according to the value written into this register.</p> <p>If MCSPi_SYST[SPIENDIR] = 1 (input mode direction), this bit returns the value on the <math>\overline{\text{SPI\_SCS}}[0]</math> line (high or low), and a write into this bit has no effect.</p>

### 21.3.11 McSPI Module Control Register (MCSPI\_MODULCTRL)

This McSPI module control register (MCSPI\_MODULCTRL) is used to configure the serial port interface. The MCSPI\_MODULCTRL is shown in [Figure 21-35](#) and described in [Table 21-31](#).

**Figure 21-35. McSPI Module Control Register (MCSPI\_MODULCTRL)**

Reserved						16
R/W-0						
Reserved				9	8	
R/W-0					R/W-0	
7	6	4	3	2	1	0
MOA	INITDLY		SYSTEM_TEST	MS	PIN34	SINGLE
R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 21-31. McSPI Module Control Register(MCSPI\_MODULCTRL) Field Descriptions**

Bit	Field	Value	Description
31-9	Reserved	0	
8	FDAA	0 1	FIFO DMA Address 256-bit aligned. This register is used when a FIFO is managed by the module and DMA connected to the controller provides only 256 bit aligned address. If this bit is set the enabled channel which uses the FIFO has its datas managed through MCSPI_DAFTX and MCSPI_DAFRX registers instead of MCSPI_TX(i) and MCSPI_RX(i) registers. 0 FIFO data managed by MCSPI_TX(i) and MCSPI_RX(i) registers. 1 FIFO data managed by MCSPI_DAFTX and MCSPI_DAFRX registers.
7	MOA	0 1	Multiple word ocp access. This register can only be used when a channel is enabled using a FIFO. It allows the system to perform multiple SPI word access for a single 32-bit OCP word access. This is possible for WL < 16. 0 Multiple word access disabled 1 Multiple word access enabled with FIFO
6-4	INITDLY	0 1h 2h 3h 4h 5h-Fh	Initial SPI delay for first transfer. This register is an option only available in single master mode, The controller waits for a delay to transmit the first SPI word after channel enabled and corresponding TX register filled. This delay is based on SPI output frequency clock, No clock output provided to the boundary and chip select is not active in 4 pin mode within this period. 0 No delay for first SPI transfer 1h The controller wait 4 SPI bus clock 2h The controller wait 8 SPI bus clock 3h The controller wait 16 SPI bus clock 4h The controller wait 32 SPI bus clock 5h-Fh Reserved
3	SYSTEM_TEST	0 1	Enables the system test mode 0 Functional mode 1 System test mode (SYSTEST)
2	MS	0 1	Master/ Slave 0 Master - The module generates the SPI_SCLK and $\overline{\text{SPI\_SCS}}[3:0]$ 1 Slave - The module receives the SPI_SCLK and $\overline{\text{SPI\_SCS}}[3:0]$
1	PIN34	0 1	Pin mode selection. This register is used to configure the SPI pin mode, in master or slave mode. If asserted, the controller only use SPI_D[0], SPI_D[1], and SPI_SCLK clock pin for SPI transfers. 0 $\overline{\text{SPI\_SCS}}[n]$ is used as a chip select. 1 $\overline{\text{SPI\_SCS}}[n]$ is not used. In this mode all related option to chip select have no meaning.

**Table 21-31. McSPI Module Control Register(MCSPI\_MODULCTRL) Field Descriptions (continued)**

Bit	Field	Value	Description
0	SINGLE		Single channel / Multichannel (master mode only) For master mode, the user has to set this bit to 0 for Multi or 1 for Single. For Slave mode, this bit has to be set to 0.
		0	More than one channel will be used in master mode.
		1	Only one channel will be used in master mode. This bit must be set in Force <code>SPI_SCS[n]</code> mode.



### 21.3.12 McSPI Channel (i) Configuration Register (MCSPI\_CH(i)CONF)

The McSPI channel *i* configuration register (MCSPI\_CH(i)CONF) is used to configure channel *i*. The (MCSPI\_CH(i)CONF) is shown in [Figure 21-36](#) and described in [Table 21-32](#).

**Figure 21-36. McSPI Channel (i) Configuration Register (MCSPI\_CH(i)CONF)**

31	30	29	28	27	26	25	24
Reserved		CLKG	FFER	FFEW	TCS		SBPOL
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0		R/W-0
23	22	21	20	19	18	17	16
SBE	SPIENSLV		FORCE	TURBO	IS	DPE1	DPE0
R/W-0	R/W-0		R/W-0	R/W-0	R/W-1	R/W-1	R/W-0
15	14	13	12	11			8
DMAR	DMAW	TRM		WL			
R/W-0	R/W-0	R/W-0		R/W-0			
7	6	5			2	1	0
WL	EPOL	CLKD			POL		PHA
R/W-0	R/W-0	R/W-0			R/W-0		R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 21-32. McSPI Channel (i) Configuration Register (MCSPI\_CH(i)CONF) Field Descriptions**

Bit	Field	Value	Description
31-30	Reserved	0	Read returns 0
29	CLKG	0 1	Clock divider granularity. This register defines the granularity of channel clock divider: power of two or one clock cycle granularity.  When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096 clock divider ratio. Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values.  0 Clock granularity of power of 2 1 1 clock cycle granularity
28	FFER	0 1	FIFO enabled for receive. Only one channel can have this bit set.  0 The buffer is not used to receive data. 1 The buffer is used to receive data.
27	FFEW	0 1	FIFO enabled for transmit. Only one channel can have this bit set.  0 The buffer is not used to transmit data. 1 The buffer is used to transmit data.
26-25	TCS	0 1h 2h 3h	Chip select time control. This 2-bit field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock.  0 0.5 clock cycles 1h 1.5 clock cycles 2h 2.5 clock cycles 3h 3.5 clock cycles
24	SBPOL	0 1	Start bit polarity.  0 Start bit polarity is held to 0 during SPI transfer. 1 Start bit polarity is held to 1 during SPI transfer.
23	SBE	0 1	Start bit enable for SPI transfer.  0 Default SPI transfer length as specified by WL bit field. 1 Start bit D/CX added before SPI transfer. Polarity is defined by MCSPI_CH(i)CONF[SBPOL].

**Table 21-32. McSPI Channel (i) Configuration Register (MCSPI\_CH(i)CONF) Field Descriptions (continued)**

Bit	Field	Value	Description	
22-21	SPIENSLV		Channel 0 only and slave mode only: SPI slave select signal detection.	
		0	Detection enabled only on $\overline{\text{SPI\_SCS}}[0]$	
		1h	Detection enabled only on $\overline{\text{SPI\_SCS}}[1]$	
		2h	Detection enabled only on $\overline{\text{SPI\_SCS}}[2]$	
		3h	Detection enabled only on $\overline{\text{SPI\_SCS}}[3]$	
		20	FORCE	Manual $\overline{\text{SPI\_SCS}}[n]$ assertion to keep $\overline{\text{SPI\_SCS}}[n]$ active between SPI words. (single channel master mode only)
		0	Writing 0 into this bit drives the $\overline{\text{SPI\_SCS}}[n]$ line when MCSPI_CHCONF(i)[EPOL] = 0, and drives it high when MCSPI_CHCONF(i)[EPOL] = 1.	
		1	Writing 1 into this bit drives the $\overline{\text{SPI\_SCS}}[n]$ line when MCSPI_CHCONF(i)[EPOL] = 0, and drives it low when MCSPI_CHCONF(i)[EPOL] = 1.	
19	TURBO		Turbo mode.	
		0	Turbo is deactivated (recommended for single SPI word transfer).	
		1	Turbo is activated to maximize the throughput for multi-SPI word transfers.	
		18	IS	Input select
		0	Data line 0 (SPI_D[0]) selected for reception.	
		1	Data line 1 (SPI_D[1]) selected for reception.	
17	DPE1		Transmission enable for data line 1 (SPIDATAGZEN[1])	
		0	Data line 1 (SPI_D[1]) selected for transmission	
		1	No transmission on data line 1 (SPI_D[1])	
		16	DPE0	Transmission enable for data line 0 (SPIDATAGZEN[0])
		0	Data line 0 (SPI_D[0]) selected for transmission	
		1	No transmission on data line 0 (SPI_D[0])	
15	DMAR		DMA read request. The DMA read request line is asserted when the channel is enabled and new data is available in the receive register of the channel. The DMA read request line is deasserted on read completion of the receive register of the channel.	
		0	DMA read request is disabled.	
		1	DMA read request is enabled.	
		14	DMAW	DMA write request. The DMA write request line is asserted when the channel is enabled and the MCSPI_TXn register of the channel is empty. The DMA write request line is deasserted on load completion of the MCSPI_TXn register of the channel.
		0	DMA write request is disabled.	
		1	DMA write request is enabled.	
13-12	TRM		Transmit/receive modes.	
		0	Transmit and receive mode	
		1h	Receive-only mode	
		2h	Transmit-only mode	
		3h	Reserved	

**Table 21-32. McSPI Channel (i) Configuration Register (MCSPI\_CH(i)CONF) Field Descriptions (continued)**

Bit	Field	Value	Description
11-7	WL		SPI word length.
		0-2h	Reserved
		3h	The SPI word is 4-bits long.
		4h	The SPI word is 5-bits long
		5h	The SPI word is 6-bits long
		6h	The SPI word is 7-bits long
		7h	The SPI word is 8-bits long
		8h	The SPI word is 9-bits long
		9h	The SPI word is 10-bits long
		Ah	The SPI word is 11-bits long
		Bh	The SPI word is 12-bits long
		Ch	The SPI word is 13-bits long
		Dh	The SPI word is 14-bits long
		Eh	The SPI word is 15-bits long
		Fh	The SPI word is 16-bits long
		10h	The SPI word is 17-bits long
		11h	The SPI word is 18-bits long
		12h	The SPI word is 19-bits long
		13h	The SPI word is 20-bits long
		14h	The SPI word is 21-bits long
15h	The SPI word is 22-bits long		
16h	The SPI word is 23-bits long		
17h	The SPI word is 24-bits long		
18h	The SPI word is 25-bits long		
19h	The SPI word is 26-bits long		
1Ah	The SPI word is 27-bits long		
1Bh	The SPI word is 28-bits long		
1Ch	The SPI word is 29-bits long		
1Dh	The SPI word is 30-bits long		
1Eh	The SPI word is 31-bits long		
1Fh	The SPI word is 32-bits long		
6	EPOL		$\overline{\text{SPI\_SCS}}[n]$ polarity
		0	$\overline{\text{SPI\_SCS}}[n]$ is held high during the active state.
		1	$\overline{\text{SPI\_SCS}}[n]$ is held low during the active state.

**Table 21-32. McSPI Channel (i) Configuration Register (MCSPI\_CH(i)CONF) Field Descriptions (continued)**

Bit	Field	Value	Description
5-2	CLKD		Frequency divider for SPI_SCLK. (only when the module is a Master SPI device). A programmable clock divider divides the SPI reference clock (CLKSPIREF) with a 4-bit value, and results in a new clock SPI_SCLK available to shift-in and shift-out data. By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared. Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] register.  The value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is cleared to 0.
		0	Divide by 1
		1h	Divide by 2
		2h	Divide by 4
		3h	Divide by 8
		4h	Divide by 16
		5h	Divide by 32
		6h	Divide by 64
		7h	Divide by 128
		8h	Divide by 256
		9h	Divide by 512
		Ah	Divide by 1024
		Bh	Divide by 2048
		Ch	Divide by 4096
		Dh	Divide by 8192
		Eh	Divide by 16384
		Fh	Divide by 32768
1	POL		SPI_SCLK polarity 0 SPI_SCLK is held high during the active state 1 SPI_SCLK is held low during the active state
0	PHA		SPI_SCLK phase 0 Data are latched on odd numbered edges of SPI_SCLK 1 Data are latched on even numbered edges of SPI_SCLK

**Table 21-33. Data Lines Configurations**

ISi	DPEi1	DPEi0	TRMi		
			Transmit and Receive	Receive Only	Transmit Only
0	0	0	Supported	Supported	Supported
0	0	1	Supported	Supported	Supported
0	1	0	Supported	Supported	Supported
0	1	1	Not supported (unpredictable result)	Supported	Not supported (unpredictable result)
1	0	0	Supported	Supported	Supported
1	0	1	Supported	Supported	Supported
1	1	0	Supported	Supported	Supported
1	1	1	Not supported (unpredictable result)	Supported	Not supported (unpredictable result)

### 21.3.13 McSPI Channel *i* Status Register (MCSPi\_CH(i)STAT)

The McSPI channel *i* status register register (MCSPi\_CH(i)STAT) provides status information about the McSPI channel *i* FIFO transmit buffer register (MCSPi\_TX*n*) and the McSPI channel *i* FIFO receive buffer register (MCSPi\_RX*n*) of channel *i*. The (MCSPi\_CH(i)STAT) is shown in [Figure 21-37](#) and described in [Table 21-34](#).

**Figure 21-37. McSPI Channel *i* Status Register (MCSPi\_CH(i)STAT)**

31	Reserved							8
R-0								
7	6	5	4	3	2	1	0	
Reserved	RXFFF	RXFFE	TXFFF	TXFFE	EOT	TXS	RXS	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	

LEGEND: R = Read only; -*n* = value after reset


**Table 21-34. McSPI Channel *i* Status Register (MCSPi\_CH(i)STAT) Field Descriptions**

Bit	Field	Value	Description
31-7	Reserved	0	Read returns 0
6	RXFFF	0	Channel <i>i</i> FIFO receive buffer full status.
		1	FIFO receive buffer is not full. FIFO receive buffer is full.
5	RXFFE	0	Channel <i>i</i> FIFO receive buffer empty status.
		1	FIFO receive buffer is not empty. FIFO receive buffer is empty.
4	TXFFF	0	Channel <i>i</i> FIFO transmit buffer full status.
		1	FIFO transmit buffer is not full. FIFO transmit buffer is full.
3	TXFFE	0	Channel <i>i</i> FIFO transmit buffer empty status.
		1	FIFO transmit buffer is not empty. FIFO transmit buffer is empty.
2	EOT	0	Channel <i>i</i> end-of-transfer status. The definitions of beginning and end of transfer vary with master versus slave and the transfer format (transmit/receive mode, turbo mode). This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer).
		1	This flag is automatically set to one at the end of an SPI transfer.
1	TXS	0	Channel <i>i</i> transmitter register status. The bit is cleared when the host writes the most significant byte of the SPI word in the MCSPi_TX( <i>i</i> ) register. The bit is set when enabling the channel <i>i</i> , and also when the SPI word is transferred from the MCSPi_TX( <i>i</i> ) register to the shift register.
		1	Register is full. Register is empty.
0	RXS	0	Channel <i>i</i> receiver register status. The bit is cleared when enabling the channel <i>i</i> , and also when the host reads the most significant byte of the received SPI word from the MCSPi_RX( <i>i</i> ) register. The bit is set when the received SPI word is transferred from the shift register to the MCSPi_RX( <i>i</i> ) register.
		1	Register is empty. Register is full.

### 21.3.14 McSPI Channel (*i*) Control Register (MCSPI\_CH(I)CTRL)

The McSPI channel *i* control register (MCSPI\_CH(I)CTRL) is used to enable channel *i*. The MCSPI\_CH(I)CTRL is shown in [Figure 21-38](#) and described in [Table 21-35](#).

**Figure 21-38. McSPI Channel (*i*) Control Register (MCSPI\_CH(I)CTRL)**



LEGEND: R/W = Read/Write; R = Read only; -*n* = value after reset

**Table 21-35. McSPI Channel (*i*) Control Register (MCSPI\_CH(I)CTRL) Field Descriptions**


Bit	Field	Value	Description
31-16	Reserved	0	Reserved
15-8	EXTCLK	0 1h ... FFh	Clock ratio extension. Used to concatenate with the CLKD bit field in MCSPI_CH <i>n</i> CONF for clock ratio only when granularity is 1 clock cycle (CLKG bit in MCSPI_CH <i>n</i> CONF set to 1). Then the maximum value reached is a 4096 clock divider ratio.  Clock ratio is CLKD + 1 Clock ratio is CLKD + 1 + 16 ... Clock ratio is CLKD + 1 + 4080
7-1	Reserved	0	Reserved
0	EN	0 1	Channel <i>n</i> enable.  Channel <i>n</i> is not active. Channel <i>n</i> is active.

### 21.3.15 McSPI Channel *i* Transmit Register (MCSPi\_TX(*i*))

The McSPI channel *i* transmit register (MCSPi\_TX(*i*)) contains a single McSPI word to transmit on the serial link. The (MCSPi\_TX(*i*)) is shown in [Figure 21-39](#) and described in [Table 21-36](#).

- Little endian host access SPI 8 bit word on 0; big endian host accesses on 3h.
- The SPI words are transferred with MSB first.

**Figure 21-39. McSPI Channel *i* Transmit Register (MCSPi\_TX(*i*))**



LEGEND: R/W = Read/Write; -*n* = value after reset

**Table 21-36. McSPI Channel *i* Transmit Register (MCSPi\_TX(*i*)) Field Descriptions**


Bit	Field	Value	Description
31-0	TDATA	0-FFFF FFFFh	Channel <i>i</i> data to transmit.

### 21.3.16 McSPI Channel *i* Receive Register (MCSPi\_RX(*i*))

The McSPI channel *i* FIFO receive buffer register (MCSPi\_RX(*i*)) contains a single McSPI word received through the serial link. The (MCSPi\_RX(*i*)) is shown in [Figure 21-40](#) and described in [Table 21-37](#).

- Little endian host access SPI 8 bit word on 0; big endian host accesses on 3h.

**Figure 21-40. McSPI Channel *i* Receive Register (MCSPi\_RX(*i*))**



LEGEND: R = Read only; -*n* = value after reset


**Table 21-37. McSPI Channel *i* Receive Register (MCSPi\_RX(*i*)) Field Descriptions**

Bit	Field	Value	Description
31-0	RDATA	0-FFFF FFFFh	Channel <i>i</i> received data.

### 21.3.17 McSPI Transfer Levels Register (MCSPI\_XFERLEVEL)

The McSPI transfer levels register (MCSPI\_XFERLEVEL) provides the transfer levels needed while using the FIFO buffer during transfer. The MCSIPI\_XFERLEVEL is shown in [Figure 21-41](#) and described in [Table 21-38](#).

**Figure 21-41. McSPI Transfer Levels Register (MCSPI\_XFERLEVEL)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 21-38. McSPI Transfer Levels Register (MCSPI\_XFERLEVEL) Field Descriptions**

Bit	Field	Value	Description
31-16	WCNT	0 1 ... FFFEh FFFFh	SPI word counter. Holds the programmable value of the number of SPI words to be transferred on the channel that is using the FIFO buffer. When the transfer has started, a read back of this register returns the current SPI word transfer index.  Counter not used 1 SPI word ... 65534 SPI word 65535 SPI word
15-8	AFL	0 1 ... FFh	Buffer almost full. Holds the programmable almost full level value used to determine almost full buffer condition. If you want an interrupt or a DMA read request to be issued during a receive operation when the data buffer holds at least <i>n</i> bytes, then the buffer MCSIPI_XFERLEVEL[AFL] must be set with <i>n</i> - 1.  1 byte 2 bytes ... 256 bytes
7-0	AEL	0 1 ... FFh	Buffer almost empty. Holds the programmable almost empty level value used to determine almost empty buffer condition. If you want an interrupt or a DMA write request to be issued during a transmit operation when the data buffer is able to receive <i>n</i> bytes, then the buffer MCSIPI_XFERLEVEL[AEL] must be set with <i>n</i> - 1.  1 byte 2 bytes ... 256 bytes




### 21.3.18 DMA Address Aligned FIFO Transmitter Register (MCSPi\_DAFTX)

The DMA address aligned FIFO transmitter register (MCSPi\_DAFTX) contains the SPI words to transmit on the serial link when the FIFO used and the DMA address is aligned on 256 bits. MCSPi\_DAFTX is an image of one of MCSPi\_TX(*i*) register corresponding to the channel that has its FIFO enabled. The MCSPi\_DAFTX is shown in [Figure 21-42](#) and described in [Table 21-39](#).

- Little endian host access SPI 8 bit word on 0; big endian host accesses on 3h.
- The SPI words are transferred with MSB first.

**Figure 21-42. DMA Address Aligned FIFO Transmitter Register (MCSPi\_DAFTX)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 21-39. DMA Address Aligned FIFO Transmitter Register (MCSPi\_DAFTX) Field Descriptions**

Bit	Field	Value	Description
31-0	DAFTDATA	0-FFFF FFFFh	FIFO data to transmit with DMA 256 bit aligned address. This register is only is used when MCSPi_MODULCTRL[FDAA] is set to 1 and only one of the MCSPi_CH(i)CONF[FFEW] of enabled channels is set. If these conditions are not respected, any access to this register returns a null value.

### 21.3.19 DMA Address Aligned FIFO Receiver Register (MCSPi\_DAFRX)

The DMA address aligned FIFO receiver register (MCSPi\_DAFRX) contains the SPI words to receive on the serial link when the FIFO used and the DMA address is aligned on 256 bits. MCSPi\_DAFRX is an image of one of MCSPi\_RX(*i*) register corresponding to the channel that has its FIFO enabled. The MCSPi\_DAFRX is shown in [Figure 21-43](#) and described in [Table 21-40](#).

- Little endian host access SPI 8 bit word on 0; big endian host accesses on 3h.

**Figure 21-43. DMA Address Aligned FIFO Receiver Register (MCSPi\_DAFRX)**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 21-40. DMA Address Aligned FIFO Receiver Register (MCSPi\_DAFRX) Field Descriptions**

Bit	Field	Value	Description
31-0	DAFRDATA	0-FFFF FFFFh	FIFO received data with DMA 256 bit aligned address. This register is only is used when MCSPi_MODULCTRL[FDAA] is set to 1 and only one of the MCSPi_CH(i)CONF[FFER] of enabled channels is set. If these conditions are not respected, any access to this register returns a null value.

---

---

## Timers

---

---

This chapter describes the operation of the software-programmable timer.

Topic	Page
<b>22.1 Introduction</b> .....	<b>2333</b>
<b>22.2 Architecture</b> .....	<b>2336</b>

## 22.1 Introduction

### 22.1.1 Overview

The timer module contains a free running upward counter with auto reload capability on overflow. The timer counter can be read and written in real-time (while counting). The timer module includes compare logic to allow an interrupt event on a programmable counter matching value.

A dedicated output signal can be pulsed or toggled on overflow and a matched event. This output can be used as a timing stamp trigger signal or PWM (pulse-width modulation) signal source. An additional dedicated output signal (PORGPOCFG) can be used for general-purpose IO, directly driven by bit 14 of the Timer Control Register (TCLR). Based on the programmable input signal transition type, a dedicated signal can be used to trigger an automatic timer counter capture event and generate an interrupt. A programmable clock divider (prescaler) allows reduction of the timer input clock frequency. All internal timer interrupt sources are merged in one module interrupt line and one wake-up line. Each internal interrupt source can be independently enabled or disabled.

This module is controllable through the OCP peripheral bus.

As two clock domains are managed inside this module, resynchronization is done by special logic between the OCP clock domain and the Timer clock domain. At reset, synchronization logic allows utilization of all ratios between the OCP clock and the Timer clock. A drawback of this mode is that the full-resynchronization path is used with access latency performance impact in terms of OCP clock cycles. In order to improve module access latency, and under restricted conditions on clock ratios, write-posted mode can be used by setting the POSTED bit of the Timer Synchronous Interface Control Register (TSICR). Under posted mode, the OCP write command is granted before the write process is complete in the timer clock domain. This mode allows software to do concurrent writes on Dual Mode timer registers and to observe write process completion (synchronization) at the software level by reading independent write posted status bits in the Write Posted Status Register (TWPS).

### 22.1.2 Features

The timer consists of the following features:

- Counter timer with compare and capture modes
- Auto-reload mode
- Start-stop mode
- Programmable divider clock source
- 16-32 bit addressing
- “On the fly” read/write registers
- Interrupts generated on overflow, compare and capture
- Interrupt enable
- Wake-up enable
- Write posted mode
- Dedicated input trigger for capture mode and dedicated output trigger/PWM signal
- Dedicated output signal for general purpose use PORGPOCFG
- OCP interface compatible

The Timer resolution and interrupt period are dependent on the selected input clock and clock prescale value. Example resolutions for common clock values are shown in [Table 22-1](#).

**Table 22-1. Timer Resolution and Maximum Range**


Clock	Prescaler	Resolution	Interrupt Period Range <sup>(1)</sup>
32 KHz	1 (min)	31.25 us	62.5 us to ~37h 17m
	256 (max)	8 ms	16 ms to ~397d 16h 22m
27 MHz	1 (min)	~37 ns	~74 ns to ~159s
	256 (max)	~9.48 us	~18.9 us to ~11h 18m
38.4 MHz	1 (min)	~26 ns	~52 ns to ~112 s
	256 (max)	~6.7 us	~13.3 us to ~7h 57m

<sup>(1)</sup> Minimum calculation adheres to recommendation of 2 clock cycle minimum between interrupts.

**22.1.3 Functional Block Diagram**

Figure 22-1 shows a block diagram of the timer.

**Figure 22-1. Timer Block Diagram**




### 22.1.4 GP Timer External System Interface

The general-purpose (GP) timer can send or receive stimulus to/from the external (off-chip) system. In the device, however, only certain timers are configured to output a PWM pulse or receive an external event signal used as a trigger to capture the current timer count. See the device-specific data manual details on which timers have IO capabilities.

Figure 22-2 shows the external system interface for the GP timers.

Figure 22-2. GP Timers External System Interface



**NOTE:** For the timers with IO capabilities, the PORGPOCFG output signal selects the timer PWM output or the timer capture input signal to the TIMn\_IO pad at the top level. When  $TCLR[GPO\_CFG] = 1$ , TIMn\_IO functions as a capture input. When  $TCLR[GPO\_CFG] = 0$ , TIMn\_IO functions as a PWM output.

## 22.2 Architecture

### 22.2.1 Functional Description

The general-purpose timer is an upward counter. It supports 3 functional modes:

- Timer mode
- Capture mode
- Compare mode

By default, after core reset, the capture and compare modes are disabled.

#### 22.2.1.1 Timer Mode Functionality

The timer is an upward counter that can be started and stopped at any time through the ST bit of the Timer Control Register (TCLR). The Timer Counter Register (TCRR) can be loaded when stopped or on the fly (while counting). TCRR can be loaded directly by a TCRR write access with the new timer value. TCRR can also be loaded with the value held in the Timer Load Register (TLDR), due to a write access to the Timer Trigger Register (TTGR). TCRR is loaded regardless of the TTGR written value. The TCRR value can be read when stopped or captured on-the-fly by a TCRR read access. The timer is stopped and the counter value is cleared to "0" when the module's reset is asserted. The timer is maintained in a stopped state after reset is released. When the timer is stopped, TCRR does not increment. The counter can be restarted from the frozen value unless TCRR has been reloaded with a new value.


When the one-shot mode is enabled (TCLR[AR] = 0), the counter is stopped after a counting overflow (counter value remains at zero).

When the auto-reload mode is enabled (TCLR[AR] = 1), TCRR is reloaded with the Timer Load Register (TLDR) value after a counting overflow.

It is not recommended to put the overflow value (FFFF FFFFh) in TLDR because it can lead to undesired results.

An interrupt can be issued on overflow, if the overflow interrupt enable bit is set in the Timer IRQENABLE Set Register (IRQENABLE\_SET[OVF\_EN\_FLAG] = 1). In addition, a dedicated output pin can be used to generate one positive pulse (picktimer duration) or to invert the current value (toggle mode) when an overflow occurs. Refer to [Section 22.2.1.5](#) for more details related to the dedicated pulse-width modulation (PWM) output pin.

**Figure 22-3. TCRR Timing Value**



### 22.2.1.2 Capture Mode Functionality

The timer value in TCRR can be captured and saved in TCAR1 or TCAR2 function of the mode selected in TCLR through the field CAPT\_MODE when a transition is detected on the module input pin (PIEVENTCAPT). The edge detection circuitry monitors transitions on the input pin (PIEVENTCAPT).

Rising transition, falling transition or both can be selected in TCLR (TCM bit) to trig the timer counter capture. The module sets the IRQSTATUS (TCAR\_IT\_FLAG bit) when an active transition is detected and at the same time the counter value TCRR is stored in one of the timer capture registers TCAR1 or TCAR2 as follows:


- If TCLR's CAPT\_MODE field is 0 then, on the first enabled capture event, the value of the counter register is saved in TCAR1 register and all the next events are ignored (no update on TCAR1 and no interrupt triggering) until the detection logic is reset or the interrupt status register is cleared on TCAR's position writing a 1 in it.
- If TCLR's CAPT\_MODE field is 1 then, on the first enabled captured event, the counter value is saved in TCAR1 register and, on the second enabled capture event, the value of the counter register is saved in TCAR2 register. All the other events are ignored (no update on TCAR1/2 and no interrupt triggering) until the detection logic is reset or the interrupt status register is cleared on TCAR's position writing a 1 in it. This mechanism is useful for period calculation of a clock if that clock is connected to the PIEVENTCAPT input pin.


The edge detection logic is reset (a new capture is enabled) when the active capture interrupt is served - TCAR\_IT\_FLAG bit of IRQSTATUS (previously 1) is cleared. The timer functional clock (input to prescaler) is used to sample the input pin (PIEVENTCAPT). Input negative or positive pulse can be detected when pulse time is above functional clock period. An interrupt can be issued on transition detection if the capture interrupt enable bit is set in the Timer Interrupt Enable Register IRQENABLE\_SET (TCAR\_IT\_FLAG bit).

In [Figure 22-4](#), the TCM value is 01 and CAPT\_MODE is 0 - only rising edge of the PIEVENTCAPT will trigger a capture in TCAR and only TCAR1 will update.

In [Figure 22-5](#), the TCM value is 01 and CAPT\_MODE is 1 - only rising edge of the PIEVENTCAPT will trigger a capture in TCAR1 on first enabled event and TCAR2 will update on the second enabled event.

**Figure 22-4. Capture Wave Example for CAPT\_MODE = 0**



**Figure 22-5. Capture Wave Example for CAPT\_MODE = 1**


### 22.2.1.3 Compare Mode Functionality

When the Compare Enable bit of the Timer Control Register (TCLR[CE]) is set to 1, the timer value in the Timer Counter Register (TCRR) is permanently compared to the value held in the Timer Match Register (TMAR). The TMAR value can be loaded at any time (timer counting or stopped). When the TCRR and the TMAR values match, an interrupt can be issued if the match interrupt enable bit is set in the Timer IRQENABLE Set Register (IRQENABLE\_SET[MAT\_EN\_FLAG] = 1). Software should write a compare value in the TMAR register before setting the TCLR[CE] bit to avoid any unwanted interrupt due to a reset value matching effect.

A dedicated output pin can be used to generate one positive pulse (piclktimer duration) or to invert the current value (toggle mode) when an overflow and a match occur. Refer to [Section 22.2.1.5](#) for more details related to the dedicated pulse-width modulation (PWM) output pin.

### 22.2.1.4 Prescaler Functionality

A prescaler counter can be used to divide the timer counter input clock frequency. The prescaler is enabled when the PRE bit of the Timer Control Register (TCLR[PRE]) is set. The 2<sup>n</sup> division ratio value (PTV) can be configured in the TCLR register. The prescaler counter is reset when the timer counter is stopped or reloaded on-the-fly. Refer to [Section 22.2.1.6](#) for more details on the prescaler clock ratio values.

**Table 22-2. Prescaler Functionality**

Contexts	Prescaler Counter	Timer Counter
Overflow (when Auto-reload on)	Reset	TLDR
TCRR Write	Reset	TCRR
TTGR Write	Reset	TLDR
Stop	Reset	Frozen



### 22.2.1.5 Pulse-Width Modulation

The timer can be configured to provide a programmable pulse-width modulation (PWM) output on a dedicated output pin (PORTIMERPWM). The PORTIMERPWM output pin can be configured to toggle on a specified event. The TRG field of the Timer Control Register (TCLR[TRG]) determines the trigger event when the PORTIMERPWM pin toggles. Either overflow or the combination of both overflow and match can be used to toggle the PORTIMERPWM pin.

When both overflow and match are configured to trigger the PWM pin, the matched event will be ignored from the moment the mode was set-up until the first overflow event occurs (see [Figure 22-7](#)).

The SCPWM bit in the TCLR register can be programmed to set or clear the PORTIMERPWM output signal only while the counter is stopped or the triggering is disabled. This allows fixing a deterministic state of the output pin while modulation is stopped. The modulation is synchronously stopped when the TRG bit is cleared and overflow occurs.

In the following timing diagrams, the internal overflow pulse is set each time an overflow occurs in the Timer Counter Register (TCRR), and the internal match pulse is set when the counter reaches the Timer Match Register (TMAR) value. Depending on the configured value of the TRG and PT bits of the TCLR register, the timer generates one pulse or inverts the current value on the output pin (PORTIMERPWM).

The Timer Load Register (TLDR) and Timer Match Register (TMAR) must keep values smaller than the overflow value (FFFF FFFFh) with at least 2 units. In case the PWM trigger events are both overflow and match, the difference between the values kept in the TLDR and TMAR registers must be at least 2 units. When match event is used, the CE bit of the TCLR register must be set.

In [Figure 22-6](#), TCLR[SCPWM] is cleared to 0. In [Figure 22-7](#), TCLR[SCPWM] is set to 1.

**Figure 22-6. Timing Diagram of Pulse-Width Modulation with SCPWM = 0**





Figure 22-7. Timing Diagram of Pulse-Width Modulation with SCPWM = 1



### 22.2.1.6 Timer Counting Rate

The timer counter is composed of a prescaler stage and a timer counter. The prescaler stage is clocked with the timer input clock and acts as a clock divider for the timer counter stage. The ratio can be managed by accessing the ratio definition field of the control register (PTV and PRE of TCLR). See [Table 22-3](#).

The timer rate is defined by:

- The value of the prescaler fields (PRE and PTV of TCLR register)
- The value loaded into the Timer Load Register (TLDR).

**Table 22-3. Prescaler Clock Ratios Value**

PRE	PTV	Divisor (PS)
0	X	1
1	0	2
1	1	4
1	2	8
1	3	16
1	4	32
1	5	64
1	6	128
1	7	256

The timer rate equation is as follows:

$$(FFFF\ FFFFh - TLDR + 1) \times \text{timer Clock period} \times \text{Clock Divider (PS)}$$

With timer Clock period = 1/ timer Clock frequency and PS =  $2^{(PTV + 1)}$ .

As an example, if we consider a timer clock input of 32 kHz, with a PRE field equal to 0, the timer output period is:

**Table 22-4. Value and Corresponding Interrupt Period**

TLDR	Interrupt period
0000 0000h	~37 h
FFFF 0000h	~2 s
FFFF FFF0h	500 $\mu$ s
FFFF FFFEh	62.5 $\mu$ s

### 22.2.1.7 Dual Mode Timer Under Emulation

During emulation mode (when PINSUSPENDN signal is active), the timer can/cannot continue running according to the value of the EmuFree bit of the timer OCP configuration register (TIOCP\_CFG).

If EmuFree is 1, timer execution is not stopped and, regardless of the value of PINSUSPENDN signal, and the interrupt assertion is still generated when overflow is reached.

If EmuFree is 0, counters (prescaler/timer) are frozen and an increment start occurs again as soon as PINSUSPENDN becomes inactive. The asynchronous input pin is internally synchronized on 2 TIMER clock rising edges.

## 22.2.2 Accessing Registers

All registers are 32-bit wide, accessible via OCP interface with 16-bit or 32-bit OCP access (Read/Write). The 32-bit registers write update in 16 bits access must be LSB16 first and the second write access must be MSB16. For the write operation, the module allows skipping the MSB access if the user does not need to update the 16 MSB bits of the register, but only for the OCP registers (TIDR, TIOCP\_CFG, IRQ\_EOI, IRQSTATUS\_RAW, IRQSTATUS, IRQENABLE\_SET, IRQENABLE\_CLR, IRQWAKEEN and TSICR). The write operation on any functional register (TCLR, TCRR, TLDR, TTGR and TMAR) must be complete (the MSB must be written even if the MSB data is not used).

### 22.2.2.1 Programming the Timer Registers

The TLDR, TCRR, TCLR, TIOCP\_CFG, IRQ\_EOI, IRQSTATUS, IRQENABLE\_SET, IRQENABLE\_CLR, IRQWAKEEN, TTGR, TSICR and TMAR registers write is done synchronously with OCP clock, by the host, using the OCP bus protocol.

### 22.2.2.2 Reading the Timer Registers

The counter register (TCRR) is a 32-bit “atomic datum” and 16-bit capture is done on the 16-bit LSB first to allow atomic LSB16 + MSB16 capture. Atomic capture is also performed for the TCAR1 and TCAR2 registers as they may change due to internal processes.

### 22.2.2.3 OCP Error Generation

The timer module responds with error indication in the following cases:

#### Error on write transactions

- Assert the PORSRESP = ERR signal in the same cycle as PORSCMDACCEPTED.
- Use the ERR code for PORSRESP during the response phase.

#### Error on read transactions

- Assert the PORSRESP = ERR signal in the same cycle as PORSCMDACCEPTED.
- Use the ERR code for PORSRESP during the response phase. PORSDATA in this case is not valid.

**Table 22-5. OCP Error Reporting**

Error Type	Response: SRESP = ERR
Unsupported PIOCPMCMDCMD command	Yes
Address error: Read or write to a non-existing internal address	No
Read to write-only registers and write to read-only registers	No
Unaligned address (PIOCPMADDR ≠ 00) on read/write transaction	Yes
Unsupported PIOCPMBYTEEN on read/write transaction	Yes

**NOTE:** Byte enable “0000” is a supported byte enable.

## 22.2.3 Posted Mode Selection

A choice between the two synchronization modes will be made taking into account the frequency ratio and the stall periods that can be supported by the system, without impacting the global performance.

The posted mode selection applies only to functional registers that require synchronization on/from timer clock domain. For write operation the registers affected by this posted/non-posted selection are: TCLR, TLDR, TCRR, TTGR and TMAR. For read operation the register affected by this posted/non-posted selection are: TCRR, TCAR1 and TCAR2.

The OCP clock domain synchronous registers TIDR, TIOCP\_CFG, TISTAT, IRQ\_EOI, IRQSTATUS, IRQSTATUS\_RAW, IRQENABLE\_SET, IRQENABLE\_CLR, IRQWAKEEN, TWPS and TSICR are not affected by the posted/non-posted mode selection; the write/read operation is effective and acknowledged (command accepted) after one OCP clock cycle from the command assertion.

The configuration posted/non-posted is made by setting the PIFREQRATIO when the module is integrated. The PIFREQRATIO signal should be tied to '1' when the freq (timer) < freq (OCP)/4 frequency, and tied to 0 when it is the opposite frequency ratio. The PIFREQRATIO represent the reset value of the TSICR (POSTED bit). The configuration can be changed (overwritten) by software, writing the TSICR (POSTED bit) register.

The following cases are possible:

- Posted Mode can be used when the functional frequency range is: freq (timer) < freq (OCP)/4.
- Non-Posted Mode can be used regardless of the frequency range. Recommended frequency is: freq (timer) >= freq (OCP)/4.

---

**NOTE:** The Non-Posted Mode can be also used when freq (timer) < freq (OCP)/4, but it is recommended to use the Posted Mode. Using Non-Posted Mode will delay the command accept and the transaction latency will be as described in the below chapters. Posted mode offers an OCP interface latency improvement and can be used only if the frequencies respect the freq (timer) < freq (OCP)/4 formula.

---

## 22.2.4 Write Registers Access

### 22.2.4.1 Write Posted

This mode can be used only if the functional frequency range is freq (timer) < freq (OCP)/4.

This mode is used if TSICR (POSTED bit) is set to 1 in the timer control register.

This mode uses a posted-write scheme to update any internal register. The write transaction is immediately acknowledged on the OCP interface, although the effective write operation will occur later, due to a resynchronisation in the timer clock domain. This has the advantage of not stalling either the interconnect system, or the CPU that requested the write transaction. For each register, a status bit is provided, that is set if there is a pending write access to this register.

In this mode, it is mandatory that the CPU checks the status bit prior to any write access. In case a write is attempted to a register with a previous access pending, the previous access is discarded without notice (this can lead to unexpected results also).

There is one status bit per register, accessible in the Timer Write Posted Status Register. When the timer module operates in this mode, there is an automatic sampling of the current timer counter value, in an OCP-synchronized capture register. Consequently, any read access to the timer counter register does not add any re-synchronization latency; the current value is always available.

A register read following a write posted register (on the same register) is not insured to read the previous write value if the write posted process is not completed. Software synchronization should be used to avoid non-coherent read.

The drawback of this automatic update mechanism is that it assumes a given relationship between the OCP interface frequency and the timer functional frequency.

This posted period is defined as the interval between the posted write access request and the reset of the posted bit in TWPS register, and can be quantified:

$$T \text{ (reset posted max.)} = 3 \text{ OCP clock} + 2.5 \text{ TIMER clock}$$

The time when the write accomplishes is:

$$T \text{ (write accomplish)} = 1 \text{ OCP clock} + 2.5 \text{ TIMER clock}$$

### 22.2.4.2 Write Non-Posted

This mode is functional regardless of the ratio between the OCP interface frequency and the functional clock frequency. Recommended functional frequency range is  $\text{freq (timer)} \geq \text{freq (OCP)}/4$ .

This mode is used if TSICR (POSTED bit) is cleared to 0 in the timer control register.

This mode uses a non posted-write scheme to update any internal register. That means the write transaction will not be acknowledged on the OCP interface, until the effective write operation occurs, after the resynchronisation in the timer clock domain. The drawback is that both the interconnect system and the CPU are stalled during this period.

- The latency of the interrupt serving is increased, as the interconnect system and CPU are stalled.
- An interconnect logic, including time-out logic to detect erroneous transactions, can generate an unwanted system abort event.

The stall period is defined as the interval between the non-posted write access request and the rise of the command accept signal and can be quantified:

$$T (\text{stall max.}) = 3 \text{ OCP clock} + 2.5 \text{ TIMER clock}$$

The time when the write accomplishes is:

$$T (\text{write accomplish}) = 1 \text{ OCP clock} + 2.5 \text{ TIMER clock}$$

A register read following a write to the same register is always coherent.

## 22.2.5 Read Registers Access

### 22.2.5.1 Read Posted

This mode can be used only if the functional frequency range is  $\text{freq (timer)} < \text{freq (OCP)}/4$ .

This mode is used if TSICR (POSTED bit) is set to 1 in the timer control register.

This mode uses a posted-read scheme, for reading any internal register. The read transaction is immediately acknowledged on the OCP interface, and the value to be read has been previously resynchronised. This has the advantage of not stalling either the interconnect system, or the CPU that requested the read transaction.

### 22.2.5.2 Read Non-Posted

This mode is functional whatever the ratio between the OCP interface frequency and the functional clock frequency. Recommended functional frequency range is  $\text{freq (timer)} \geq \text{freq (OCP)}/4$ .

This mode is used if TSICR (POSTED bit) is cleared to 0 in the timer control register.

This mode uses a non posted-read scheme, for reading any internal register. The read transaction will not be acknowledged on the OCP interface, until the effective read operation occurs, after the resynchronisation in the timer clock domain. The drawback is that both the interconnect system and the CPU are stalled during this period.

- The latency of the interrupt serving is increased, as the interconnect system and the CPU are stalled.
- An interconnect system including time-out logic to detect erroneous transactions can generate an unwanted system abort event.

This mode only applies only to three registers: TCRR, TCAR1 and TCAR2, which need resynchronisation from functional to OCP clock domains.

The stall period is defined as the interval between the non-posted read access request and the rise of the command accept signal and can be quantified:

$$T (\text{stall max.}) = 3 \text{ OCP clock} + 2.5 \text{ TIMER clock}$$

The time when the value is sampled is:

$$T (\text{read sample}) = 1 \text{ OCP clock} + 2.5 \text{ TIMER clock}$$

## Timer Registers

The timer registers are listed in [Table 22-6](#). All registers are:

- 32-bit register accessible in 16-bit mode
- Little-endian addressing


**Table 22-6. Timer Registers**

Offset	Acronym	Register Name	Section
00h	TIDR	Identification Register	<a href="#">Section 22.2.6</a>
10h	TIOCP_CFG	Timer OCP Configuration Register	<a href="#">Section 22.2.7</a>
20h	IRQ_EOI	Timer IRQ End-Of-Interrupt Register	<a href="#">Section 22.2.8</a>
24h	IRQSTATUS_RAW	Timer IRQSTATUS Raw Register	<a href="#">Section 22.2.9</a>
28h	IRQSTATUS	Timer IRQSTATUS Register	<a href="#">Section 22.2.10</a>
2Ch	IRQENABLE_SET	Timer IRQENABLE Set Register	<a href="#">Section 22.2.11</a>
30h	IRQENABLE_CLR	Timer IRQENABLE Clear Register	<a href="#">Section 22.2.12</a>
34h	IRQWAKEEN	Timer IRQ Wakeup Enable Register	<a href="#">Section 22.2.13</a>
38h	TCLR	Timer Control Register	<a href="#">Section 22.2.14</a>
3Ch	TCRR	Timer Counter Register	<a href="#">Section 22.2.15</a>
40h	TLDR	Timer Load Register	<a href="#">Section 22.2.16</a>
44h	TTGR	Timer Trigger Register	<a href="#">Section 22.2.17</a>
48h	TWPS	Timer Write Posted Status Register	<a href="#">Section 22.2.18</a>
4Ch	TMAR	Timer Match Register	<a href="#">Section 22.2.19</a>
50h	TCAR1	Timer Capture Register	<a href="#">Section 22.2.20</a>
54h	TSICR	Timer Synchronous Interface Control Register	<a href="#">Section 22.2.21</a>
58h	TCAR2	Timer Capture Register	<a href="#">Section 22.2.22</a>

### 22.2.6 TIDR Register

This read only register contains the revision number of the module. A write to this register has no effect. This register is used by software to track features, bugs, and compatibility.

**Figure 22-8. TIDR Register**



LEGEND: R = Read only; -n = value after reset

**Table 22-7. TIDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-30	SCHEME	R	1	Used to distinguish between old scheme and current.
29-28	Reserved	R	0	Reads return 0
27-16	FUNC	R	FFFh	Function indicates a software compatible module family.
15-11	R RTL	R	2h	RTL Version (R).
10-8	X MAJOR	R	3h	Major Revision (X).
7-6	CUSTOM	R	0	Indicates a special version for a particular device.
5-0	Y MINOR	R	1	Minor Revision (Y).



### 22.2.7 TIOCP\_CFG Register

This register allows controlling various parameters of the OCP interface.

**Figure 22-9. TIOCP\_CFG Register**

31	Reserved	4	3	2	1	0
	R-0	IDLEMODE	EMUFREE	SOFTRESET		
		R/W-0	R/W-0	R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-8. TIOCP\_CFG Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-4	Reserved	R	0	Reserved
3-2	IDLEMODE	R/W	0	Power management, req/ack control 0 = Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only. 1h = No-idle mode: local target never enters idle state. Backup mode, for debug only. 2h = Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events. 3h = Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate IP module "swakeup" output(s) is (are) implemented.
1	EMUFREE	R/W	0	Emulation mode 0 = The timer is frozen in emulation mode (PINSUSPENDN signal active). 1 = The timer runs free, regardless of PINSUSPENDN value.
0	SOFTRESET	R/W	0	Software reset Read 0 = Reset done, no pending action Write 0 = No action Read 1 = Reset ongoing Write 1 = Initiate software reset

### 22.2.8 IRQ\_EOI Register

Software End-Of-Interrupt: Allows the generation of further pulses on the interrupt line, if a new interrupt event is pending, when using the pulsed output.

Unused when using the level interrupt line (depending on module integration).

**Figure 22-10. IRQ\_EOI Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-9. IRQ\_EOI Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-1	Reserved	R	0	Reserved
0	LINE_NUMBER	R/W	0	Write the number of the interrupt line to apply a SW EOI to it. Note that there is only a single line (that is, number 0) Read 0 = Always returns 0 Write 0 = SW EOI on interrupt line Write 1 = No action

### 22.2.9 IRQSTATUS\_RAW Register

Component interrupt request status.

Check the corresponding secondary status register. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.

**Figure 22-11. IRQSTATUS\_RAW Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-10. IRQSTATUS\_RAW Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-3	Reserved	R	0	Reserved
2	TCAR_IT_FLAG	R/W	0	IRQ status for Capture Read 0 = No event pending Write 0 = No action Read 1 = IRQ event pending Write 1 = Trigger IRQ event by software
1	OVF_IT_FLAG	R/W	0	IRQ status for Overflow Read 0 = No event pending Write 0 = No action Read 1 = IRQ event pending Write 1 = Trigger IRQ event by software
0	MAT_IT_FLAG	R/W	0	IRQ status for Match Read 0 = No event pending Write 0 = No action Read 1 = IRQ event pending Write 1 = Trigger IRQ event by software

### 22.2.10 IRQSTATUS Register

Component interrupt request status.

Check the corresponding secondary status register. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).

**Figure 22-12. IRQSTATUS Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-11. IRQSTATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0	Reserved
2	TCAR_IT_FLAG	R/W	0	IRQ status for Capture Read 0 = No event pending Write 0 = No action Read 1 = IRQ event pending Write 1 = Clear pending event, if any
1	OVF_IT_FLAG	R/W	0	IRQ status for Overflow Read 0 = No event pending Write 0 = No action Read 1 = IRQ event pending Write 1 = Clear pending event, if any
0	MAT_IT_FLAG	R/W	0	IRQ status for Match Read 0 = No event pending Write 0 = No action Read 1 = IRQ event pending Write 1 = Clear pending event, if any


### 22.2.11 IRQENABLE\_SET Register

Component interrupt request enable.

Write 1 to set (enable interrupt).

Readout equal to corresponding \_CLR register.

**Figure 22-13. IRQENABLE\_SET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-12. IRQENABLE\_SET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0	Reserved
2	TCAR_EN_FLAG	R/W	0	IRQ enable for Compare Read 0 = IRQ event is disabled Write 0 = No action Read 1 = IRQ event is enabled Write 1 = Set IRQ enable
1	OVF_EN_FLAG	R/W	0	IRQ enable for Overflow Read 0 = IRQ event is disabled Write 0 = No action Read 1 = IRQ event is enabled Write 1 = Set IRQ enable
0	MAT_EN_FLAG	R/W	0	IRQ enable for Match Read 0 = IRQ event is disabled Write 0 = No action Read 1 = IRQ event is enabled Write 1 = Set IRQ enable


### 22.2.12 IRQENABLE\_CLR Register

Component interrupt request enable.

Write 1 to clear (disable interrupt).

Readout equal to corresponding \_SET register.

**Figure 22-14. IRQENABLE\_CLR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-13. IRQENABLE\_CLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0	Reserved
2	TCAR_EN_FLAG	R/W	0	IRQ enable for Compare Read 0 = IRQ event is disabled Write 0 = No action Read 1 = IRQ event is enabled Write 1 = Clear IRQ enable
1	OVF_EN_FLAG	R/W	0	IRQ enable for Overflow Read 0 = IRQ event is disabled Write 0 = No action Read 1 = IRQ event is enabled Write 1 = Clear IRQ enable
0	MAT_EN_FLAG	R/W	0	IRQ enable for Match Read 0 = IRQ event is disabled Write 0 = No action Read 1 = IRQ event is enabled Write 1 = Clear IRQ enable

### 22.2.13 IRQWAKEEN Register

Wakeup-enabled events taking place when module is idle will generate an asynchronous wakeup.

**Figure 22-15. IRQWAKEEN Register**

31	Reserved				16
R-0					
15	3	2	1	0	
Reserved		TCAR_WUP_FLAG	OVF_WUP_FLAG	MAT_WUP_FLAG	
R-0		R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-14. IRQWAKEEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0	Reserved
2	TCAR_WUP_ENA	R/W	0	Wakeup generation for Compare 0 = Wakeup disabled 1 = Wakeup enabled
1	OVF_WUP_ENA	R/W	0	Wakeup generation for Overflow 0 = Wakeup disabled 1 = Wakeup enabled
0	MAT_WUP_ENA	R/W	0	Wakeup generation for Match 0 = Wakeup disabled 1 = Wakeup enabled

### 22.2.14 TCLR Register

When the TCM field passed from (00) to any other combination then the TCAR\_IT\_FLAG and the edge detection logic are cleared.

The ST bit of TCLR register may be updated from the OCP interface or reset due to one-shot overflow. The OCP interface update has the priority.

**Figure 22-16. TCLR Register**

31	Reserved						16
R-0							
15	14	13	12	11	10	9	8
Reserved	GPO_CFG	CAPT_MODE	PT	TRG		TCM	
R-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	
7	6	5	4	2		1	0
SCPWM	CE	PRE	PTV		AR	ST	
R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-15. TCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-15	Reserved	R	0	Reserved
14	GPO_CFG	R/W	0	General purpose output—this register directly drives the PORGPOCFG output pin 0 = PORGPOCFG drives 0 1 = PORGPOCFG drives 1 Note: For specific use of GPO_CFG bit, see <a href="#">Section 22.1.4</a> .
13	CAPT_MODE	R/W	0	Capture mode. 0 = Single capture 1 = Capture on second event
12	PT	R/W	0	Pulse or toggle mode on PORTIMERPWM output pin 0 = Pulse 1 = Toggle
11-10	TRG	R/W	0	Trigger output mode on PORTIMERPWM output pin 0 = No trigger 1h = Trigger on overflow 2h = Trigger on overflow and match 3h = Reserved
9-8	TCM	R/W	0	Transition Capture Mode on PIEVENTCAPT input pin 0 = No capture 1h = Capture on low to high transition 2h = Capture on high to low transition 3h = Capture on both edge transition
7	SCPWM	R/W	0	This bit should be set or cleared while the timer is stopped or the trigger is off 0 = Clear the PORTIMERPWM output pin and select positive pulse for pulse mode 1 = Set the PORTIMERPWM output pin and select negative pulse for pulse mode
6	CE	R/W	0	0 = Compare mode is disabled 1 = Compare mode is enabled
5	PRE	R/W	0	Prescaler enable 0 = The TIMER clock input pin clocks the counter 1 = The divided input pin clocks the counter
4-2	PTV	R/W	0	Pre-scale clock Timer value. See <a href="#">Table 22-3</a> for more details.
1	AR	R/W	0	0 = One shot timer 1 = Auto-reload timer
0	ST	R/W	0	In the case of one-shot mode selected (AR = 0), this bit is automatically reset by internal logic when the counter is overflowed. 0 = Stop timer: Only the counter is frozen 1 = Start timer



### 22.2.15 TCRR Register

The TCRR register is a 32-bit register, 16-bit addressable. The MCU can perform a 32-bit access or two 16-bit accesses to access the register. Note that since the OCP clock is completely asynchronous with the timer clock, some synchronization is done in order to make sure that the TCRR value is not read while it is being incremented.

In 16-bit mode the following sequence must be followed to read the TCRR register properly:

First, perform an OCP Read Transaction to Read the lower 16-bit of the TCRR register (offset = 3Ch). When the TCRR is read and synchronized, the lower 16-bit LSBs are driven onto the output OCP data bus and the upper 16-bit MSBs of the TCRR register are stored in a temporary register.

Second, perform an OCP Read Transaction to read the upper 16-bit of the TCRR register (offset = 3Eh). During this Read, the value of the upper 16-bit MSBs that has been temporary register is forwarded onto the output OCP data bus.

So, to read the value of TCRR correctly, the first OCP read access has to be to the lower 16-bit (offset = 3Ch), followed by OCP read access to the upper 16-bit (offset = 3Eh).

As the TCRR is updated using more sources (shadow\_in\_tcrr, incremented value of tcrr, TLDR and "0"), a priority order will be defined:


The first priority is the OCP update.

The second is the reload way (triggered through TTGR reg. or following an auto-reload overflow).

The third is the one-shot overflow reset to 0.

The last is the incremented value.

**Figure 22-17. TCRR Register**



LEGEND: R = Read only; -n = value after reset


**Table 22-16. TCRR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TIMER_COUNTER	R/W	0	Value of TIMER counter

### 22.2.16 TLDR Register

LOAD\_VALUE must be different than the timer overflow value (FFFF FFFFh).

**Figure 22-18. TLDR Register**




LEGEND: R/W = Read/Write; -n = value after reset

**Table 22-17. TLDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	LOAD_VALUE	R/W	0	Timer counter value loaded on overflow in auto-reload mode or on TTGR write access

### 22.2.17 TTGR Register

The read value of this register is always FFFF FFFFh.

**Figure 22-19. TTGR Register**



LEGEND: R = Read only; -n = value after reset

**Table 22-18. TTGR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TTGR_VALUE	R/W	FFFF FFFFh	Any write to the TTGR register will load the value from TLDR into TCRR and clear the prescaler counter. This will occur regardless of the AR field value in the TCLR register. A read access of TTGR will always return FFFF FFFFh.

### 22.2.18 TWPS Register

In posted mode the software must read the pending write status bits (Timer Write Posted Status register bits [4:0]) to insure that following write access will not be discarded due to on going write synchronization process. These bits are automatically cleared by internal logic when the write to the corresponding register is acknowledged.

**Figure 22-20. TWPS Register**


LEGEND: R = Read only; -n = value after reset


**Table 22-19. TWPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-5	Reserved	R	0	Reserved
4	W_PEND_TMAR	R	0	When equal to 1, a write is pending to the TMAR register
3	W_PEND_TTGR	R	0	When equal to 1, a write is pending to the TTGR register
2	W_PEND_TLDR	R	0	When equal to 1, a write is pending to the TLDR register
1	W_PEND_TCRR	R	0	When equal to 1, a write is pending to the TCRR register
0	W_PEND_TCLR	R	0	When equal to 1, a write is pending to the TCLR register

### 22.2.19 TMAR Register

The TMAR register stores the value to be compared against the counter's current value using the timer's compare logic.

**Figure 22-21. TMAR Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 22-20. TMAR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	COMPARE_VALUE	R/W	0	Value to be compared to the timer counter

### 22.2.20 TCAR1 Register


When the appropriate (rising, falling or both) transition is detected in the edge detection logic the current counter value is stored to the TCAR1 register. Note that since the OCP clock is completely asynchronous with the timer clock, some synchronization is done in order to make sure that the TCAR1 value is not read while it is being updated due to some capture event.

In 16-bit mode the following sequence must be followed to read the TCAR1 register properly:

First, perform an OCP Read Transaction to Read the lower 16-bits of the TCAR1 register.

Second, perform an OCP Read Transaction to read the upper 16-bits of the TCAR1 register.

**Figure 22-22. TCAR1 Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 22-21. TCAR1 Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	CAPTURED_VALUE	R	0	Timer counter value captured on an external event trigger

### 22.2.21 TSICR Register

Access to this register is not stalled even if the timer is in non-posted mode configuration. To abort any wrong behavior, software can permanently reset the functional part of the module. Also in case of a wrong hardware PIFREQRATIO tied the POSTED field can be reprogrammed on the fly, so deadlock situation cannot happen.

Reset value of POSTED depends on hardware integration module at design time. Software must read POSTED field to get the hardware module configuration.

**Figure 22-23. TSICR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 22-22. TSICR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-3	Reserved	R	0	Reserved
2	POSTED	R/W	0	PIFREQRATIO 0 = Posted mode inactive: will delay the command accept output signal. 1 = Posted mode active (clocks ratio needs to fit freq (timer) less than freq (OCP)/4 frequency requirement)
1	SFT	R/W	0	This bit resets all the function parts of the module. During reads it always returns 0. 0 = Software reset is disabled 1 = Software reset is enabled
0	Reserved	R	0	Reserved

### 22.2.22 TCAR2 Register


When the appropriate (rising, falling or both) transition is detected in the edge detection logic and the capture on second event is activated from the control register (TCLR), the current counter value is stored to the TCAR2 register. Note that since the OCP clock is completely asynchronous with the timer clock, some synchronization is done in order to make sure that the TCAR2 value is not read while it is being updated due to some capture event.

In 16-bit mode the following sequence must be followed to read the TCAR2 register properly:

First, perform an OCP Read Transaction to Read the lower 16-bits of the TCAR2 register.

Second, perform an OCP Read Transaction to read the upper 16-bits of the TCAR2 register.

**Figure 22-24. TCAR2 Register**



LEGEND: R/W = Read/Write; -n = value after reset

**Table 22-23. TCAR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	CAPTURED_VALUE	R	0	Timer counter value captured on an external event trigger

## UART/IrDA/CIR Module

---

---

This chapter describes the function, operation, and configuration of the universal asynchronous receiver/transmitter (UART)/infrared data association (IrDA)/consumer infrared (CIR) module.

Topic	Page
<b>23.1 Introduction</b> .....	<b>2360</b>
<b>23.2 Architecture</b> .....	<b>2362</b>
<b>23.3 UART Registers</b> .....	<b>2394</b>

## 23.1 Introduction

### 23.1.1 Main Features

The main features of each of the UARTs are:

- Selectable UART/IrDA/CIR modes
- 16C750 compatibility
- Dual 64 entry FIFOs for received and transmitted data payload
- Programmable and selectable transmit and receive FIFO trigger levels for DMA and interrupt generation
- Programmable sleep mode
- Complete status reporting capabilities in both normal and sleep mode
- Frequency prescaler values from 0 to 16383 to generate the appropriate baud rates
- Internal system clock reference for baud setting (In this document, a 48 MHz reference clock is considered. For more information on reference clock support, see your device-specific data manual)
- Two DMA requests, 1 interrupt request to the system
- Break character detection and generation
- Configurable data format
  - Data bit: 5, 6, 7, or 8 bits
  - Parity bit: Even, odd, none
  - Stop-bit: 1, 1.5, 2 bit(s)
- Flow control: Hardware (RTS/CTS) or software (XON/XOFF)

The UART/IrDA module can operate in six different modes:

- UART 16x mode
- UART 16x mode with autobauding (greater than or equal to 1200 bits/s and less than or equal to 115.2 Kbits/s)
- UART 13x mode
- IrDA SIR mode (less than or equal to 115.2 Kbits/s)
- IrDA MIR mode (0.576 and 1.152 Mbits/s)
- IrDA FIR mode (4 Mbits/s)
- CIR mode (programmable modulation rates specific to remote control applications)

### 23.1.2 UART/Modem Functions

The UART/Modem has the following functions:

- Baud-rate from 300 bits/s up to 3.6864 Mbits/s (with a 48 MHz reference clock)
- Auto-baud between 1200 bits/s and 115.2 Kbits/s
- Software/Hardware flow control
  - Programmable Xon/Xoff characters
  - Programmable auto-RTS and auto-CTS
- Programmable serial interface characteristics
  - 5, 6, 7, or 8 bit characters
  - Even, odd, mark (always = 1), space (always = 0) or no parity (non parity bit frame) bit generation and detection
  - 1, 1.5, or 2 stop bit generation
- False start bit detection
- Line break generation and detection
- Fully prioritized interrupt system controls
- Internal test and loopback capabilities
- Modem control functions ( $\overline{\text{CTS}}$ ,  $\overline{\text{RTS}}$ ,  $\overline{\text{DSR}}$ ,  $\overline{\text{DTR}}$ , RIN, and  $\overline{\text{DCD}}$ )

### 23.1.3 IrDA Functions

The IrDA has the following functions:

- Slow infrared (SIR 115.2 KBAUD), medium infrared (MIR 0.576 MBAUD) and fast infrared (FIR 4.0 MBAUD) operations (very fast infrared (VFIR) is not supported)
- Framing error, cyclic redundancy check (CRC) error, illegal symbol (FIR), abort pattern (SIR, MIR) detection
- 8-entry status FIFO (with selectable trigger levels) available to monitor frame length and frame errors

### 23.1.4 CIR Features

The CIR mode uses a variable pulse-width modulation (PWM) technique (based on multiples of a programmable  $t$  period) to encompass the various formats of infrared encoding for remote-control applications. The CIR logic transmits data packets based on a user-definable frame structure and packet content.

The CIR includes the following key features to provide CIR support for remote control applications:

- Consumer Infrared remote control mode with programmable data encoding
- Transmit and receive modes supported
- Free data format (supports any remote-control private standards)
- Selectable bit rate
- Configurable carrier frequency
- 1/2, 5/12, 1/3, or 1/4 carrier duty cycle

## 23.2 Architecture

### 23.2.1 UART Signal Descriptions

Table 23-1 describes the UART interface.

**Table 23-1. UART Signal Description**

Signal	I/O	Description	Reset
RX	I	Serial data input for all modes.	Unknown
TX	O	Serial data output in UART modes. In other modes, this pin is set to the reset value (inactive state).	1
IRTX	O	Serial data output in IrDA modes (SIR, MIR and FIR). In other modes, this pin is set to the reset value (inactive state).	0
RCTX	O	Serial data output in CIR mode. In other modes, this pin is set to the reset value (inactive state).	0
$\overline{\text{CTS}}$	I	Clear to send. Active-low modem status signal. Reading bit 4 of the modem status register checks the condition of $\overline{\text{CTS}}$ . Reading bit 0 of that register checks a change of state of $\overline{\text{CTS}}$ since the last read of the modem status register. $\overline{\text{CTS}}$ is used in auto-CTS mode to control the transmitter.	Unknown
$\overline{\text{RTS}}$	O	Request to send. When active (low), the module is ready to receive data. Setting modem control register bit 1 activates $\overline{\text{RTS}}$ . It becomes inactive as a result of a module reset, loop back mode or by clearing the MCR[1]. In auto-RTS mode, it becomes inactive as a result of the receiver threshold logic.	1
SD	O	SD mode is used to configure the transceivers. The SD pin out is an inverted value of ACREG[6].	1
$\overline{\text{DSR}}$	I	Data set ready: Active-low modem status signal. Reading bit 5 of the modem status register checks the condition of $\overline{\text{DSR}}$ . Reading bit 1 of that register checks a change of state of $\overline{\text{DSR}}$ since the last read of the modem status register.	Unknown
$\overline{\text{DTR}}$	O	Data terminal ready: When active (low), this signal informs the modem that the module is ready to communicate. It is activated by setting bit 0 of the modem control register.	1
$\overline{\text{DCD}}$	I	Data carrier detect: Active-low modem status signal. The condition of $\overline{\text{DCD}}$ can be checked by reading bit 7 of the modem status register and any change in its state can be detected by reading bit 3 of that register.	Unknown
RIN	I	Ring indicator: Active-low modem status signal. The condition of RIN can be checked by reading bit 6 of the modem status register and any change in its state can be detected by reading bit 2 of that register.	Unknown

NOTE: Not all UART instances on a specific device support the full pinout shown here. Refer to the device data manual for details

### 23.2.2 UART/IrDA/CIR Mode Selection

To select a mode, set the MODESELECT field in MDR1[2:0] (see Table 23-2).

**Table 23-2. UART Mode Selection**


MDR1[2:0] Value	Mode
0h	UART 16x mode
1h	SIR mode
2h	UART 16x auto-baud
3h	UART 13x mode
4h	MIR mode
5h	FIR mode
6h	CIR mode
7h	Disable (default state)



### 23.2.3 UART Mode

This section describes how the UART functions in UART wired mode. [Figure 23-1](#) shows how to connect the UART operating in UART mode to another UART on an external device.


**Figure 23-1. UART to UART Connection With Full Handshaking**



The UART uses a wired interface for serial communication with a remote device. It can use hardware or software flow control to manage transmission/reception. Hardware flow control significantly reduces software overhead and increases system efficiency by automatically controlling serial data flow using the RTS output and CTS input signals. Software flow control automatically controls data flow by using programmable XON/XOFF characters.

The UART modem module is enhanced with an autobauding functionality, which in control mode allows to automatically set the speed, the number of bit per character, and the parity selected. [Figure 23-2](#) shows the UART frame data format. Each frame consists of a start bit, 5 to 8 data bits (user configurable), an optional parity bit (user configurable), and 1 or 2 stop bits (user configurable).

**Figure 23-2. UART Frame Data Format**



uart-005

### 23.2.3.1 Hardware Flow Control

Hardware flow control is composed of auto-CTS and auto-RTS. Auto-CTS and auto-RTS can be enabled/disabled independently by programming EFR[7:6]. With auto-CTS,  $\overline{\text{CTS}}$  must be active before the module can transmit data.

Auto-RTS only activates the  $\overline{\text{RTS}}$  output when there is enough room in the RX FIFO to receive data and de-activates the  $\overline{\text{RTS}}$  output when the RX FIFO is sufficiently full. The HALT and RESTORE trigger levels in the TCR determine the levels at which  $\overline{\text{RTS}}$  is activated/de-activated.

If both auto-CTS and auto-RTS are enabled, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO latency.

#### 23.2.3.1.1 Auto-RTS

Auto-RTS data flow control originates in the receiver block (see functional block diagram). The receiver FIFO trigger levels used in auto-RTS are stored in the TCR.  $\overline{\text{RTS}}$  is active if the RX FIFO level is below the HALT trigger level in TCR[3:0]. When the receiver FIFO HALT trigger level is reached,  $\overline{\text{RTS}}$  is de-asserted. The sending device (for example, another UART) may send an additional byte after the trigger level is reached because it may not recognize the de-assertion of  $\overline{\text{RTS}}$  until it has begun sending the additional byte.  $\overline{\text{RTS}}$  is automatically reasserted once the receiver FIFO reaches the RESUME trigger level programmed via TCR[7:4]. This reassertion requests the sending device to resume transmission.

#### 23.2.3.1.2 Auto-CTS

The transmitter circuitry checks  $\overline{\text{CTS}}$  before sending the next data byte. When  $\overline{\text{CTS}}$  is active, the transmitter sends the next byte. To stop the transmitter from sending the following byte,  $\overline{\text{CTS}}$  must be de-asserted before the middle of the last stop bit that is currently being sent. The auto-CTS function reduces interrupts to the host system. When auto-CTS flow control is enabled, the  $\overline{\text{CTS}}$  state changes need not trigger host interrupts because the device automatically controls its own transmitter. Without auto-CTS, the transmitter sends any data present in the transmit FIFO and a receiver overrun error can result.

### 23.2.3.2 Software Flow Control

Software flow control is enabled through the enhanced feature register (EFR) and the modem control register (MCR). Different combinations of software flow control can be enabled by setting different combinations of EFR[3:0]. There are two other enhanced features relating to software flow control:

- XON any function (MCR[5]): operation will resume after receiving any character after recognizing the XOFF character. The XON-any character is written into the RX FIFO even if it is a software flow character.
- Special character (EFR[5]): Incoming data is compared to XOFF2. Detection of the special character sets the XOFF interrupt (IIR[4]) but does not halt transmission. The XOFF interrupt is cleared by a read of the IIR. The special character is transferred to the RX FIFO.

### 23.2.3.2.1 Receive (RX)

When software flow control operation is enabled, the UART compares incoming data with XOFF1/2 programmed characters (in certain cases XOFF1 and XOFF2 must be received sequentially). When the correct XOFF characters are received, transmission is halted after completing transmission of the current character. XOFF detection also sets IIR[4] (if enabled via IER[5]) and causes the interrupt line to go low. To resume transmission a XON1/2 character must be received (in certain cases XON1 and XON2 must be received sequentially). When the correct XON characters are received IIR[4] is cleared and the XOFF interrupt disappears.

---

**NOTE:** If a parity, framing or break error occurs while receiving a software flow control character, this character will be treated as normal data and will be written to the RX FIFO.

---

When XON-any and special character detect are disabled and software flow control is enabled no valid XON or XOFF characters are written to the RX FIFO. For example, EFR[1:0] = 10, if XON1 and XOFF1 characters are received they do not get written to the RX FIFO. In the case where pairs of software flow characters are programmed to be received sequentially (EFR[1:0] = 11) the software flow characters are not written to the RX FIFO if they are received sequentially. However, received XON1/XOFF1 characters must be written to the RX FIFO if the subsequent character is not XON2/XOFF2.

### 23.2.3.2.2 Transmit (TX)

- XOFF1: Two characters are transmitted when the RX FIFO has passed the programmed trigger level TCR[3:0].
- XON1: Two characters are transmitted when the RX FIFO reaches the trigger level programmed via TCR[7:4].

---

**NOTE:** If after an XOFF character has been sent, software flow control is disabled, the module transmits XON characters automatically to enable normal transmission to proceed.

---

The transmission of XOFF/XON (s) follows the exact same protocol as transmission of an ordinary byte from the TX FIFO. This means that even if the word length is set to be 5, 6 or 7 characters then the 5, 6 or 7 least significant bits of XOFF1,2/XON1,2 are transmitted. Note that the transmission of 5, 6, or 7 bits of a character is seldom done but this functionality is included to maintain compatibility with earlier designs. It is assumed that software flow control and hardware flow control will never be enabled simultaneously.

## 23.2.3.3 Break and Time-Out Conditions

### 23.2.3.3.1 Time-Out Counter

An RX idle condition is detected when the receiver line, RX, has been high for a time equivalent to 4X programmed word length+12 bits. The receiver line is sampled midway through each bit. For sleep mode the counter is reset when there is activity on the RX line. For the timeout interrupt, the counter only counts when there is data in the RX FIFO and the count is reset when there is activity on the RX line or when the RHR is read.

### 23.2.3.3.2 Break Condition

When a break condition occurs, the TX line is pulled low. A break condition is activated by setting LCR[6]. Be aware that the break condition is not aligned on word stream; that is, a break condition can occur in the middle of a character. The only way to send a break condition on a full character, is:

- Reset transmit FIFO (if enabled)
- Wait for transmit shift register becomes empty (LSR[6] = 1)
- Take a guard time according to stop bit definition
- Set LCR[6] to 1

A break condition is asserted as long as LCR[6] is set to 1. The above functionality (timeout counter and break condition) only applies to the UART Modem operation and does not extend to the IrDA/CIR modes of operation.

---

**NOTE:** A break condition is asserted irrespective of CTS state when auto-CTS is programmed.

---

#### 23.2.3.4 UART Configuration Example

This section proposes outlines the programming stages to operate one UART module with FIFO, interrupt and no DMA capabilities. This is a three-step procedure that ensures quick start of these modules (obviously it does not cover every UART module feature). The first stage covers SW reset of the module (interrupts, status and controls); the second stage deals with FIFO configuration and enable. Finally, last stage deals with the baud rate data and stop configuration. The procedure below is programming language agnostic.

##### 23.2.3.4.1 UART Software Reset

**Goal:** To clear IER and MCR registers: remove UART breaks (LCR[6] = 0) and put module in reset (MDR1[2:0] = 7h).

**Procedure:** To write into both the IER and MCR register, EFR[4] must first be set to 1. To be able to access the EFR register, BFh must first be written to LCR register. Hence LCR = BFh; first write to the LCR register EFR[4] = 1. When LCR = BFh, enable the enhanced feature register LCR[7] = 0. Here, access to IER and MCR is allowed. IER = 0; disable interrupt MCR = 0. Force control signals inactive LCR[6] = 0. Here, UART breaks are removed MDR1 = 7h. Here, UART is in reset or disabled. Alternatively, the SYSC[1] can be set to 1 to start a hardware reset from the generic synchronous reset module. The reset progress can be monitored via the SYSS[0]. Once complete the above sequence should ensure the UART is in the equivalent disabled mode with reference to MDR1[2:0].

##### 23.2.3.4.2 UART FIFO Configuration

**Goal:** To set trigger level for halt/restore (TCR register), set trigger level for transmit/receive (TLR register), and configure FIFO (FCR register).

**Procedure:** To write into both the TLR and TCR registers, EFR[4] must be set to 1 and MCR[6] to 1. To write into FCR, EFR[4] must be set to 1. Note that EFR[4] = 1 has already been done in the previous section, hence a write to MCR[6] is necessary. MCR[6] = 1; set TCR, TLR, and FCR to the desired value. Here, accesses to TCR, TLR, and FCR must be disabled to avoid any further undesired writes to these registers. Hence, LCR = BFh, provides access to EFR, EFR[4] = 0; LCR[7] = 0; MCR[6] = 0.

##### 23.2.3.4.3 Baud Rate Data and Stop Configuration

**Goal:** To configure UART data and stop (LCR register). baud rate (DLH and DLL registers), and enable UART operation. In case interrupt capability is added, configuration must be added right before UART enable.


**Procedure:** Set LCR to desired value; LCR[7] to 1, gives access to DLH and DLL registers. Set DLH and DLL; LCR[7] = 0, removes access to DLH and DLL registers. Set IER to desired value. Set interrupts MDR1[2:0] = 0; enables UART without autobauding.

The UART module is operational.

### 23.2.4 IrDA Mode

This section describes the IrDA connection with an external device. Figure 23-3 shows how UART3 can be connected to an external infrared transceiver in the IrDA mode.

Figure 23-3. UART IrDA to External IR Device



The module performs serial-to-parallel conversion on received data characters and parallel-to-serial conversion on transmitted data characters by the processor. The complete status of each channel of the module and each received character/frame can be read at any time during functional operation via the line status register (LSR).

The module can be placed in an alternate mode (FIFO mode) relieving the processor of excessive software overhead by buffering received/transmitted characters. Both the receiver and transmitter FIFOs can store up to 64 bytes of data (plus three additional bits of error status per byte for the receiver FIFO) and have selectable trigger levels. Both interrupts and DMA are available to control the data-flow between the LH and the module.

#### 23.2.4.1 SIR Mode

In slow infrared (SIR) mode, data transfer takes place between the LH and peripheral devices at speeds of up to 115200 bauds speed. A SIR transmit frame starts with start flags (either a single C0h, multiple C0h, or a single C0h preceded by a number of FFh flags), followed by frame data, CRC-16 and ends with a stop flag (C1h). The bit format for a single word uses a single start bit, eight data bits and one stop bit and is unaffected by the use and settings of the LCR register.

Note that BLR[6] is used to select whether C0h or FFh start patterns is to be used, when multiple start flags are required. The SIR transmit state machine attaches start flags, CRC-16 and stop flags. It checks the outgoing data to establish if data transparency is required. SIR transparency is carried out if the outgoing data, between the start and stop flags, contains C0h, C1h, or 7Dh. If one of these is about to be transmitted, then the SIR state machine sends an escape character (7Dh) first, then inverts the fifth bit of the real data to be sent, and sends this data immediately after the 7Dh character.

The SIR receive state machine recovers the receive clock, removes the start flags, removes any transparency from the incoming data and determines frame boundary with reception of the stop flag. It also checks for errors such as: frame abort (0x7D character followed immediately by a C1h stop flag, without transparency), CRC error and frame-length error. At the end of a frame reception, the LH reads the line status register (LSR) to find out possible errors of the received frame.

---

**NOTE:** Data can be transferred both ways by the module, but when the device is transmitting, the IR RX circuitry is automatically disabled by hardware. See the UART3.ACREG[5] DIS\_IR\_RX bit description. This applies to all three modes: SIR, MIR, and FIR.

---

The infrared output in SIR mode can either be 1.6  $\mu$ s or 3/16 encoding, selected by the PULSETYPE bit of the auxiliary control register (ACREG[7]). In 1.6  $\mu$ s encoding, the infrared pulse width is 1.6  $\mu$ s and in 3/16 encoding the infrared pulse width is 3/16 of a bit duration (1/baud-rate). The transmitting device must send at least two start flags at the start of each frame for back-to-back frames.


---

**NOTE:** Reception supports variable-length stop-bits.

---

### 23.2.4.1.1 Frame Format

Figure 23-4 shows the IrDA SIR frame format.



uart-006

The CRC is applied on the address (A), control (C), and information (I) bytes.

---

**NOTE:** The two words of CRC are written to the FIFO in reception.

---

### 23.2.4.1.2 Asynchronous Transparency

Before transmitting a byte, the UART IrDA controller examines each byte of the payload and the CRC field (between BOF and EOF). For each byte equal to C0h (BOF), C1h (EOF), or 7Dh (control escape), the controller performs certain tasks:

- In transmission:
  - Inserts a control escape (CE) byte preceding the byte
  - Complements bit 5 of the byte (that is, exclusive ORs the byte with 20h)

The byte sent for the CRC computation is the initial byte written in the TX FIFO (before the XOR with 20h).
- In reception:
 

For the A, C, I, CRC field:

  - Compares the byte with the CE byte; if they are not equal, sends the byte to the CRC detector and stores it in the RX FIFO
  - If the byte is equal to the CE byte, discards the CE byte
  - Complements bit 5 of the byte following the CE
  - Sends the complemented byte to the CRC detector and stores it in the RX FIFO

### 23.2.4.1.3 Abort Sequence

The transmitter may decide to prematurely close a frame. The transmitter aborts by sending following sequence: 7DC1h. The abort pattern closes the frame without a CRC field or an ending flag. It is possible to abort a transmission frame by programming the ABORTEN bit of the auxiliary control register (ACREG[1]). When this bit is set to 1, 7Dh and C1h are transmitted and the frame is not terminated with CRC or stop flags. The receiver treats a frame as an aborted frame when a 7Dh character followed immediately by a C1h character have been received without transparency.


### 23.2.4.1.4 Pulse Shaping

The SIR mode supports both the 3/16th and the 1.6- $\mu$ s pulse duration methods. The PULSETYPE bit of the auxiliary control register (ACREG[7]) selects the pulse width method in transmit mode.

### 23.2.4.1.5 Encoder

Serial data from transmit state-machine is encoded to transmit data to the optoelectronics. While the serial data input to the (TXD) is high, the output (IRTX) is always low, and the counter used to form a pulse on IRTX is continuously cleared. After TXD resets to 0, IRTX rises on the falling edge of the 7th 16XCLK. On the falling edge of the 10th 16XCLK pulse, IRTX falls, creating a 3-clock-wide pulse. While TXD stays low, a pulse is transmitted during the 7th to the 10th clock of each 16-clock bit cycle.


Figure 23-5 shows the IrDA SIR encoding mechanism.



### 23.2.4.1.6 Decoder

After reset, RXD is high and the 4-bit counter is cleared. When a rising edge is detected on RX, RXD falls on the next rising edge of 16XCLK with sufficient setup time. RXD stays low for 16 cycles (16XCLK) and then returns to high as required by the IrDA specification. As long as no pulses (rising edges) are detected on the RX, RXD remains high.

Figure 23-6 shows the IrDA SIR decoding mechanism.

**Figure 23-6. IrDA SIR Decoding Mechanism**


The operation of the RX input can be disabled with DISIRRX bit of the auxiliary control register (ACREG[5]). Furthermore, the MDR2[6] can be used to invert the signal from the transceiver (RX output) pin to the IRRX logic inside the UART.

#### 23.2.4.1.7 IR Address Checking

In all IR modes, if address checking is enabled, only frames intended for the device are written to the RX FIFO. This is to avoid receiving frames not meant for this device in a multi-point infrared environment. It is possible to program two frame addresses that the UART IrDA receives with XON1/ADDR1 and XON2/ADDR2 registers.


Selecting address1 checking is done by setting EFR[0] to 1; selecting address2 checking is done by setting EFR[1] to 1. Clearing EFR[1:0] to 0 disables all address checking operations. If both bits are set, then the incoming frame is checked for both private and public addresses. If address checking is disabled, then all received frames are written into the reception FIFO.

#### 23.2.4.1.8 SIR Free Format Mode

To allow complete software flexibility in the transmission and reception of Infrared data packets, the SIR Free Format mode is a sub function of the existing SIR mode such that all frames going to and from the FIFO buffers are untouched with respect to appending and removing control characters and CRC values. In transmission phase, it uses the IRTX pin as in SIR mode.

This mode corresponds to a UART mode with a pulse modulation of 3/16 of baud-rate pulse width. For example, a normal SIR packet has BOF control and CRC error checking data appended (transmitting) or removed (receiving) from the data going to and from the FIFOs. In SIR Free Format mode only the data termed the FIFO DATA area as shown in [Figure 23-7](#) (and in [Figure 23-4](#)) would be transmitted and received.



**Figure 23-7. SIR Free Format Mode**


In this mode, the entire FIFO data packet is to be constructed (encoded and decoded) by the LH software.

The SIR Free Format mode is selected by setting the module in UART mode (MDR1[2:0] = 000) and the MDR2[3] register bit to one to allow the pulse shaping.

As the bit format is to remain the same, some UART mode configuration register need to be set at specific value:

- LCR[1:0] = 11 (8 data bits)
- LCR[2] = 0 (1 stop bit)
- LCR[3] = 0 (no parity)
- ACREG[7] = 0 (3/16 of baud-rate pulse width)

The features defined through MDR2[6] and ACREG[5] are also supported.

---

**NOTE:** All other configuration registers need to be at the reset value.

The UART mode interrupts are used for the SIR Free Format mode but many of them are not relevant (XOFF, RTS, CTS, Modem status register, .....).

---

### 23.2.4.1.9 Programming Models

#### Example 23-1. Receive IrDA

Receive IrDA frame with parity forced to 1, baud-rate = 112.5Kbs, FIFOs disabled.

- MDR1 = 01h
  - MDR1[2:0] = 001b: SIR mode
- LCR = A8h
  - LCR[7] = 1: access to write DLL and DLH
  - LCR[5:3] = 101: set parity type to forced 1 (default: no parity).
  - optional: LCR[2] = 1: set number of stop bits to 2 (default: 1)
  - optional: LCR[1:0] = 11b: set word length to 8 bits (default: 5)
- DLL = 1Ah: 115.2 Kbs
- DLH = 0h: 115.2 Kbs
- LCR = 28h: LCR[7] = 0 disables access to DLL and DLH and gives access to MCR, FCR, IER, BLR, EBLR, RHR
- optional: IER = 1: enable RHR interrupt

**Example 23-2. Transmit IrDA**


Transmit IrDA 6bytes frame with no parity, baud-rate = 112.5Kbs, FIFOs disabled, 3/16 encoding.

- MDR1 = 41h
  - MDR1[2:0] = 001b: SIR mode
  - MDR1[6] = 1: SIP is generated automatic after each transmission
- LCR = BFh: gives you access to EFR
- EFR = 10h: enhanced functions write enable
- LCR = 86h
  - LCR[7] = 1: access to write DLL and DLH
  - LCR[2] = 1: set number of stop bits to 2 (default: 1)
  - LCR[1:0] = 10b: set word length to 7 bits (default: 5)
- DLL = 1Ah: 115.2 Kbs
- DLH = 0h: 115.2 Kbs
- LCR = 06h: LCR[7] = 0 disables access to DLL and DLH and gives access to MCR, FCR, IER, BLR, EBLR, THR
- MCR = 01h: force  $\overline{DTR}$  output to active (low)
- optional: IER = 02h: enable THR interrupt
- TXFLL = 06h: transmit frame length is 6 bytes
- EBLR = 08: transmit 7 starts of frame
- optional: set ACREG[7] = 1: selects SIR pulse width to be 1.6  $\mu$ s (default 3/16 bit period).
- THR = desired data to be transmitted

**23.2.4.2 MIR Mode**

In medium infrared (MIR) mode, data transfer takes place between LH and peripheral devices at 0.576 or 1.152 Mbps/s speed. A MIR transmit frame starts with start flags (at least two), followed by a frame data, CRC-16 and ends with a stop flag (see [Figure 23-8](#)).

**Figure 23-8. MIR Transmit Frame Format**



On transmit, the MIR state machine attaches start flags, CRC-16, and stop flags. It also looks for 5 consecutive 1s in the frame data and automatically inserts 0 after 5 consecutive 1s (this is called bit stuffing).

On receive, the MIR receive state machine recovers the receive clock, removes the start flags, de-stuffs the incoming data and determines frame boundary with reception of the stop flag. It also checks for errors such as: frame abort, CRC error or frame-length error. At the end of a frame reception, the LH reads the line status register (LSR) to find out possible errors of received frame.

Data can be transferred both ways by the module but when the device is transmitting, the IR RX circuitry is automatically disabled by hardware. Refer to the DISIRRX bit of the auxiliary control register (ACREG[5]) for a description of the logical operation.

---

**NOTE:** This applies to all three modes SIR, MIR, and FIR.


---

**23.2.4.2.1 MIR Encoder/Decoder**

To meet the MIR baud rate tolerance of +/-0.1 percent with a 48-MHz clock input, a 42-41-42 encoding/decoding adjustment is performed. The reference start point is the first start flag, and the 42-41-42 cyclic pattern is repeated until the stop flag is sent or detected.

The jitter created this way is within MIR tolerances. The pulse width is not exactly 1/4, but it is within the tolerances defined by the IrDA specifications.

[Figure 23-9](#) shows the MIR baud rate adjustment mechanism.

**Figure 23-9. MIR Baud Rate Adjustment Mechanism**



uart-011

### 23.2.4.2.2 SIP Generation

In the MIR and FIR operation modes, the transmitter must send a serial infrared interaction pulse (SIP) at least once every 500 ms. The SIP informs slow devices (operating in SIR mode) that the medium is currently occupied.

When the SIPMODE bit of the mode definition register 1 (MDR1[6]) equals 1, the TX state machine always sends one SIP at the end of a transmission frame. But when MDR1[6] = 0, the transmission of the SIP depends on the SENDSIP bit of the auxiliary control register (ACREG[3]). The system (LH) can set ACREG[3] at least once every 500 ms. The advantage of this approach over the default approach is that the TX state machine does not need to send the SIP at the end of each frame which may reduce the overhead required.

Figure 23-10 shows the SIP.

**Figure 23-10. Serial Infrared Interaction Pulse (SIP)**


108-012

### 23.2.4.2.3 Programming Models

#### **Example 23-3. Receive IrDA**

Receive IrDA frame with no parity, baud-rate = 1.152 Mbs, FIFOs disabled.

- MDR1 = 04h
  - MDR1[2:0] = 100b: MIR mode
- LCR = 86h
  - LCR[7] = 1: access to write DLL and DLH
  - LCR[2] = 1: set number of stop bits to 2 (default: 1)
  - LCR[1:0] = 10b: set word length to 7 bits (default: 5)
- DLL = 01h: 1.152 Mbs
- DLH = 0h: 1.152 Mbs
- LCR = 06h: LCR[7] = 0 disables access to DLL and DLH and gives access to MCR, FCR, IER, BLR, EBLR, RHR
- MCR = 03h: forces  $\overline{DTR}$  and  $\overline{RTS}$  output to active (low).
- optional: IER = 1: enable RHR interrupt

#### **Example 23-4. Transmit IrDA**

Transmit IrDA 60 bytes frame with no parity, baud-rate = 1.152 Mbs, FIFOs disabled.

- MDR1 = 04h
  - MDR1[2:0] = 100b: MIR mode
- LCR = 82h
  - LCR[7] = 1: access to write DLL and DLH
  - LCR[1:0] = 10b: set word length to 7 bits (default: 5)
  - optional: LCR[2] = 1: set number of stop bits to 2 (default: 1)
- DLL = 01h: 1.152 Mbs
- DLH = 0h: 1.152 Mbs
- LCR = 02h: LCR[7] = 0 disables access to DLL and DLH and gives access to MCR, FCR, IER, BLR, EBLR, THR
- MCR = 01h: force  $\overline{DTR}$  output to active (low)
- optional: IER = 02h: enable THR interrupt
- TXFLL = 3Ch: transmit frame length is 60 bytes
- optional: EBLR = 08: transmit 8 additional starts of frame (MIR mode requires 2 starts anyway)
- optional: set ACREG[3] = 1: SIP sends at the end of transmission
- THR = desired data to be transmitted

### 23.2.4.3 FIR Mode

In fast infrared mode (FIR), data transfer takes place between LH and peripheral devices at 4 Mbits/s speed. A FIR transmit frame starts with preamble, followed by a start flag, frame data, CRC-32 and ends with a stop flag.

Table 23-3 shows the FIR transmit frame format.

**Table 23-3. FIR Transmit Frame Format**

Preamble (16x)	Start flag	Frame data	CRC-32	Stop flag
-------------------	------------	------------	--------	-----------

On transmit, the FIR transmit state machine attaches the preamble, start flag, CRC-32, and stop flag. It also encodes the transmit data into 4PPM format. It also generates the serial infrared interaction pulse (SIP).

On receive, the FIR receive state machine recovers the receive clock, removes start flag, decodes the 4PPM incoming data and determines frame boundary with reception of stop flag. It also checks for errors such as: illegal symbol, CRC error and frame-length error. At the end of a frame reception, the LH reads the line status register (LSR) to find out possible errors of the received frame.

Data can be transferred both ways by the module but when the device is transmitting, the IR RX circuitry is automatically disabled by hardware. Refer to the DISIRRX bit of the auxiliary control register (ACREG[5]) for a description of the logical operation.

---

**NOTE:** This applies to all three modes SIR, MIR, and FIR.

---

### 23.2.5 CIR Mode


In consumer infrared (CIR) mode, the infrared operation is designed to function as a programmable (universal) remote control. By setting the MDR1 register, the UART can be set to CIR mode in the same way as the other IrDA modes are set using the MDR1 register. The CIR mode uses a variable pulse width modulation technique (based on multiples of a programmable T period) to encompass the various formats of infrared encoding for remote control applications. The CIR logic is to transmit and receive data packets according to the user definable frame structure and packet content.

#### 23.2.5.1 Consumer IR Encoding

There are two distinct methods of encoding for remote control applications. The first uses time extended bit forms, that is, a variable pulse distance (or duration) whereby the difference between a logic 1 and logic 0 is the length of the pulse width; and the second is the use of a bi-phase where the encoding of the logic 0 and logic 1 is in the change of signal level from 1 -> 0 or 0 -> 1, respectively. Japanese manufacturers tend to favor the use of pulse duration encoding whereas European manufacturers favor the use of bi-phase encoding.

The CIR mode is designed to use a completely flexible free format encoding where a digit '1' from the TX/RX FIFO is to be transmitted/received as a modulated pulse with duration T. Equally, a '0' is to be transmitted/received as a blank duration T. The protocol of the data is to be constructed and deciphered by the host CPU. For example, the RC-5 protocol (Figure 23-11) using Manchester encoding can be emulated as using a "01" pair for one and "10" pair for a zero.

**Figure 23-11. RC-5 Bit Encoding**




Since the CIR mode logic does not impose a fixed format for infrared packets of data, the CPU software is at liberty to define the format through the use of simple data structures that will then be modulated into an industry standard such as RC-5 or SIRC to name a few. To send a sequence of “0101” in RC-5, the host software must write an eight bit binary character of “10011001” to the data TX FIFO of the UART.

For SIRC, the modulation length (multiples of T) is the method to distinguish between a “1” or a “0”. The following SIRC digits show the difference in encoding between this and RC-5 for example.

**NOTE:** The pulse width is extended for “1” digits.


Figure 23-12 shows SIRC bit encoding.

**Figure 23-12. SIRC Bit Encoding**



To construct comprehensive packets that constitute remote control commands, the host software must combine a number of 8-bit data characters in a sequence that follows one of the universally accepted formats.

Figure 23-13 shows a standard RC-5 frame as detected by the UART3 in CIR mode (the SIRC format follows this). Each field in RC-5 can be considered as two T pulses (digital bits) from the TX and RX FIFOs.

**Figure 23-13. RC-5 Standard Packet Format**


uart-018


Where:

- S1, S2: Start bits (always 1)
- T: Toggle bit
- A4..A0: Address (or system) bits
- C5..C0: Command bits

The toggle bit T changes each time a new command is transmitted to allow detection of pressing the same key twice (or effectively receiving the same data from the host consecutively). Since a code is being sent as long as the CPU transmits characters to the UART for transmission, a brief delay in the transmission of the same command would be detected by the use of the toggle bit. The address bits define the machine or device that the Infrared transmission is intended for and the command defines the operation.


To accommodate an extended RC-5 format, the S2 bit is replaced by an additional command bit (C6) that allows the command range to increase to 7 bits. This format is known as the extended RC-5 format.

The SIRC encoding uses the duration of modulation for mark and space; hence the duration of data bits inside the standard frame length will vary depending upon the logic 1 content. [Figure 23-14](#) shows the packet format and bit encoding. As [Figure 23-14](#) shows, 1 start bit of 2 ms and control codes are followed by data that constitute the entire frame.

**Figure 23-14. SIRC Packet Format**


uart-019

**NOTE:** The encoding must take a standard duration, but the contents of the data can vary. This implies that the control software for emitting and receiving data packets must exercise a scheme of interpacket delay, where the emission of successive packets can be done only after a real-time delay has expired.

**Figure 23-15. SIRC Bit Transmission Example**


uart-020

This document does not describe all encoding methods and techniques; the preceding information shows the considerations required to employ different encoding methods for different industry-standard protocols. See industry-standard documentation for specific methods of encoding and protocol usage.




### 23.2.5.2 CIR Mode Operation

In CIR mode, the infrared operation functions as a programmable (universal) remote control. CIR mode uses a variable PWM technique (based on multiples of a programmable  $t$  period) to encompass the various formats of infrared encoding for remote-control applications. The CIR logic transmits data packets based on user-defined frame structure and packet content.

### 23.2.5.3 Carrier Modulation

Looking closely at the actual modulation pulses of the infrared data stream, each modulated pulse that constitutes a digit is a train of on/off pulses (see [Figure 23-16](#)).

**Figure 23-16. CIR Pulse Modulation**



A minimum of 4 modulation pulses per bit is required by the module. Based on the requested modulation frequency, the CFPS register must be set with the correct dividing value to provide the more accurate pulse frequency:

$$\text{Dividing value} = (FCLK/12)/MODfreq$$

Where:

- FCLK = System clock frequency (48 MHz)
- 12 = real value of BAUD multiple
- MODfreq = Effective frequency of the modulation (MHz)


For example, for a targeted modulation frequency of 36 kHz, the CFPS value must be set to 111 in decimal, which provides a modulation frequency of 36.04 kHz.

**NOTE:** The CFPS register starts with a reset value of 105 (decimal), which translates to a frequency of 38.1 kHz.

The duty cycle of these pulses is user-defined by the CIRPULSEMODE field in the mode definition register 2 (MDR2[5:4]).

Figure 23-17 shows the CIR modulation duty cycles.

**Figure 23-17. CIR Modulation Duty Cycle**



The transmission logic ensures that all pulses are transmitted completely (that is, no cutoff during transmission). Furthermore, while transmitting continuous bytes back-to-back, no delay is inserted between 2 transmitted bytes.

**NOTE:** The CIR RX demodulation can be bypassed by setting the MDR3[0] register bit. This bit will not affect the transmission modulation.

#### 23.2.5.4 Frequency Divider Values

As previously explained, the data transferred is a succession of pulses with a T period. Depending on the standards used, the T period is defined through the DLL and DLH registers, which defined the value to divide the functional clock (48 MHz):

$$\text{Dividing value} = (\text{FCLK}/16)/\text{Tfreq}$$

Where:

FCLK = System clock frequency (48 MHz)  
 16 = real value of BAUD multiple  
 Tfreq = Effective frequency of the T pulse (MHz)


### 23.2.6 FIFO Management

The FIFO is accessed by reading/writing the RHR and THR registers. Parameters are controlled using the FIFO control register (FCR) and supplementary control register (SCR). Reading the TXFIFOFULL bit in SSR[0] as 1 means the FIFO is full.

The TLR register controls the FIFO trigger level, which enables the DMA and interrupt generation. After reset, both transmitter and receiver FIFOs are disabled; so, in effect, the trigger level is the default value of 1 byte. [Figure 23-18](#) shows the FIFO management registers.

**NOTE:** Data in the RHR register is not overwritten when an overflow occurs.  
The SFLSR, SFREGL, and SFREGH status registers are used in IrDA mode only.

**Figure 23-18. FIFO Management**




uart-023

### 23.2.6.1 FIFO Interrupt Mode

In the FIFO interrupt mode (FIFO\_EN bit in the FIFO control register (FCR[0]) is set to 1 and relevant interrupts are enabled via the interrupt enable register (IER)), an interrupt signal informs the processor of the status of the receiver and transmitter. These interrupts are raised when the receive/transmit FIFO threshold (TLR[7:4] and TLR[3:0] fields or the FCR[7:6] and FCR[5:4] fields, respectively) are reached; the interrupt signals instruct the Local Host to transfer data to the destination (from the UART module in receive mode and/or from any source to the UART FIFO in transmit mode). Note also that in the case of the UART flow control being enabled along with the interrupt capabilities, the user must ensure that the UART flow control FIFO threshold (TCR[3:0]) is greater than or equal to the receive FIFO threshold.

Figure 23-19 shows the generation of the receive FIFO interrupt request.


**Figure 23-19. Receive FIFO Interrupt Request Generation**



In receive mode, no interrupt is generated until the receive FIFO reaches its threshold. Once low, the interrupt can be de-asserted only when the Local Host has handled enough bytes to make the FIFO level below threshold. The flow control threshold is set at a higher value than the FIFO threshold.

Figure 23-20 shows the generation of the transmit FIFO interrupt request.

**Figure 23-20. Transmit FIFO Interrupt Request Generation**



In transmit mode, an interrupt request is automatically asserted when the TX FIFO is empty. This request is de-asserted when the TX FIFO crosses the threshold level. The interrupt line is de-asserted until a sufficient number of elements is transmitted to go below the TX FIFO threshold.

### 23.2.6.2 FIFO Polled Mode Operation

In FIFO polled mode (FCR[0] = 0, relevant interrupts disabled via interrupt enable register (IER)) the status of the receiver and transmitter can then be checked by polling the line status register (LSR). This mode is an alternative to the FIFO interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the LH.

### 23.2.6.3 FIFO DMA Mode Operation

#### 23.2.6.3.1 DMA Signaling

There are four modes of DMA operation, DMA mode 0/1/2/3. They can be selected as follows:

- When SCR[0] = 0: setting FCR[3] to 0 enables DMA mode 0, setting FCR[3] to 1 enables DMA mode 1.
- When SCR[0] = 1: SCR[2:1] determines DMA mode 0 to 3, according to supplementary control register (SCR).

So for instance:

- if no DMA operation is desired: set SCR[0] to 1 and SCR[2:1] to 00 (FCR[3] is discarded)
- if DMA mode 1 is desired: either set SCR[0] to 0 and FCR[3] to 1 or set SCR[0] to 1 and SCR[2:1] to 01 (FCR[3] is discarded)

If the FIFOs are disabled (FCR[0] = 0), DMA occurs in single character transfers.

---

**NOTE:** Note that when DMA mode 0 has been programmed, the signals associated with DMA operation are not active.

---

#### 23.2.6.3.2 DMA Transfers (DMA Mode 1, 2, or 3)

Figure 23-21, Figure 23-22, Figure 23-23, and Figure 23-24 show the supported DMA operations.


In receive mode, a DMA request is generated as soon as the receive FIFO reaches its threshold level defined in the trigger level register (TLR). This request is de-asserted when the number of bytes defined by the threshold level has been read by the system DMA.

In transmit mode, a DMA request is automatically asserted when the transmit FIFO is empty. This request is de-asserted when the number of bytes defined by the number of spaces in the trigger level register (TLR) has been written by the system DMA. If an insufficient number of characters are written, then the DMA request will remain active.

The DMA request is again asserted if the FIFO can receive the number of bytes defined by the TLR register.


There are a number of ways the threshold can be programmed. The example in Figure 23-22 is of a DMA transfer that operates with a space setting of 56, which could arise from the use of the auto settings in the FCR[5:4] or the use of the TLR[3:0] concatenated with the FCR[5:4]. The setting of 56 spaces in the UART/IrDA/CIR module should correlate with settings of the system DMA so that the buffer does not overflow (program the DMA request size of the Local Host controller to be equal to the number of spaces value in the UART/IrDA/CIR module).

**Figure 23-21. Receive FIFO DMA Request Generation (32 Characters)**



uart-026


**Figure 23-22. Transmit FIFO DMA Request Generation (56 Spaces)**



uart-027

Figure 23-23 shows an example with 8 spaces to show the buffer level crossing the space threshold. Again, the Local Host DMA controller settings must correspond to that of the UART/IrDA/CIR module.


**Figure 23-23. Transmit FIFO DMA Request Generation (8 Spaces)**



uart-028

The final example illustrates the setting of one space which uses the DMA for each transfer of one character to the transmit buffer (see Figure 23-24). The buffer is filled at a faster rate than the BAUD rate transmits data to the TX pin. Eventually, the buffer is completely full and the DMA operations stop transferring data to the transmit buffer. There are two occasions where the buffer holds the maximum amount of data words, shortly after this, the DMA is disabled to illustrate the slower transmission of the data words to the TX pin. Eventually, the buffer will be emptied at the rate specified by the BAUD Rate Settings of the DLL and DLH registers. Again, the DMA settings should correspond to the system's Local Host DMA controller settings in order to ensure the correct operation of this logic.

**Figure 23-24. Transmit FIFO DMA Request Generation (1 Space)**




uart-029

### 23.2.6.3.3 DMA Transmission

Figure 23-25 shows the DMA transmission process.

**Figure 23-25. Transmission Process**



uart-030


- Data to be transmitted are put in the memory reserved for UART/IrDA/CIR transmission by the DMA:
  - Until the TX FIFO trigger level is not reached, a DMA request is generated.
  - An element (1 byte) is transferred from the SDRAM to the TX FIFO at each DMA request (DMA element synchronization).
- Data in the TX FIFO are automatically transmitted.
- The end of the transmission is signaled by the UARTi.THR empty (TX FIFO empty).

**NOTE:** In IrDA mode, the transmission is not ended immediately after the TX FIFO empties, at which point there are still the last data byte, the CRC field, and the stop flag to be transmitted; thus, the end of transmission is a few milliseconds after the UARTi.THR register empties.

### 23.2.6.3.4 DMA Reception

Figure 23-26 shows the DMA reception process.

**Figure 23-26. Reception Process**



uart-031

1. Enable the reception.
2. Received data are put in the RX FIFO.
3. Data are transferred from the RX FIFO to the device memory by the DMA.
  - At each received byte, the RX FIFO trigger level (one character) is reached and a DMA request is generated.
  - An element (1 byte) is transferred from the RX FIFO to the SDRAM at each DMA request (DMA element synchronization).
4. The end of the reception is signaled by the EOF interrupt.



#### 23.2.6.4 IrDA Status FIFO

In IrDA modes, a status FIFO is used to record the received frame status. When a complete frame is received, the length of the frame and the error bits associated with the frame are written into the status FIFO. The frame length and error status can be read by reading SFREGL/H and SFLSR. Reading the SFLSR causes the read pointer to be incremented. The status FIFO is eight entries deep and therefore can hold the status of eight frames. The LH uses the frame-length information to locate the frame-boundary in the received frame data. The LH can screen bad frames using the error-status information and later request the sender to resend only the bad frames. This status FIFO can be used very effectively in DMA as the LH need not be interrupted every time a frame is received but only whenever the programmed status FIFO trigger level is reached.

#### 23.2.6.5 Frame Closing

There are two ways by which a transmission-frame can be properly terminated:

- **Frame-length method:** Frame-length method is selected when MDR1[7] = 0. The LH writes the frame-length value to TXFLH and TXFLL registers. The device automatically attaches end flags to the frame once the number of bytes transmitted becomes equal to the frame-length value.
- **Set-EOT bit Method:** Set-EOT bit method is selected when MDR1[7] = 1. The LH writes 1 to ACREG[0] (EOT bit) just before it writes the last byte to the TX FIFO. When the LH writes the last byte to the TX FIFO, the device internally sets the tag bit for that particular character in the TX FIFO. As the TX state machine reads data from the TX FIFO it uses this tag-bit information to attach end flags and properly terminate the frame.

#### 23.2.6.6 Store and Controlled Transmission (SCT)

In SCT the LH first starts writing data into the TX FIFO. Then, after it writes a part of a frame (for a bigger frame) or a whole frame (a small frame, that is, supervisory frame), it writes a 1 to ACREG[2] (deferred TX start) to start transmission. SCT is enabled when MDR1[5] = 1. This method of transmission is different from the normal mode, where transmission of data starts immediately after data is written to the TX FIFO. SCT is useful to send short frames without TX underrun.

#### 23.2.6.7 Underrun During Transmission

Underrun in transmission occurs when the TX FIFO becomes empty before the end of the frame is transmitted. When underrun occurs, the device closes the frame with end-flags but attaches an incorrect CRC value. The receiving device detects a CRC error and discards the frame; it can then ask for a re-transmission. Underrun also causes an internal flag to be set which disables further transmission. Before the next frame can be transmitted the system (LH) must:

- Reset the TX FIFO
- Read the RESUME register. This clears the internal flag.

This functionality can be disabled with ACREG[4], compensated by the extension of the stop bit in transmission in case the TX FIFO is empty.

#### 23.2.6.8 Overrun During Receive

Overrun occurs during receive if the RX state machine tries to write data into the RX FIFO when it is already full. When overrun occurs, the device interrupts the LH with IIR[3] and discards the remaining portion of the frame. Overrun also causes an internal flag to be set, which disables further reception. Before the next frame can be received the system (LH) must:

- Reset the RX FIFO
- Read the RESUME register. This clears the internal flag.

## 23.2.7 Interrupts

The UART/IrDA/CIR module generates interrupts. All interrupts can be enabled/disabled by writing to the appropriate bit in the interrupt enable register (IER). The interrupt status of the device can be checked at any time by reading the interrupt identification register (IIR). The UART, IrDA and CIR modes have different interrupts in the UART/IrDA/CIR module and therefore different IER and IIR mappings according to the selected mode.

### 23.2.7.1 Trigger Levels

The UART provides programmable trigger levels for both receiver and transmitter DMA and Interrupt generation. After reset, both transmitter and receiver FIFOs are disabled; so, in effect, the trigger level is the default value of one byte. The programmable trigger levels are an enhanced feature available via the trigger level register (TLR).

### 23.2.7.2 UART Mode Interrupts

In UART modes, there are seven possible interrupts. These interrupts are prioritized to six different levels. When an interrupt is generated, the interrupt identification register (IIR) indicates that an interrupt is pending by bringing IIR[0] to 0 and provides the type of interrupt through IIR[5-1]. [Table 23-4](#) summarizes the interrupt control functions.

It is important to note that for the receiver line status interrupt, RX\_FIFO\_STS bit (LSR[7]) generates the interrupt. For the XOFF interrupt, if a XOFF flow character detection caused the interrupt, the interrupt is cleared by a XON flow character detection. If special character detection caused the interrupt, the interrupt is cleared by a read of the IIR.

**Table 23-4. UART Mode Interrupts**

IIR[5:0]	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Method
00 0001	None	None	None	None
00 0110	1	Receiver line status	OE, FE, PE, or BI errors occur in characters in the RX FIFO.	FE, PE, BI: Read RHR register. OE: Read LSR register.
00 1100	2	RX time-out	Stale data in RX FIFO	Read RHR register.
00 0100	2	RHR interrupt	DRDY (data ready) (FIFO disable)  RX FIFO above trigger level (FIFO enable)	Read RHR register until interrupt condition disappears.
00 0010	3	THR interrupt	TFE (THR empty) (FIFO disable)  TX FIFO below trigger level (FIFO enable)	Write to THR register until interrupt condition disappears.
00 0000	4	Modem status	See the MSR register.	Read MSR register.
01 0000	5	XOFF interrupt/special character interrupt	Receive XOFF characters/special character	Receive XON character(s), if XOFF interrupt. Read IIR register, if special character interrupt.
10 0000	6	CTS, RTS, DSR	RTS pin, CTS pin, or DSR pin changes state from active (low) to inactive (high).	Read IIR register.

### 23.2.7.3 IrDA Mode Interrupts

In IrDA modes, there are eight possible interrupts. The interrupt line is activated when any of the eight interrupts is generated (there is no priority). For IIR[5], interrupt source 1 is used with interrupt reset method 1 and interrupt source 2 is used with interrupt reset method 2. [Table 23-5](#) summarizes the interrupt control functions.

**Table 23-5. IrDA Mode Interrupts**

IIR Bit	Interrupt Type	Interrupt Source	Interrupt Reset Method
0	RHR interrupt	DRDY (data ready) (FIFO disable) RX FIFO above trigger level (FIFO enable)	Read RHR register until interrupt condition disappears.
1	THR interrupt	TFE (THR empty) (FIFO disable) TX FIFO below trigger level (FIFO enable)	Write to THR register until interrupt condition disappears.
2	Last byte in RX FIFO	Last byte of frame in RX FIFO is available to be read at the RHR port.	Read RHR register.
3	RX overrun	Write to RHR register when RX FIFO full.	Read RESUME register.
4	Status FIFO interrupt	Status FIFO triggers level reached.	Read SFREGL/H, SFLSR. Status FIFO read pointer is incremented only when reading SFLSR.
5	TX status (indicated by MDR2[0] (IRTX_UNDERRUN))	1. THR empty before EOF sent. Last bit of transmission of the IrDA frame occurred, but with an underrun error. OR 2. Transmission of the last bit of the IrDA frame completed successfully.	1. Read RESUME register. OR 2. Read IIR register.
6	Receiver line status interrupt	CRC, ABORT, or frame-length error is written into STATUS FIFO.	Read STATUS FIFO (read until empty - maximum of eight reads required).
7	Received EOF	Received end-of-frame.	Read IIR register.

### 23.2.7.4 CIR Mode Interrupts

The CIR mode uses a subset of the existing IrDA mode interrupts. [Table 23-6](#) summarizes the interrupt modes that are to be maintained. In CIR mode, IIR bit 5 has a single purpose of indicating that the last bit of infrared data has been passed to the IR TX pin.

**Table 23-6. CIR Mode Interrupts**

IIR Bit	Interrupt Type	Interrupt Source	Interrupt Reset Method
0	RHR interrupt	DRDY (data ready) (FIFO disable) RX FIFO above trigger level (FIFO enable)	Read RHR register until interrupt condition disappears.
1	THR interrupt	TFE (THR empty) (FIFO disable) TX FIFO below trigger level (FIFO enable)	Write to THR register until interrupt condition disappears.
2	RXSTOPIT interrupt	Receive stop interrupt (depending on value set in the BOF length register (EBLR))	Read IIR register.
3	RXOEIT interrupt	Write to RHR register when RX FIFO full.	Read RESUME register.
4	N/A for CIR mode		
5	TX status	Transmission of the last bit of the frame is completed successfully.	Read IIR register.
6-7	N/A for CIR mode		

### 23.2.7.5 Wake-Up Interrupt

Wake-up interrupt is a special interrupt, which is not designed in the same way than previous ones. This interrupt is enabled when the RX\_CTS\_DSR\_WAKE\_UP\_ENABLE bit of the supplementary control register (SCR[4]) is set to one. The IIR register is not modified when it occurs, SSR[1] must be checked to detect a wake-up-event. When wake-up interrupt occurs, the only way to clear it, is to reset SCR[4] to 0. Wake-up can also occur if the WER[7] TX\_WAKEUP\_EN is set to 1 and one of the followings occurred:

- THR interrupt occurred if it is enabled (omitted if TX DMA request is enabled)
- TX DMA request occurred if it is enabled
- TX\_STATUS\_IT occurred if it is enabled (only IrDA and CIR modes). Can not be used with THR interrupt

### 23.2.8 Sleep Modes

#### 23.2.8.1 When in UART Mode

In UART modes, sleep mode is enabled by writing a 1 to IER[4] (when EFR[4] = 1). Sleep mode is entered when:

- The serial data input line, RX is idle
- The TX FIFO and TX shift register are empty
- The RX FIFO is empty
- There are no interrupts pending except THR interrupts

It should be noted that sleep mode is a good way to lower power consumption of UART but this state can be achieved only when the UART is set in modem mode. Therefore, even if the UART has no functional key role, it must be initialized in a functional mode to take advantage of sleep mode. In sleep mode the module clock and baud rate clock are stopped internally. Because most registers are clocked using these clocks the power consumption is greatly reduced. The module wakes up when any change is detected on the RX line, if data is written to the TX FIFO, when there is any change in the state of the modem input pins. Note that an interrupt can be generated on a wake up event by setting SCR[4] to 1. See interrupt section to know how to manage it.

---

**NOTE:** Writing to the divisor latches, DLL and DLH, to set the baud clock, BCLK, must not be done during sleep mode. Therefore, it is advisable to disable sleep mode using IER[4] before writing to DLL or DLH.

---

#### 23.2.8.2 When in IR-IrDA and CIR Modes

In IrDA/CIR modes, sleep mode is enabled by writing a 1 to MDR1[3]. Sleep mode is entered when:

- The serial data input line, RX is idle
- The TX FIFO and TX shift register are empty
- The RX FIFO is empty
- There are no interrupts pending except THR interrupts

The module wakes up when any change is detected on the RX line or if data is written to the TX FIFO.

### 23.2.9 Idle Modes

Sleep and Autoidle modes are embedded power-saving features. At the system level, power reduction techniques can be applied by shutting down certain internal clock and power domains of the device.

- The UART supports an idle req - idle ack handshaking protocol. This protocol is used at system level to shut down clocks of the UART in a clean and controlled manner and to switch the UART from the interrupt generation mode to a wakeup generation mode for unmasked events (Refer to SYSC[2] and WER).
- In the wakeup generation mode, interrupt request generation and DMA request generation are disabled.

### 23.2.10 Programmable Baud Rate Generator

The UART/rRDA/CIR module contains a programmable baud generator and a set of fixed dividers that takes the 48 MHz clock input and divides it down to the expected baud-rate. The baud rate generator and associated controls is shown in Figure 23-27.


**CAUTION**

It is mandatory that the MODESELECT bit in MDR1[2:0] = 7h (disable) before initializing or modifying clock parameter controls (DLH and DLL). Failure to observe this rule can result in unpredictable module behavior.

Choosing the appropriate divisor value:

- UART 16x mode: Divisor value = Operating Frequency/(16x baud rate)
- UART 13x mode: Divisor value = Operating Frequency/(13x baud rate)
- SIR mode: Divisor value = Operating Frequency/(16x baud-rate)
- MIR mode: Divisor value = Operating Frequency/(41x/42x baud-rate)
- FIR mode: Divisor value = none

**Figure 23-27. BAUD Rate Generator**



uart-033

### 23.2.10.1 UART Baud Rates (48 MHz Clock)

Table 23-7 describes the UART baud rate settings.

**Table 23-7. UART Baud Rate Settings (48-MHz Clock)**

Baud Rate	Baud Multiple	DLH, DLL (Decimal)	DLH, DLL (Hex)	Actual Baud Rate	Error (%)
0.3 Kbps	16x	10000	27h, 10h	0.3 Kbps	0
0.6 Kbps	16x	5000	13h, 88h	0.6 Kbps	0
1.2 Kbps	16x	2500	09h, C4h	1.2 Kbps	0
2.4 Kbps	16x	1250	04h, E2h	2.4 Kbps	0
4.8 Kbps	16x	625	02h, 71h	4.8 Kbps	0
9.6 Kbps	16x	312	01h, 38h	9.6153 Kbps	+0.16
14.4 Kbps	16x	208	00h, D0h	14.423 Kbps	+0.16
19.2 Kbps	16x	156	00h, 9Ch	19.231 Kbps	+0.16
28.8 Kbps	16x	104	00h, 68h	28.846 Kbps	+0.16
38.4 Kbps	16x	78	00h, 4Eh	38.462 Kbps	+0.16
57.6 Kbps	16x	52	00h, 34h	57.692 Kbps	+0.16
115.2 Kbps	16x	26	00h, 1Ah	115.38 Kbps	+0.16
230.4 Kbps	16x	13	00h, 0Dh	230.77 Kbps	+0.16
460.8 Kbps	13x	8	00h, 08h	461.54 Kbps	+0.16
921.6 Kbps	13x	4	00h, 04h	923.08 Kbps	+0.16
1.843 Mbps	13x	2	00h, 02h	1.846 Mbps	+0.16
3.6884 Mbps	13x	1	00h, 01h	3.6923 Mbps	+0.16
3.0 Mbps	16x	1	00h, 01h	3.0 Mbps	0

### 23.2.10.2 IrDA Baud Rates (48 MHz Clock)

Table 23-8 lists the IrDA baud rate settings.

**Table 23-8. IrDA Baud Rates Settings**

Baud Rate	IR Mode	Baud Multiple	Encoding	DLH, DLL (Decimal)	Actual Baud Rate	Error (%) <sup>(1)</sup>	Source Jitter (%)	Pulse Duration
2.4 Kbps	SIR	16x	3/16	1250	2.4 Kbps	0	0	78.1 $\mu$ s
9.6 Kbps	SIR	16x	3/16	312	9.6153 Kbps	+0.16	0	19.5 $\mu$ s
19.2 Kbps	SIR	16x	3/16	156	19.231 Kbps	+0.16	0	9.75 $\mu$ s
38.4 Kbps	SIR	16x	3/16	78	38.462 Kbps	+0.16	0	4.87 $\mu$ s
57.6 Kbps	SIR	16x	3/16	52	57.692 Kbps	+0.16	0	3.25 $\mu$ s
115.2 Kbps	SIR	16x	3/16	26	115.38 Kbps	+0.16	0	1.62 $\mu$ s
0.576 Mbps	MIR	41x/42x	1/4	2	0.5756 Mbps <sup>(2)</sup>	0	-2.0375	416 ns
1.152 Mbps	MIR	41x/42x	1/4	1	1.1511 Mbps <sup>(2)</sup>	0	-2.0375	208 ns
4 Mbps	FIR	6x	4PPM	-	4 Mbps	0	0	125 ns

<sup>(1)</sup> Baud rate error and source jitter table values do not include 48 MHz reference clock error and jitter

<sup>(2)</sup> Average value

### 23.2.10.3 Autobauding Modes

In autobauding mode, the UART extracts transfer characteristics (speed, length, and parity) from an AT command. These characteristics are used to receive data after an “at” (AT) and to send data.

The valid AT commands follow:

AT	DATA	<CR>
at	DATA	<CR>
A/		
a/		

A line break during the acquisition of the sequence AT is not recognized, and echo functionality is not implemented in hardware. A/ and a/ are not used to extract characteristics, but they must be recognized because of their special meaning. Either A/ or a/ is used to instruct the software to repeat the last received AT command; therefore, an a/ always follows an AT, and transfer characteristics are not expected to change between an AT and an a/.

When a valid AT is received, AT and all subsequent data, including the final <CR> (0Dh), are saved to RX FIFO. The autobaud state-machine waits for the next valid AT command. If an a/ (A/) is received, the a/ (A/) is saved into RX FIFO and the state-machine waits for the next valid AT command.

On the first successful detection of the baud rate, the UART activates an interrupt to signify that the AT (upper or lower case) sequence is detected. The UASR register reflects the correct settings for the baud rate detected. The interrupt activity continues in this way each time a subsequent character is received. Therefore, it is recommended that the software enables the RHR interrupt when using the autobaud mode.

The following settings are detected in autobaud mode with a module clock of 48 MHz:

- Speed: 115.2k baud, 57.6k baud, 38.4k baud, 28.8k baud, 19.2k baud, 14.4k baud, 9.6k baud, 4.8k baud, 2.4k baud, or 1.2k baud
- Length: 7 or 8 bits
- Parity: Odd, even, or space

---

**NOTE:** The combination of 7-bit character + space parity is not supported.

---

The method used to identify the speed is:

- Detect the transition 1->0 on the received data. This happens as soon as a stop to start bit transition occurs. The transition is valid after a majority vote on 3 sampling period.
- Sample the start bit duration with  $115\,200 \times 16$  Hz clock frequency as long as there is no rising edge. A transition 0->1 is considered as valid after a majority vote on 3 sampling period.
- Compare the sampled value with a table. If the sampled value is outside a valid range an error is reported (no speed identified). And the hardware goes back to the first state (1).
- Else store the first data bit in the received register (for serial to parallel conversion) and go to frame format identification.

The next received bits are sampled according to the programmed baud rate. However, after seven bits reception, the speed identification must be restarted since we may receive several “a” or “A” character before a valid “t” or “T” character.

Autobauding mode is selected when the MODESELECT field in MDR1[2:0] is set to 2h. In the UART autobauding mode, DLL, DLH, and LCR[5:0] settings are not used; instead, UASR is updated with the configuration detected by the autobauding logic.

### 23.3 UART Registers

Each register is selected using a combination of address and, for some, LCR register bit settings as shown in Table 23-9. For the base address of these registers, see . The following registers are accessible by the local host (LH) at address = module base address + address offset. The module base address is the module start address. Note that register address offsets depends upon the module address alignment at the system top level.

**Table 23-9. UART Registers**

Address Offset	Registers					
	LCR[7] = 0		LCR[7:0] ≠ BFh		LCR[7:0] = BFh	
	Read	Write	Read	Write	Read	Write
0h	RHR	THR	DLL	DLL	DLL	DLL
4h	IER <sup>(1)</sup>	IER <sup>(1)</sup>	DLH	DLH	DLH	DLH
8h	IIR	FCR <sup>(2)</sup>	IIR	FCR <sup>(2)</sup>	EFR	EFR
Ch	LCR	LCR	LCR	LCR	LCR	LCR
10h	MCR <sup>(2)</sup>	MCR <sup>(2)</sup>	MCR <sup>(2)</sup>	MCR <sup>(2)</sup>	XON1/ADDR1	XON1/ADDR1
14h	LSR	-	LSR	-	XON2/ADDR2	XON2/ADDR2
18h	MSR/TCR <sup>(3)</sup>	TCR <sup>(3)</sup>	MSR/TCR <sup>(3)</sup>	TCR <sup>(3)</sup>	XOFF1/TCR <sup>(3)</sup>	XOFF1/TCR <sup>(3)</sup>
1Ch	SPR/TLR <sup>(3)</sup>	SPR/TLR <sup>(3)</sup>	SPR/TLR <sup>(3)</sup>	SPR/TLR <sup>(3)</sup>	XOFF2/TLR <sup>(3)</sup>	XOFF2/TLR <sup>(3)</sup>
20h	MDR1	MDR1	MDR1	MDR1	MDR1	MDR1
24h	MDR2	MDR2	MDR2	MDR2	MDR2	MDR2
28h	SFLSR	TXFLL	SFLSR	TXFLL	SFLSR	TXFLL
2Ch	RESUME	TXFLH	RESUME	TXFLH	RESUME	TXFLH
30h	SFREGL	RXFLL	SFREGL	RXFLL	SFREGL	RXFLL
34h	SFREGH	RXFLH	SFREGH	RXFLH	SFREGH	RXFLH
38h	BLR	BLR	UASR	-	UASR	-
3Ch	ACREG	ACREG	-	-	-	-
40h	SCR	SCR	SCR	SCR	SCR	SCR
44h	SSR	SSR[2]	SSR	SSR[2]	SSR	SSR[2]
48h	EBLR	EBLR	-	-	-	-
50h	MVR	-	MVR	-	MVR	-
54h	SYSC	SYSC	SYSC	SYSC	SYSC	SYSC
58h	SYSS	-	SYSS	-	SYSS	-
5Ch	WER	WER	WER	WER	WER	WER
60h	CFPS	CFPS	CFPS	CFPS	CFPS	CFPS
80h	MDR3	MDR3	MDR3	MDR3	MDR3	MDR3

<sup>(1)</sup> In UART modes, IER[7:4] can only be written when EFR[4] = 1; in IrDA/CIR modes, EFR[4] has no impact on the access to IER[7:4].

<sup>(2)</sup> MCR[7:5] and FCR[5:4] can only be written when EFR[4] = 1.

<sup>(3)</sup> Transmission control register (TCR) and trigger level register (TLR) are accessible only when EFR[4] = 1 and MCR[6] = 1.




### 23.3.1 Receiver Holding Register (RHR)

The receiver section consists of the receiver holding register and the receiver shift register. The RHR is actually a 64-byte FIFO. The receiver shift register receives serial data from RX input. The data is converted to parallel data and moved to the RHR. If the FIFO is disabled, location zero of the FIFO is used to store the single data character.

**NOTE:** If an overflow occurs, the data in the RHR is not overwritten.

The receiver holding register (RHR) register is shown in [Figure 23-28](#) and described in [Table 23-10](#).

**Figure 23-28. Receiver Holding Register (RHR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-10. Receiver Holding Register (RHR) Field Descriptions**


Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	RHR	0-FFh	Receive holding register.

### 23.3.2 Transmit Holding Register (THR)

The transmitter section consists of the transmit holding register and the transmit shift register. The transmit holding register is a 64-byte FIFO. The MPU writes data to the THR. The data is placed in the transmit shift register where it is shifted out serially on the TX output. If the FIFO is disabled, location zero of the FIFO is used to store the data.

The transmit holding register (THR) is shown in [Figure 23-29](#) and described in [Table 23-11](#).

**Figure 23-29. Transmit Holding Register (THR)**



LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 23-11. Transmit Holding Register (THR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	THR	0-FFh	Transmit holding register.

### 23.3.3 Interrupt Enable Register (IER) - UART Mode

The interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are seven types of interrupt in this mode: receiver error, RHR interrupt, THR interrupt, XOFF received and  $\overline{\text{CTS/RTS}}$  change of state from low to high. Each interrupt can be enabled/disabled individually. There is also a sleep mode enable bit. The UART interrupt enable register (IER) is shown in Figure 23-30 and described in Table 23-12.

**Figure 23-30. UART Interrupt Enable Register (IER)**

15								8							
Reserved															
R-0															
7		6		5		4		3		2		1		0	
CTSIT	RTSIT	XOFFIT	SLEEPMODE	MODEMSTSIT	LINESTSIT	THRIT	RHRIT								
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-12. UART Interrupt Enable Register (IER) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	CTSIT	0	Can be written only when EFR[4] = 1. Disables the $\overline{\text{CTS}}$ interrupt.
		1	Enables the $\overline{\text{CTS}}$ interrupt.
6	RTSIT	0	Can be written only when EFR[4] = 1. Disables the $\overline{\text{RTS}}$ interrupt.
		1	Enables the $\overline{\text{RTS}}$ interrupt.
5	XOFFIT	0	Can be written only when EFR[4] = 1. Disables the XOFF interrupt.
		1	Enables the XOFF interrupt.
4	SLEEPMODE	0	Can be only written when EFR[4] = 1. Disables sleep mode.
		1	Enables sleep mode (stop baud rate clock when the module is inactive).
3	MODEMSTSIT	0	Disables the modem status register interrupt.
		1	Enables the modem status register interrupt
2	LINESTSIT	0	Disables the receiver line status interrupt.
		1	Enables the receiver line status interrupt.
1	THRIT	0	Disables the THR interrupt.
		1	Enables the THR interrupt.
0	RHRIT	0	Disables the RHR interrupt and time out interrupt.
		1	Enables the RHR interrupt and time out interrupt.

### 23.3.4 Interrupt Enable Register (IER) - IrDA Mode

The IrDA interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are 8 types of interrupt in these modes, received EOF, LSR interrupt, TX status, status FIFO interrupt, RX overrun, last byte in RX FIFO, THR interrupt, and RHR interrupt. Each interrupt can be enabled/disabled individually. The IrDA interrupt enable register (IER) is shown in Figure 23-31 and described in Table 23-13.

**NOTE:** The TXSTATUSIT interrupt reflects two possible conditions. The MDR2[0] bit should be read to determine the status in the event of this interrupt.

**Figure 23-31. IrDA Interrupt Enable Register (IER)**

15	Reserved						8
R-0							
7	6	5	4	3	2	1	0
EOFIT	LINESTSIT	TXSTATUSIT	STSFIFOTRIGIT	RXOVERRUNIT	LASTRXBYTEIT	THRIT	RHRIT
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-13. IrDA Interrupt Enable Register (IER) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	EOFIT	0	Disables the received EOF interrupt.
		1	Enables the received EOF interrupt.
6	LINESTSIT	0	Disables the receiver line status interrupt.
		1	Enables the receiver line status interrupt.
5	TXSTATUSIT	0	Disables the TX status interrupt.
		1	Enables the TX status interrupt.
4	STSFIFOTRIGIT	0	Disables status FIFO trigger level interrupt.
		1	Enables status FIFO trigger level interrupt.
3	RXOVERRUNIT	0	Disables the RX overrun interrupt.
		1	Enables the RX overrun interrupt.
2	LASTRXBYTEIT	0	Disables the last byte of frame in RX FIFO interrupt.
		1	Enables the last byte of frame in RX FIFO interrupt.
1	THRIT	0	Disables the THR interrupt.
		1	Enables the THR interrupt.
0	RHRIT	0	Disables the RHR interrupt.
		1	Enables the RHR interrupt.


### 23.3.5 Interrupt Enable Register (IER) - CIR Mode

The CIR interrupt enable register (IER) can be programmed to enable/disable any interrupt. There are 5 types of interrupt in these modes, TX status, RX overrun, RX stop interrupt, THR interrupt, and RHR interrupt. Each interrupt can be enabled/disabled individually. The CIR interrupt enable register (IER) is shown in Figure 23-32 and described in Table 23-14.

**NOTE:** In CIR mode, the TXSTATUSIT bit has only one meaning corresponding to the case MDR2[0] = 0.

The RXSTOPIT interrupt is generated based on the value set in the BOF Length register (EBLR).

**Figure 23-32. CIR Interrupt Enable Register (IER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-14. CIR Interrupt Enable Register (IER) Field Descriptions**


Bit	Field	Value	Description
15-6	Reserved	0	Reserved.
5	TXSTATUSIT	0	Disables the TX status interrupt.
		1	Enables the TX status interrupt.
4	Reserved	0	Reserved.
3	RXOVERRUNIT	0	Disables the RX overrun interrupt.
		1	Enables the RX overrun interrupt.
2	RXSTOPIT	0	Disables the RX stop interrupt.
		1	Disables the RX stop interrupt.
1	THRIT	0	Disables the THR interrupt.
		1	Enables the THR interrupt.
0	RHRIT	0	Disables the RHR interrupt.
		1	Enables the RHR interrupt.

### 23.3.6 Interrupt Identification Register (IIR) - UART Mode

The UART interrupt identification register (IIR) is a read-only register that provides the source of the interrupt. The UART interrupt identification register (IIR) is shown in Figure 23-33 and described in Table 23-15.

**NOTE:** An interrupt source can be flagged only if enabled in the IER register.

**Figure 23-33. UART Interrupt Identification Register (IIR)**



LEGEND: R = Read only; -n = value after reset

**Table 23-15. UART Interrupt Identification Register (IIR) Field Descriptions**


Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-6	FCR_MIRROR	0-3h	Mirror the contents of FCR[0] on both bits.
5-1	IT_TYPE	0-1Fh	Seven possible interrupts in UART mode; other combinations never occur: 0 Modem interrupt. Priority = 4. 1h THR interrupt. Priority = 3. 2h RHR interrupt. Priority = 2. 3h Receiver line status error. Priority = 1. 4h-5h Reserved 6h Rx timeout. Priority = 2. 7h Reserved 8h Xoff/special character. Priority = 5. 9h-Fh Reserved 10h $\overline{\text{CTS}}$ , $\overline{\text{RTS}}$ , $\overline{\text{DSR}}$ change state from active (low) to inactive (high). Priority = 6. 11h-1Fh Reserved
0	IT_PENDING	0 1	Interrupt pending. 0 An interrupt is pending. 1 No interrupt is pending.

### 23.3.7 Interrupt Identification Register (IIR) - IrDA Mode

The IrDA interrupt identification register (IIR) is a read-only register that provides the source of the interrupt. The IrDA interrupt identification register (IIR) is shown in Figure 23-34 and described in Table 23-16.

**NOTE:** An interrupt source can be flagged only if enabled in the IER register.

**Figure 23-34. IrDA Interrupt Identification Register (IIR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-16. IrDA Interrupt Identification Register (IIR) Field Descriptions**


Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	EOF_IT	0	Received EOF interrupt inactive.
		1	Received EOF interrupt active.
6	LINE_STS_IT	0	Receiver line status interrupt inactive.
		1	Receiver line status interrupt active.
5	TX_STATUS_IT	0	TX status interrupt inactive.
		1	TX status interrupt active.
4	STS_FIFO_IT	0	Status FIFO trigger level interrupt inactive.
		1	Status FIFO trigger level interrupt active.
3	RX_OE_IT	0	RX overrun interrupt inactive.
		1	RX overrun interrupt active.
2	RX_FIFO_LAST_BYTE_IT	0	Last byte of frame in RX FIFO interrupt inactive.
		1	Last byte of frame in RX FIFO interrupt active.
1	THR_IT	0	THR interrupt inactive.
		1	THR interrupt active.
0	RHR_IT	0	RHR interrupt inactive.
		1	RHR interrupt active.

### 23.3.8 Interrupt Identification Register (IIR) - CIR Mode

The CIR interrupt identification register (IIR) is a read-only register that provides the source of the interrupt. The CIR interrupt identification register (IIR) is shown in [Figure 23-35](#) and described in [Table 23-17](#).

**NOTE:** An interrupt source can be flagged only if enabled in the IER register.

**Figure 23-35. CIR Interrupt Identification Register (IIR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-17. CIR Interrupt Identification Register (IIR) Field Descriptions**

Bit	Field	Value	Description
15-6	Reserved	0	Reserved.
5	TXSTATUSIT	0	TX status interrupt inactive
		1	TX status interrupt active
4	Reserved	0	Reserved.
3	RXOEIT	0	RX overrun interrupt inactive
		1	RX overrun interrupt active
2	RXSTOPIT	0	Receive stop interrupt is inactive
		1	Receive stop interrupt is active
1	THRIT	0	THR interrupt inactive
		1	THR interrupt active
0	RHRIT	0	RHR interrupt inactive
		1	RHR interrupt active

### 23.3.9 FIFO Control Register (FCR)

The FIFO Control Register (FCR) is shown in [Figure 23-36](#) and described in [Table 23-18](#).

**Figure 23-36. FIFO Control Register (FCR)**

15						8									
Reserved															
R-0															
7		6		5		4		3		2		1		0	
RX_FIFO_TRIG		TX_FIFO_TRIG		DMA_MODE		TX_FIFO_CLEAR		RX_FIFO_CLEAR		FIFO_EN					
W-0		W-0		W-0		W-0		W-0		W-0		W-0		W-0	

LEGEND: R = Read only; W = Write only; -n = value after reset

**Table 23-18. FIFO Control Register (FCR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-6	RX_FIFO_TRIG	0-3h	Sets the trigger level for the RX FIFO: If SCR[7] = 0 and TLR[7:4] ≠ 0000, RX_FIFO_TRIG is not considered. If SCR[7] = 1, RX_FIFO_TRIG is 2 LSB of the trigger level (1 to 63 on 6 bits) with the granularity 1. If SCR[7] = 0 and TLR[7:4] = 0000: 0 8 characters 1h 16 characters 2h 56 characters 3h 60 characters
5-4	TX_FIFO_TRIG	0-3h	Can be written only if EFR[4] = 1. Sets the trigger level for the TX FIFO: If SCR[6] = 0 and TLR[3:0] ≠ 0000, TX_FIFO_TRIG is not considered. If SCR[6] = 1, TX_FIFO_TRIG is 2 LSB of the trigger level (1 to 63 on 6 bits) with a granularity of 1. If SCR[6] = 0 and TLR[3:0] = 0000: 0 8 characters 1h 16 characters 2h 32 characters 3h 56 characters
3	DMA_MODE	0 1	Can be changed only when the baud clock is not running (DLL and DLH cleared to 0). If SCR[0] = 0, this register is considered. 0 DMA_MODE 0 (No DMA). 1 DMA_MODE 1 (UART_NDMA_REQ[0] in TX, UART_NDMA_REQ[1] in RX).
2	TX_FIFO_CLEAR	0 1	0 No change. 1 Clears the transmit FIFO and resets its counter logic to 0. Returns to 0 after clearing FIFO.
1	RX_FIFO_CLEAR	0 1	0 No change. 1 Clears the receive FIFO and resets its counter logic to 0. Returns to 0 after clearing FIFO.
0	FIFO_EN	0 1	Can be changed only when the baud clock is not running (DLL and DLH cleared to 0). 0 Disables the transmit and receive FIFOs. The transmit and receive holding registers are 1-byte FIFOs. 1 Enables the transmit and receive FIFOs. The transmit and receive holding registers are 64-byte FIFOs.




### 23.3.10 Line Control Register (LCR)

The line control register (LCR) is shown in [Figure 23-37](#) and described in [Table 23-19](#).

**NOTE:** As soon as LCR[6] is set to 1, the TX line is forced to 0 and remains in this state as long as LCR[6] = 1.

**Figure 23-37. Line Control Register (LCR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-19. Line Control Register (LCR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	DIV_EN	0	Divisor latch enable.
		1	Divisor latch enable. Allows access to DLL and DLH.
6	BREAK_EN		Break control bit.
			<b>Note:</b> When LCR[6] is set to 1, the TX line is forced to 0 and remains in this state as long as LCR[6] = 1.
		0	Normal operating condition.
		1	Forces the transmitter output to go low to alert the communication terminal.
5	PARITY_TYPE2		If LCR[3] = 1:
		0	If LCR[5] = 0, LCR[4] selects the forced parity format.
		1	If LCR[5] = 1 and LCR[4] = 0, the parity bit is forced to 1 in the transmitted and received data.
		1	If LCR[5] = 1 and LCR[4] = 1, the parity bit is forced to 0 in the transmitted and received data.
4	PARITY_TYPE1		If LCR[3] = 1:
		0	Odd parity is generated.
		1	Even parity is generated.
3	PARITY_EN		Parity bit.
		0	No parity.
		1	A parity bit is generated during transmission, and the receiver checks for received parity.
2	NB_STOP		Specifies the number of stop bits.
		0	1 stop bit (word length = 5, 6, 7, 8).
		1	1.5 stop bits (word length = 5) or 2 stop bits (word length = 6, 7, 8).
1-0	CHAR_LENGTH	0-3h	Specifies the word length to be transmitted or received.
		0	5 bits
		1h	6 bits
		2h	7 bits
		3h	8 bit

### 23.3.11 Modem Control Register (MCR)

Bits 3-0 control the interface with the modem, data set, or peripheral device that is emulating the modem. The modem control register (MCR) is shown in [Figure 23-38](#) and described in [Table 23-20](#).

**Figure 23-38. Modem Control Register (MCR)**

Reserved							
R-0							
7	6	5	4	3	2	1	0
Reserved	TCRTLR	XONEN	LOOPBACKEN	CDSTSCH	RISTSCH	RTS	DTR
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-20. Modem Control Register (MCR) Field Descriptions**


Bit	Field	Value	Description
15-7	Reserved	0	Reserved.
6	TCRTLR	0	No action.
		1	Enables access to the TCR and TLR registers.
5	XONEN	0	Disable XON any function.
		1	Enable XON any function.
4	LOOPBACKEN	0	Normal operating mode.
		1	Enable local loopback mode (internal). In this mode, the MCR[3:0] signals are looped back into MSR[7:4]. The transmit output is looped back to the receive input internally.
3	CDSTSCH	0	In loopback mode, forces $\overline{\text{DCD}}$ input high and IRQ outputs to INACTIVE state.
		1	In loopback mode, forces $\overline{\text{DCD}}$ input low and IRQ outputs to INACTIVE state.
2	RISTSCH	0	In loopback mode, forces $\overline{\text{RT}}$ input inactive (high).
		1	In loopback mode, forces $\overline{\text{RT}}$ input active (low).
1	RTS	0	In loopback mode, controls MSR[4]. If auto-RTS is enabled, the $\overline{\text{RTS}}$ output is controlled by hardware flow control.
		1	Force $\overline{\text{RTS}}$ output to active (low).
0	DTR	0	Force $\overline{\text{DTR}}$ output (used in loopback mode) to inactive (high).
		1	Force $\overline{\text{DTR}}$ output (used in loopback mode) to active (low).

### 23.3.12 Line Status Register (LSR) - UART Mode

When the UART line status register (LSR) is read, LSR[4:2] reflect the error bits (BI, FE, PE) of the character at the top of the RX FIFO (next character to be read). Therefore, reading the LSR and then reading the RHR identifies errors in a character. Reading RHR updates BI, FE, and PE. LSR [7] is set when there is an error anywhere in the RX FIFO and is cleared only when there are no more errors remaining in the RX FIFO. The UART line status register (LSR) is shown in [Figure 23-39](#) and described in [Table 23-21](#).

**NOTE:** Reading the LSR does not cause an increment of the RX FIFO read pointer. The RX FIFO read pointer is incremented by reading the RHR. Reading LSR clears OE if set.

**Figure 23-39. UART Line Status Register (LSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-21. UART Line Status Register (LSR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	RXFIFOSTS	0	Normal operation.
		1	At least one parity error, framing error, or break indication in the RX FIFO. Bit 7 is cleared when no errors are present in the RX FIFO.
6	TXSRE	0	Transmitter hold (TX FIFO) and shift registers are not empty.
		1	Transmitter hold (TX FIFO) and shift registers are empty.
5	TXFIFOE	0	Transmit hold register (TX FIFO) is not empty.
		1	Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed.
4	RXBI	0	No break condition.
		1	A break was detected while the data being read from the RX FIFO was being received (RX input was low for one character + 1 bit time frame).
3	RXFE	0	No framing error in data being read from RX FIFO.
		1	Framing error occurred in data being read from RX FIFO (received data did not have a valid stop bit).
2	RXPE	0	No parity error in data being read from RX FIFO.
		1	Parity error in data being read from RX FIFO.
1	RXOE	0	No overrun error.
		1	Overrun error occurred. Set when the character held in the receive shift register is not transferred to the RX FIFO. This case occurs only when receive FIFO is full.
0	RXFIFOE	0	No data in the receive FIFO.
		1	At least one data character in the RX FIFO.

### 23.3.13 Line Status Register (LSR) - IrDA Mode

When the IrDA line status register (LSR) is read, LSR[4:2] reflect the error bits (FL, CRC, ABORT) of the frame at the top of the status FIFO (next frame status to be read). The IrDA line status register (LSR) is shown in Figure 23-40 and described in Table 23-22.

**Figure 23-40. IrDA Line Status Register (LSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-22. IrDA Line Status Register (LSR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	THR_EMPTY	0	Transmit holding register (TX FIFO) is not empty.
		1	Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed.
6	STS_FIFO_FULL	0	Status FIFO is not full.
		1	Status FIFO is full.
5	RX_LAST_BYTE	0	The RX FIFO (RHR) does not contain the last byte of the frame to be read.
		1	The RX FIFO (RHR) contains the last byte of the frame to be read. This bit is set to 1 only when the last byte of a frame is available to be read. It is used to determine the frame boundary. It is cleared on a single read of the LSR register.
4	FRAME_TOO_LONG	0	No frame-too-long error in frame.
		1	Frame-too-long error in the frame at the top of the status FIFO (next character to be read). This bit is set to 1 when a frame exceeding the maximum length (set by RXFLH and RXFLR registers) is received. When this error is detected, current frame reception is terminated. Reception is stopped until the next START flag is detected.
3	ABORT	0	No abort pattern error in frame.
		1	Abort pattern received. SIR and MIR: abort pattern. FIR: Illegal symbol.
2	CRC	0	No CRC error in frame.
		1	CRC error in the frame at the top of the status FIFO (next character to be read).
1	STS_FIFO_E	0	Status FIFO is not empty.
		1	Status FIFO is empty.
0	RX_FIFO_E	0	At least one data character in the RX FIFO.
		1	No data in the receive FIFO.

### 23.3.14 Line Status Register (LSR) - CIR Mode

The CIR line status register (LSR) is shown in [Figure 23-41](#) and described in [Table 23-23](#).

**Figure 23-41. CIR Line Status Register (LSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-23. CIR Line Status Register (LSR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	THREEMPTY	0	Transmit holding register (TX FIFO) is not empty.
		1	Transmit hold register (TX FIFO) is empty. The transmission is not necessarily completed.
6	Reserved	0	Reserved.
5	RXSTOP	0	The RXSTOP is generated based on the value set in the BOF Length register (EBLR). Reception is on going or waiting for a new frame.
		1	Reception is completed. It is cleared on a single read of the LSR register.
4-1	Reserved	0	Reserved
0	RXFIFOE	0	At least one data character in the RX FIFO.
		1	No data in the receive FIFO.

### 23.3.15 Modem Status Register (MSR)

The modem status register (MSR) provides information about the current state of the control lines from the modem, data set, or peripheral device to the Local Host. It also indicates when a control input from the modem changes state. The modem status register (MSR) is shown in [Figure 23-42](#) and described in [Table 23-24](#).

**Figure 23-42. Modem Status Register (MSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-24. Modem Status Register (MSR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	NCD_STS		This bit is the complement of the $\overline{\text{DCD}}$ input. In loopback mode, it is equivalent to MCR[3].
6	NRI_STS		This bit is the complement of the $\overline{\text{RT}}$ input. In loopback mode, it is equivalent to MCR[2].
5	NDSR_STS		This bit is the complement of the $\overline{\text{DSR}}$ input. In loopback mode, it is equivalent to MCR[0].
4	NCTS_STS		This bit is the complement of the $\overline{\text{CTS}}$ input. In loopback mode, it is equivalent to MCR[1].
3	DCD_STS	0	No change.
		1	Indicates that $\overline{\text{DCD}}$ input (or MCR[3] in loopback mode) has changed. Cleared on a read.
2	RI_STS	0	No change.
		1	Indicates that $\overline{\text{RT}}$ input (or MCR[2] in loopback mode) changed state from low to high. Cleared on a read.
1	DSR_STS	0	No change.
		1	Indicates that $\overline{\text{DSR}}$ input (or MCR[0] in loopback mode) changed state. Cleared on a read.
0	CTS_STS	0	No change.
		1	Indicates that $\overline{\text{CTS}}$ input (or MCR[1] in loopback mode) changed state. Cleared on a read.


### 23.3.16 Transmission Control Register (TCR)

The transmission control register (TCR) stores the receive FIFO threshold levels to start/stop transmission during hardware flow control. The transmission control register (TCR) is shown in [Figure 23-43](#) and described in [Table 23-25](#).

**NOTE:**

- Trigger levels from 0-60 bytes are available with a granularity of 4.
- Trigger level = 4 × [4-bit register value]
- You must ensure that TCR[3:0] > TCR[7:4], whenever auto-RTS or software flow control is enabled to avoid a misoperation of the device. In FIFO interrupt mode with flow control, you have to also ensure that the trigger level to HALT transmission is greater or equal to receive FIFO trigger level (either TLR[7:4] or FCR[7:6]); otherwise, FIFO operation stalls.
- In FIFO DMA mode with flow control, this concept does not exist because the DMA request is sent each time a byte is received.

**Figure 23-43. Transmission Control Register (TCR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-25. Transmission Control Register (TCR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-4	RXFIFOTRIGSTART	0-Fh	RX FIFO trigger level to RESTORE transmission (0 to 60).
3-0	RXFIFOTRIGHALT	0-Fh	RX FIFO trigger level to HALT transmission (0 to 60).

### 23.3.17 Scratchpad Register (SPR)

The scratchpad register (SPR) is a read/write register that does not control the module. It is a scratchpad register used to hold temporary data. The scratchpad register (SPR) is shown in [Figure 23-44](#) and described in [Table 23-26](#).

**Figure 23-44. Scratchpad Register (SPR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-26. Scratchpad Register (SPR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	SPR_WORD	0-FFh	Scratchpad register.

### 23.3.18 Trigger Level Register (TLR)

This register stores the programmable transmit and receive FIFO trigger levels used for DMA and IRQ generation. The trigger level register (TLR) is shown in [Figure 23-45](#) and described in [Table 23-27](#).

**Figure 23-45. Trigger Level Register (TLR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-27. Trigger Level Register (TLR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-4	RX_FIFO_TRIG_DMA	0-Fh	Receive FIFO trigger level. See <a href="#">Table 23-28</a> .
3-0	TX_FIFO_TRIG_DMA	0-Fh	Transmit FIFO trigger level. See <a href="#">Table 23-29</a> .

**Table 23-28. RX FIFO Trigger Level Setting Summary**

SCR[7]	TLR[7:4]	Description
0	0	Defined by FCR[7:6] (either 8, 16, 56, 60 characters).
0	≠ 0000	Defined by TLR[7:4] (from 4 to 60 characters with a granularity of 4 characters).
1	any value	Defined by the concatenated value of TLR[7:4] and FCR[7:6] (from 1 to 63 characters with a granularity of 1 character). <b>Note:</b> the combination of TLR[7:4] = 0000 and FCR[7:6] = 00 (all zeros) is not supported (minimum of 1 character is required). All zeros results in unpredictable behavior.

**Table 23-29. TX FIFO Trigger Level Setting Summary**

SCR[6]	TLR[3:0]	Description
0	0	Defined by FCR[5:4] (either 8, 16, 32, 56 characters).
0	≠ 0000	Defined by TLR[3:0] (from 4 to 60 characters with a granularity of 4 characters).
1	any value	Defined by the concatenated value of TLR[3:0] and FCR[5:4] (from 1 to 63 characters with a granularity of 1 character). <b>Note:</b> the combination of TLR[3:0] = 0000 and FCR[5:4] = 00 (all zeros) is not supported (minimum of 1 character is required). All zeros results in unpredictable behavior.




### 23.3.19 Mode Definition Register 1 (MDR1)

The mode of operation is programmed by writing to MDR1[2:0]; therefore, the mode definition register 1 (MDR1) must be programmed on startup after configuration of the configuration registers (DLL, DLH, and LCR). The value of MDR1[2:0] must not be changed again during normal operation. The mode definition register 1 (MDR1) is shown in [Figure 23-46](#) and described in [Table 23-30](#).

**NOTE:** If the module is disabled by setting the MODESELECT field to 7h, interrupt requests can still be generated unless disabled through the interrupt enable register (IER). In this case, UART mode interrupts are visible. Reading the interrupt identification register (IIR) shows the UART mode interrupt flags.

**Figure 23-46. Mode Definition Register 1 (MDR1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-30. Mode Definition Register 1 (MDR1) Field Descriptions**


Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	FRAMEENDMODE	0	IrDA mode only.
		1	Set EOT bit method.
6	SIPMODE	0	MIR/FIR modes only.
		1	Manual SIP mode: SIP is generated with the control of ACREG[3]. Automatic SIP mode: SIP is generated after each transmission.
5	SCT	0	Store and control the transmission.
		1	Starts the infrared transmission when a value is written to the THR register. Starts the infrared transmission with the control of ACREG[2]. <b>Note:</b> Before starting any transmission, there must be no reception ongoing.
4	SETTXIR	0	Used to configure the infrared transceiver.
		1	If MDR2[7] = 0, no action; if MDR2[7] = 1, TXIR pin output is forced low. TXIR pin output is forced high (not dependant of MDR2[7] value).
3	IRSLEEP	0	IrDA/CIR sleep mode.
		1	IrDA/CIR sleep mode disabled. IrDA/CIR sleep mode enabled.
2-0	MODESELECT	0-7h	UART/IrDA/CIR mode selection.
		0	UART 16x mode.
		1	SIR mode.
		2h	UART 16x auto-baud.
		3h	UART 13x mode.
		4h	MIR mode.
		5h	FIR mode.
		6h	CIR mode.
		7h	Disable (default state).

### 23.3.20 Mode Definition Register 2 (MDR2)

The MDR2[0] bit describes the status of the TX status interrupt in IIR[5]. The IRTXUNDERRUN bit must be read after a TX status interrupt occurs. The MDR2[2:1] bits set the trigger level for the frame status FIFO (8 entries) and must be programmed before the mode is programmed in MDR1[2:0]. The mode definition register 2 (MDR2) is shown in [Figure 23-47](#) and described in [Table 23-31](#).

**NOTE:** The MDR2[6] bit gives the flexibility to invert the RX pin inside the UART module to ensure that the protocol at the input of the transceiver module has the same polarity at module level. By default, the RX pin is inverted because most of transceiver invert the IR receive pin.

**Figure 23-47. Mode Definition Register 2 (MDR2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-31. Mode Definition Register 2 (MDR2) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	SETTXIRALT	0 1	Provides alternate functionality for MDR1[4]. Normal mode Alternate mode for SETTXIR
6	IRRXINVERT	0 1	Only for IR mode (IrDA and CIR). Invert RX pin in the module before the voting or sampling system logic of the infrared block. This does not affect the RX path in UART modem modes. Inversion is performed. No inversion is performed.
5-4	CIRPULSEMODE	0-3h 0 1h 2h 3h	CIR pulse modulation definition. Defines high level of the pulse width associated with a digit: Pulse width of 3 from 12 cycles. Pulse width of 4 from 12 cycles. Pulse width of 5 from 12 cycles. Pulse width of 6 from 12 cycles.
3	UARTPULSE	0 1	UART mode only. Used to allow pulse shaping in UART mode. Normal UART mode. UART mode with pulse shaping.
2-1	STSFIFOTRIG	0-3h 0 1h 2h 3h	Only for IrDA mode. Frame status FIFO threshold select: 1 entry 4 entries 7 entries 8 entries
0	IRTXUNDERRUN	0 1	IrDA transmission status interrupt. When the TX status interrupt (IIR[5]) occurs, the meaning of the interrupt is: The last bit of the frame was transmitted successfully without error. An underrun occurred. The last bit of the frame was transmitted but with an underrun error. The bit is reset to 0 when the RESUME register is read.

### 23.3.21 Mode Definition Register 3 (MDR3)


The MDR3[0] DISABLE\_CIR\_RX\_DEMOD bit will force the CIR receiver to bypass demodulation of received data if set.

The MDR3[1] NONDEFAULT\_FREQ bit allows the user to set sample per bi. Set this bit if non default (48MHz) clock frequency is used to achieve less than 2 % error rate. Changing this bit automatically disables the device by setting MDR1[2:0] to 3h.

MDR3[2] SET\_DMA\_THRESHOLD bit enables the usage of different TX DMA threshold then 64-trigger, when set to 1h.

The mode definition register 3 (MDR3) is shown in [Figure 23-48](#) and described in [Table 23-32](#).

**Figure 23-48. Mode Definition Register 3 (MDR3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-32. Mode Definition Register 3 (MDR3) Field Descriptions**


Bit	Field	Value	Description
31-3	Reserved	0	Reserved.
2	SET_DMA_THRESHOLD	0 1h	Use the value of 64-tx trigger. Sets different TX DMA threshold then 64-trigger
1	NONDEFAULT_FREQ	0 1h	Default fclk frequencies Nondefault fclk frequencies
0	DISABLE_CIR_RX_DEMOD	0 1h	Enalbes CIR RX demodulation Disables CIR RX demodulation

### 23.3.22 Status FIFO Line Status Register (SFLSR)

Reading the status FIFO line status register (SFLSR) effectively reads frame status information from the status FIFO. This register does not physically exist. Reading this register increments the status FIFO read pointer (SFREGL and SFREGH must be read first). The status FIFO line status register (SFLSR) is shown in [Figure 23-49](#) and described in [Table 23-33](#).

**NOTE:** Top of RX FIFO = Next frame to be read from RX FIFO.

**Figure 23-49. Status FIFO Line Status Register (SFLSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-33. Status FIFO Line Status Register (SFLSR) Field Descriptions**

Bit	Field	Value	Description
15-5	Reserved	0	Reserved.
4	OE_ERROR	0	No error
		1	Overrun error in RX FIFO when frame at top of RX FIFO was received.
3	FRAME_TOO_LONG_ERROR	0	No error
		1	Frame-length too long error in frame at top of RX FIFO.
2	ABORT_DETECT	0	No error
		1	Abort pattern detected in frame at top of RX FIFO.
1	CRC_ERROR	0	No error
		1	CRC error in frame at top of RX FIFO.
0	Reserved	0	Reserved.

### 23.3.23 RESUME Register

The RESUME register is used to clear internal flags, which halt transmission/reception when an underrun/overrun error occurs. Reading this register resumes the halted operation. This register does not physically exist and always reads as 00. The RESUME register is shown in [Figure 23-50](#) and described in [Table 23-34](#).

**Figure 23-50. RESUME Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-34. RESUME Register Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	RESUME	0-FFh	Dummy read to restart the TX or RX.

### 23.3.24 Status FIFO Register Low (SFREGL)

The frame lengths of received frames are written into the status FIFO. This information can be read by reading the status FIFO register low (SFREGL) and the status FIFO register high (SFREGH). These registers do not physically exist. The LSBs are read from SFREGL and the MSBs are read from SFREGH. Reading these registers does not alter the status FIFO read pointer. These registers must be read before the pointer is incremented by reading the SFLSR. The status FIFO register low (SFREGL) is shown in [Figure 23-51](#) and described in [Table 23-35](#).

**Figure 23-51. Status FIFO Register Low (SFREGL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-35. Status FIFO Register Low (SFREGL) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	SFREGL	0-FFh	LSB part of the frame length.

### 23.3.25 Status FIFO Register High (SFREGH)

The frame lengths of received frames are written into the status FIFO. This information can be read by reading the status FIFO register low (SFREGL) and the status FIFO register high (SFREGH). These registers do not physically exist. The LSBs are read from SFREGL and the MSBs are read from SFREGH. Reading these registers does not alter the status FIFO read pointer. These registers must be read before the pointer is incremented by reading the SFLSR. The status FIFO register high (SFREGH) is shown in [Figure 23-52](#) and described in [Table 23-36](#).

**Figure 23-52. Status FIFO Register High (SFREGH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-36. Status FIFO Register High (SFREGH) Field Descriptions**

Bit	Field	Value	Description
15-4	Reserved	0	Reserved.
3-0	SFREGH	0-Fh	MSB part of the frame length.

### 23.3.26 BOF Control Register (BLR)

The BLR[6] bit is used to select whether C0h or FFh start patterns are to be used, when multiple start flags are required in SIR mode. If only one start flag is required, this is always C0h. If  $n$  start flags are required, either  $(n - 1)$  C0h or  $(n - 1)$  FFh flags are sent, followed by a single C0h flag (immediately preceding the first data byte). The BOF control register (BLR) is shown in [Figure 23-53](#) and described in [Table 23-37](#).

**Figure 23-53. BOF Control Register (BLR)**

15	8	7	6	5	0
Reserved		STSFIFORESET	XBOFTYPE	Reserved	
R-0		R/W-0	R/W-1	R-0	

LEGEND: R/W = Read/Write; R = Read only; - $n$  = value after reset

**Table 23-37. BOF Control Register (BLR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	STSFIFORESET		Status FIFO reset. This bit is self-clearing..
6	XBOFTYPE	0	FFh start pattern is used.
		1	C0h start pattern is used.
0	Reserved	0	Reserved.

### 23.3.27 Auxiliary Control Register (ACREG)

The auxiliary control register (ACREG) is shown in [Figure 23-54](#) and described in [Table 23-38](#).

**NOTE:**

- If transmit FIFO is not empty and MDR1[5] = 1, IrDA starts a new transfer with data of previous frame as soon as abort frame has been sent. Therefore, TX FIFO must be reset before sending an abort frame.
- It is recommended to disable TX FIFO underrun capability by masking corresponding underrun interrupt. When disabling underrun by setting ACREG[4] = 1, unknown data is sent over TX line.

**Figure 23-54. Auxiliary Control Register (ACREG)**

Reserved							
R-0							
7	6	5	4	3	2	1	0
PULSETYPE	SDMOD	DISIRRX	DISTXUNDERRUN	SENDSIP	SCTXEN	ABORTEN	EOTEN
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-38. Auxiliary Control Register (ACREG) Field Descriptions**


Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	PULSETYPE	0 1	SIR pulse-width select: 3/16 of baud-rate pulse width 1.6 $\mu$ s
6	SDMOD	0 1	Primary output used to configure transceivers. Connected to the SD/MODE input pin of IrDA transceivers. SD pin is set to high. SD pin is set to low.
5	DISIRRX	0 1	Disable RX input. Normal operation (RX input automatically disabled during transmit, but enabled outside of transmit operation). Disables RX input (permanent state; independent of transmit).
4	DISTXUNDERRUN	0 1	Disable TX underrun. Long stop bits cannot be transmitted. TX underrun is enabled. Long stop bits can be transmitted.
3	SENDSIP	0 1	MIR/FIR modes only. Send serial infrared interaction pulse (SIP). If this bit is set during an MIR/FIR transmission, the SIP is sent at the end of it. This bit is automatically cleared at the end of the SIP transmission. No action. Send SIP pulse.
2	SCTXEN		Store and control TX start. When MDR1[5] = 1 and the LH writes 1 to this bit, the TX state-machine starts frame transmission. This bit is self-clearing.
1	ABORTEN		Frame abort. The LH can intentionally abort transmission of a frame by writing 1 to this bit. Neither the end flag nor the CRC bits are appended to the frame.
0	EOTEN		EOT (end-of-transmission) bit. The LH writes 1 to this bit just before it writes the last byte to the TX FIFO in the set-EOT bit frame-closing method. This bit is automatically cleared when the LH writes to the THR (TX FIFO).

### 23.3.28 Supplementary Control Register (SCR)

The supplementary control register (SCR) is shown in [Figure 23-55](#) and described in [Table 23-39](#).

**NOTE:** Bit 4 enables the wake-up interrupt, but this interrupt is not mapped into the IIR register. Therefore, when an interrupt occurs and there is no interrupt pending in the IIR register, the SSR[1] bit must be checked. To clear the wake-up interrupt, bit SCR[4] must be reset to 0.

**Figure 23-55. Supplementary Control Register (SCR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-39. Supplementary Control Register (SCR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	RXTRIGGRANU1	0 1	Disables the granularity of 1 for trigger RX level. Enables the granularity of 1 for trigger RX level.
6	TXTRIGGRANU1	0 1	Disables the granularity of 1 for trigger TX level. Enables the granularity of 1 for trigger TX level.
5	DSRIT	0 1	Disables $\overline{\text{DSR}}$ interrupt. Enables $\overline{\text{DSR}}$ interrupt.
4	RXCTSDSRWAKEUPENABLE	0 1	RX CTS wake-up enable. Disables the WAKE UP interrupt and clears SSR[1]. Waits for a falling edge of RX, $\overline{\text{CTS}}$ , or $\overline{\text{DSR}}$ pins to generate an interrupt.
3	TXEMPTYCTLIT	0 1	Normal mode for THR interrupt. THR interrupt is generated when TX FIFO and TX shift register are empty.
2-1	DMAMODE2	0-3h 0 1h 2h 3h	Specifies the DMA mode valid if SCR[0] = 1: DMA mode 0 (no DMA). DMA mode 1 (UARTnDMAREQ[0] in TX, UARTnDMAREQ[1] in RX) DMA mode 2 (UARTnDMAREQ[0] in RX) DMA mode 3 (UARTnDMAREQ[0] in TX)
0	DMAMODECTL	0 1	The DMAMODE is set with FCR[3]. The DMAMODE is set with SCR[2:1].




### 23.3.29 Supplementary Status Register (SSR)

The supplementary status register (SSR) is shown in [Figure 23-56](#) and described in [Table 23-40](#).

**NOTE:** Bit 1 is reset only when SCR[4] is reset to 0.

**Figure 23-56. Supplementary Status Register (SSR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-40. Supplementary Status Register (SSR) Field Descriptions**

Bit	Field	Value	Description
15-3	Reserved	0	Reserved.
2	DMACOUNTERRST	0	The DMA counter will not be reset, if the corresponding FIFO is reset (via FCR[1] or FCR[2]).
		1	The DMA counter will be reset, if the corresponding FIFO is reset (via FCR[1] or FCR[2]).
1	RXCTSDSRWAKEUPSTS	0	Pin falling edge detection: Reset only when SCR[4] is reset to 0. No falling-edge event on RX, $\overline{CTS}$ , and $\overline{DSR}$ .
		1	A falling edge occurred on RX, $\overline{CTS}$ , or $\overline{DSR}$ .
0	TXFIFOFULL	0	TX FIFO is not full.
		1	TX FIFO is full.

### 23.3.30 BOF Length Register (EBLR)

In IrDA SIR operation, the BOF length register (EBLR) specifies the number of BOF + xBOFs to transmit. The value set into this register must consider the BOF character; therefore, to send only one BOF with no XBOF, this register must be set to 1. To send one BOF with  $n$  XBOFs, this register must be set to  $n + 1$ . Furthermore, the value 0 sends 1 BOF plus 255 XBOFs.


In IrDA MIR mode, the BOF length register (EBLR) specifies the number of additional start flags (MIR protocol mandates a minimum of 2 start flags).

In CIR mode, the BOF length register (EBLR) specifies the number of consecutive zeros to be received before generating the RXSTOP interrupt (IIR[2]). All the received zeros are stored in the RX FIFO. When the register is cleared to 0, this feature is deactivated and always in reception state, which is disabled by setting the ACREG[5] bit to 1.

The BOF length register (EBLR) is shown in [Figure 23-57](#) and described in [Table 23-41](#).

**NOTE:** If the RX\_STOP interrupt occurs before a byte boundary, the remaining bits of the last byte are filled with zeros and then passed into the RX FIFO.

**Figure 23-57. BOF Length Register (EBLR)**



LEGEND: R/W = Read/Write; R = Read only; - $n$  = value after reset


**Table 23-41. BOF Length Register (EBLR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	EBLR	0	IrDA mode: This register allows definition of up to 176 xBOFs, the maximum required by IrDA specification. CIR mode: This register specifies the number of consecutive zeros to be received before generating the RXSTOP interrupt (IIR[2]). Feature disabled.
		1h	Generate RXSTOP interrupt after receiving 1 zero bit.
		...	
		FFh	Generate RXSTOP interrupt after receiving 255 zero bits.

### 23.3.31 Module Version Register (MVR)

The reset value is fixed by hardware and corresponds to the RTL revision of this module. A reset has no effect on the value returned. The module version register (MVR) is shown in [Figure 23-58](#) and described in [Table 23-42](#).

**Figure 23-58. Module Version Register (MVR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-42. Module Version Register (MVR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-4	MAJORREV	0-Fh	Major revision number of the module.
3-0	MINORREV	0-Fh	Minor revision number of the module.

### 23.3.32 System Configuration Register (SYSC)

The AUTOIDLE bit controls a power-saving technique to reduce the logic power consumption of the module interface; that is, when the feature is enabled, the interface clock is gated off until the module interface is accessed. When the SOFTRESET bit is set high, it causes a full device reset. The system configuration register (SYSC) is shown in [Figure 23-59](#) and described in [Table 23-43](#).

**Figure 23-59. System Configuration Register (SYSC)**

15	5	4	3	2	1	0
Reserved		IDLEMODE	ENAWAKEUP	SOFTRESET	AUTOIDLE	
R-0		R/W-0	R/W-0	R/W-0	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-43. System Configuration Register (SYSC) Field Descriptions**

Bit	Field	Value	Description
15-5	Reserved	0	Reserved.
4-3	IDLEMODE	0-3h	Power management req/ack control.
		0	Force idle: Idle request is acknowledged unconditionally.
		1h	No-idle: Idle request is never acknowledged.
		2h	Smart idle: Acknowledgement to an idle request is given based in the internal activity of the module.
		3h	Smart idle Wakeup: Acknowledgement to an idle request is given based in the internal activity of the module. The module is allowed to generate wakeup request.
2	ENAWAKEUP		Wakeup control.
		0	Wakeup is disabled.
		1	Wakeup capability is enabled.
1	SOFTRESET		Software reset. Set this bit to 1 to trigger a module reset. This bit is automatically reset by the hardware. Read returns 0.
		0	Normal mode.
		1	Module is reset.
0	AUTOIDLE		Internal interface clock-gating strategy.
		0	Clock is running.
		1	Automatic interface clock-gating strategy is applied based on interface activity.

### 23.3.33 System Status Register (SYSS)

The system status register (SYSS) is shown in [Figure 23-60](#) and described in [Table 23-44](#).

**Figure 23-60. System Status Register (SYSS)**

15	1	0
Reserved		RESETDONE
R-0		R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-44. System Status Register (SYSS) Field Descriptions**

Bit	Field	Value	Description
15-1	Reserved	0	Reserved.
0	RESETDONE		Internal reset monitoring.
		0	Internal module reset is ongoing.
		1	Reset complete.

### 23.3.34 Wake-Up Enable Register (WER)

The wake-up enable register (WER) is used to mask and unmask a UART event that subsequently notifies the system. An event is any activity in the logic that can cause an interrupt and/or an activity that requires the system to wake up. Even if wakeup is disabled for certain events, if these events are also an interrupt to the UART, the UART still registers the interrupt as such. The wake-up enable register (WER) is shown in [Figure 23-61](#) and described in [Table 23-45](#).

**Figure 23-61. Wake-Up Enable Register (WER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-45. Wake-Up Enable Register (WER) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	TXWAKEUPEN	0	Event is not allowed to wake up the system.
		1	Event can wake up the system: Event can be: THRIT or TXDMA request and/or TXSATUSIT.
6	RLS_INTERRUPT	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.
5	RHR_INTERRUPT	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.
4	RX_ACTIVITY	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.
3	DCD_ACTIVITY	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.
2	RI_ACTIVITY	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.
1	DSR_ACTIVITY	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.
0	CTS_ACTIVITY	0	Event is not allowed to wake up the system.
		1	Event can wake up the system.

### 23.3.35 Carrier Frequency Prescaler Register (CFPS)

Since the consumer IR (CIR) works at modulation rates of 30–56.8 kHz, the 48 MHz clock must be prescaled before the clock can drive the IR logic. The carrier frequency prescaler register (CFPS) sets the divisor rate to give a range to accommodate the remote control requirements in BAUD multiples of 12x. The value of the CFPS at reset is 105 decimal (69h), which equates to a 38.1 kHz output from starting conditions. The 48 MHz carrier is prescaled by the CFPS that is then divided by the 12x BAUD multiple. The carrier frequency prescaler register (CFPS) is shown in [Figure 23-62](#) and described in [Table 23-46](#).

**Figure 23-62. Carrier Frequency Prescaler Register (CFPS)**

15	8	7	0
Reserved		CFPS	
R-0		R/W-69h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-46. Carrier Frequency Prescaler Register (CFPS) Field Descriptions**


Bit	Field	Value	Description																								
15-8	Reserved	0	Reserved.																								
7-0	CFPS	0-FFh	System clock frequency prescaler at (12x multiple). CFPS = 0 is not supported. Examples for CFPS values:																								
			<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Target Frequency (kHz)</th> <th style="text-align: center;">CFPS (decimal)</th> <th style="text-align: center;">Actual Frequency (kHz)</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">30</td> <td style="text-align: center;">133</td> <td style="text-align: center;">30.08</td> </tr> <tr> <td style="text-align: center;">32.75</td> <td style="text-align: center;">122</td> <td style="text-align: center;">32.79</td> </tr> <tr> <td style="text-align: center;">36</td> <td style="text-align: center;">111</td> <td style="text-align: center;">36.04</td> </tr> <tr> <td style="text-align: center;">36.7</td> <td style="text-align: center;">109</td> <td style="text-align: center;">36.69</td> </tr> <tr> <td style="text-align: center;">38</td> <td style="text-align: center;">105</td> <td style="text-align: center;">38.1</td> </tr> <tr> <td style="text-align: center;">40</td> <td style="text-align: center;">100</td> <td style="text-align: center;">40</td> </tr> <tr> <td style="text-align: center;">56.8</td> <td style="text-align: center;">70</td> <td style="text-align: center;">57.14</td> </tr> </tbody> </table>	Target Frequency (kHz)	CFPS (decimal)	Actual Frequency (kHz)	30	133	30.08	32.75	122	32.79	36	111	36.04	36.7	109	36.69	38	105	38.1	40	100	40	56.8	70	57.14
Target Frequency (kHz)	CFPS (decimal)	Actual Frequency (kHz)																									
30	133	30.08																									
32.75	122	32.79																									
36	111	36.04																									
36.7	109	36.69																									
38	105	38.1																									
40	100	40																									
56.8	70	57.14																									

### 23.3.36 Divisor Latches Low Register (DLL)

The divisor latches low register (DLL) with the DLH register stores the 14-bit divisor for generation of the baud clock in the baud rate generator. DLH stores the most-significant part of the divisor, DLL stores the least-significant part of the divisor. The DLL register is shown in [Figure 23-63](#) and described in [Table 23-47](#).

**NOTE:** DLL and DLH can be written to only before sleep mode is enabled (before IER[4] is set).

**Figure 23-63. Divisor Latches Low Register (DLL)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-47. Divisor Latches Low Register (DLL) Field Descriptions**


Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	CLOCK_LSB	0-FFh	Divisor latches low. Stores the 8 LSB divisor value.

### 23.3.37 Divisor Latches High Register (DLH)

The divisor latches high register (DLH) with the DLL register stores the 14-bit divisor for generation of the baud clock in the baud rate generator. DLH stores the most-significant part of the divisor, DLL stores the least-significant part of the divisor. The DLH register is shown in [Figure 23-64](#) and described in [Table 23-48](#).

**NOTE:** DLL and DLH can be written to only before sleep mode is enabled (before IER[4] is set).

**Figure 23-64. Divisor Latches High Register (DLH)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-48. Divisor Latches High Register (DLH) Field Descriptions**

Bit	Field	Value	Description
15-6	Reserved	0	Reserved.
5-0	CLOCK_MSB	0-3Fh	Divisor latches high. Stores the 6 MSB divisor value.

### 23.3.38 Enhanced Feature Register (EFR)

The enhanced feature register (EFR) enables or disables enhanced features. Most enhanced functions apply only to UART modes, but EFR[4] enables write accesses to FCR[5:4], the TX trigger level, which is also used in IrDA modes. The enhanced feature register (EFR) is shown in [Figure 23-65](#) and described in [Table 23-49](#).

**Figure 23-65. Enhanced Feature Register (EFR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-49. Enhanced Feature Register (EFR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7	AUTOCTSEN	0 1	Auto-CTS enable bit (UART mode only). Normal operation. Auto-CTS flow control is enabled; transmission is halted when the $\overline{\text{CTS}}$ pin is high (inactive).
6	AUTORTSEN	0 1	Auto-RTS enable bit (UART mode only). Normal operation. Auto-RTS flow control is enabled; $\overline{\text{RTS}}$ pin goes high (inactive) when the receiver FIFO HALT trigger level, TCR[3:0], is reached and goes low (active) when the receiver FIFO RESTORE transmission trigger level is reached.
5	SPECIALCHARDETECT	0 1	Special character detect (UART mode only). Normal operation. Special character detect enable. Received data is compared with XOFF2 data. If a match occurs, the received data is transferred to RX FIFO and the IIR[4] bit is set to 1 to indicate that a special character was detected.
4	ENHANCEDEN	0 1	Enhanced functions write enable bit. Disables writing to IER[7:4], FCR[5:4], and MCR[7:5]. Enables writing to IER[7:4], FCR[5:4], and MCR[7:5].
3-0	SWFLOWCONTROL	0-Fh	Combinations of software flow control can be selected by programming this bit. XON1 and XON2 should be set to different values if the software flow control is enabled. See <a href="#">Table 23-50</a> . In IrDA mode, EFR[1:0] selects the IR address to check. See <i>IR Address Checking</i> .




**Table 23-50. EFR[3:0] Software Flow Control Options**

EFR[3:0]				TX/RX Software Flow Control
Bit 3	Bit 2	Bit 1	Bit 0	
0	0	X	X	No transmit flow control
1	0	X	X	Transmit XON1, XOFF1
0	1	X	X	Transmit XON2, XOFF2
1	1	X	X	Transmit XON1, XON2: XOFF1, XOFF2 <sup>(1)</sup>
X	X	0	0	No receive flow control
X	X	1	0	Receiver compares XON1, XOFF1
X	X	0	1	Receiver compares XON2, XOFF2
X	X	1	1	Receiver compares XON1, XON2: XOFF1, XOFF2 <sup>(1)</sup>

<sup>(1)</sup> The XON1 and XON2 characters or the XOFF1 and XOFF2 characters must be transmitted/received sequentially with XON1/XOFF1 followed by XON2/XOFF2.

### 23.3.39 XON1/ADDR1 Register

In UART mode, XON1 character; in IrDA mode, ADDR1 address 1. The XON1/ADDR1 register is shown in [Figure 23-66](#) and described in [Table 23-51](#).

**Figure 23-66. XON1/ADDR1 Register**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-51. XON1/ADDR1 Register Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	XONWORD1	0-FFh	Stores the 8-bit XON1 character in UART modes and ADDR1 address 1 in IrDA modes.

### 23.3.40 XON2/ADDR2 Register

In UART mode, XON2 character; in IrDA mode, ADDR2 address 2. The XON2/ADDR2 register is shown in [Figure 23-67](#) and described in [Table 23-52](#).

**Figure 23-67. XON2/ADDR2 Register**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-52. XON2/ADDR2 Register Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
5	XONWORD2	0-FFh	Stores the 8-bit XON2 character in UART modes and ADDR2 address 2 in IrDA modes.

### 23.3.41 XOFF1 Register

In UART mode, XOFF1 character. The XOFF1 register is shown in [Figure 23-68](#) and described in [Table 23-53](#).

**Figure 23-68. XOFF1 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 23-53. XOFF1 Register Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	XOFFWORD1	0	Stores the 8-bit XOFF1 character in UART modes.

### 23.3.42 XOFF2 Register

In UART mode, XOFF2 character. The XOFF2 register is shown in [Figure 23-69](#) and described in [Table 23-54](#).

**Figure 23-69. XOFF2 Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-54. XOFF2 Register Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	XOFFWORD2	0-FFh	Stores the 8-bit XOFF2 character in UART modes.

### 23.3.43 Transmit Frame Length Low Register (TXFLL)

The transmit frame length low register (TXFLL) and the TXFLH register hold the 13-bit transmit frame length (expressed in bytes). TXFLL holds the LSBs and TXFLH holds the MSBs. The frame length value is used if the frame length method of frame closing is used. The transmit frame length low register (TXFLL) is shown in [Figure 23-70](#) and described in [Table 23-55](#).

**Figure 23-70. Transmit Frame Length Low Register (TXFLL)**

15	8	7	0
Reserved		TXFLL	
R-0		W-0	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 23-55. Transmit Frame Length Low Register (TXFLL) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	TXFLL	0-FFh	LSB register used to specify the frame length.

### 23.3.44 Transmit Frame Length High Register (TXFLH)

The transmit frame length high register (TXFLH) and the TXFLL register hold the 13-bit transmit frame length (expressed in bytes). TXFLL holds the LSBs and TXFLH holds the MSBs. The frame length value is used if the frame length method of frame closing is used. The transmit frame length high register (TXFLH) is shown in [Figure 23-71](#) and described in [Table 23-56](#).

**Figure 23-71. Transmit Frame Length High Register (TXFLH)**

15	5	4	0
Reserved		TXFLH	
R-0		W-0	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 23-56. Transmit Frame Length High Register (TXFLH) Field Descriptions**

Bit	Field	Value	Description
15-5	Reserved	0	Reserved.
4-0	TXFLH	0-1Fh	MSB register used to specify the frame length.

### 23.3.45 Received Frame Length Low Register (RXFLL)

The received frame length low register (RXFLL) and the RXFLH register hold the 12-bit receive maximum frame length. RXFLL holds the LSBs and RXFLH holds the MSBs. If the intended maximum receive frame length is  $n$  bytes, program RXFLL and RXFLH to be  $n + 3$  in SIR or MIR modes and  $n + 6$  in FIR mode (+3 and +6 are the result of frame format with CRC and stop flag; two bytes are associated with the FIR stop flag). The received frame length low register (RXFLL) is shown in [Figure 23-72](#) and described in [Table 23-57](#).

**Figure 23-72. Received Frame Length Low Register (RXFLL)**

15	8	7	0
Reserved		RXFLL	
R-0		W-0	

LEGEND: R/W = Read/Write; W = Write only; - $n$  = value after reset

**Table 23-57. Received Frame Length Low Register (RXFLL) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-0	RXFLL	0-FFh	LSB register used to specify the frame length in reception.

### 23.3.46 Received Frame Length High Register (RXFLH)

The received frame length high register (RXFLH) and the RXFLL register hold the 12-bit receive maximum frame length. RXFLL holds the LSBs and RXFLH holds the MSBs. If the intended maximum receive frame length is  $n$  bytes, program RXFLL and RXFLH to be  $n + 3$  in SIR or MIR modes and  $n + 6$  in FIR mode (+3 and +6 are the result of frame format with CRC and stop flag; two bytes are associated with the FIR stop flag). The received frame length high register (RXFLH) is shown in [Figure 23-73](#) and described in [Table 23-58](#).

**Figure 23-73. Received Frame Length High Register (RXFLH)**

15	4	3	0
Reserved		RXFLH	
R-0		W-0	

LEGEND: R/W = Read/Write; R = Read only; - $n$  = value after reset

**Table 23-58. Received Frame Length High Register (RXFLH) Field Descriptions**

Bit	Field	Value	Description
15-4	Reserved	0	Reserved.
3-0	RXFLH	0-Fh	MSB register used to specify the frame length in reception.

### 23.3.47 UART Autobauding Status Register (UASR)

The UART autobauding status register (UASR) returns the speed, the number of bits by characters, and the type of parity in UART autobauding mode. In autobauding mode, the input frequency of the UART modem must be fixed to 48 MHz. Any other module clock frequency results in incorrect baud rate recognition. The UART autobauding status register (UASR) is shown in [Figure 23-74](#) and described in [Table 23-59](#).

**NOTE:**

- This register is used to set up transmission according to characteristics of previous reception, instead of LCR, DLL, and DLH registers when UART is in autobauding mode.
- To reset the autobauding hardware (to start a new “AT” detection) or to set the UART in standard mode (no autobaud), MDR1[2:0] must be set to 7h (reset state), then set to 2h (UART in autobaud mode) or cleared to 0 (UART in standard mode).

Usage limitation:

- Only 7 and 8 bits character (5 and 6 bits not supported).
- 7 bits character with space parity not supported.
- Baud rate between 1200 and 115 200 bp/s (10 possibilities).

**Figure 23-74. UART Autobauding Status Register (UASR)**

15	8	7	6	5	4	0
Reserved		PARITYTYPE	BITBYCHAR	SPEED		
R-0		R-0	R-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 23-59. UART Autobauding Status Register (UASR) Field Descriptions**

Bit	Field	Value	Description
15-8	Reserved	0	Reserved.
7-6	PARITYTYPE	0-3h	Type of the parity in UART autobauding mode.
		0	No parity identified
		1h	Parity space
		2h	Even parity
		3h	Odd parity
5	BITBYCHAR		Number of bits by characters.
		0	7-bit character identified.
		1	8-bit character identified.
4-0	SPEED	0-1Fh	Speed
		0	No speed identified.
		1h	115 200 baud
		2h	57 600 baud
		3h	38 400 baud
		4h	28 800 baud
		5h	19 200 baud
		6h	14 400 baud
		7h	9600 baud
		8h	4800 baud
		9h	2400 baud
		Ah	1200 baud
		Bh-1Fh	Reserved

## **Universal Serial Bus Subsystem (USBSS)**

---



---

The Universal Serial Bus Subsystem (USBSS) contains dual USB 2.0 compliant modules. Both modules are configurable as a USB Host, a USB Device or a Dual Role Device (DRD) supplement of the USB 2.0 Specification. Both USB modules operate independently of each other.

Topic	Page
24.1 Introduction .....	2433
24.2 Features Supported.....	2433
24.3 Functional Block Diagram.....	2434
24.4 Industry Standard(s) Compliance.....	2435
24.5 Architecture .....	2436
24.6 Error Handling .....	2446
24.7 Protocol Description(s).....	2447
24.8 DMA .....	2479
24.9 Registers .....	2506

## 24.1 Introduction

Each USB module is built around a USB DRD controller and PHY. Each USB controller has 32K Bytes of Endpoint FIFO RAM and support for up to 15 Endpoints in addition to Endpoint 0. The USB subsystem makes use of a Direct Memory Access (DMA) Controller for accelerating endpoint data movement via dedicated DMA hardware with minimal intervention by the CPU.

The two USB modules share a single DMA controller and accompanying Queue Manager, Interrupt Pacer, Power Management module, and PHY clock.

For the remainder of this chapter the term USB controller or USB PHY refers to any of the two USB controllers or PHYs existing within the USB subsystem. The term USB module is used to mean/refer to any of the two USB modules. USB0 is used to refer to the first instantiation of a USB modules and USB1 is used to refer to the other USB module instantiation.

## 24.2 Features Supported


The main features of the USB Subsystem are:

- Two USB modules where each USB module is built around a USB DRD controller and PHY.
- Supports USB Device operations at High Speed (Up to 480 Mb/s) or Full Speed (Up to 12 Mb/s).
- Supports USB Host operations at High Speed (Up to 480 Mb/s), Full Speed (Up to 12 Mb/s) and Low Speed (Up to 1.5Mb/s).
- USB 2.0 extensions for DRD Host Request Protocol (HRP).
- Supports all USB standard transfer types (control, bulk, interrupt, and isochronous) as both a USB Host as well as a USB Device.
- Supports high bandwidth ISO mode.
- Supports 15 Transmit (Tx) and 15 Receive (Rx) Endpoints excluding Endpoint 0.
- Includes a 32KB Endpoint FIFO RAM per USB Module with user programmable Endpoint FIFO sizes.
- Includes RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB.
- Includes CDC Linux mode for accelerating CDC type protocols using short packet termination over USB.
- Includes Generic RNDIS mode, an RNDIS-like mode for terminating RNDIS type protocols without using short packet termination for support for MSC class applications.
- Includes a DMA controller sub-module with 30 Rx and 30 Tx simultaneous data connections/channels.
- Includes DMA scheduler.
- The DMA supports host and packet descriptors formats.
- The DMA supports stall on buffer starvation.
- The DMA supports capability of allocating data buffer sizes up to 4Mbytes per single transfer.
- Provides a Queue Manager Module with 156 Queues for Queuing and De-Queuing packets.
- Supports DMA pacing logic for interrupts.

### 24.3 Functional Block Diagram

Figure 24-1 displays a high-level functional block diagram covering the major blocks of the USB subsystem. It captures the general data paths and displays the interaction between each blocks of the subsystem at a high level.

Figure 24-1. USB Subsystem Block Diagram



#### 24.3.1 L3 Slow Interconnect

This is the L3 master / slave interface to the device Memory Mapped Registers (MMRs) and system resources. The CPPI DMA and Queue Manager have also their own dedicated interface to the system resource through the master interfaces. CPU accesses the USB peripheral through the slave L3 Interface.

#### 24.3.2 Memory Mapped Registers

The USB register file (USB core and subsystem registers and CPPI DMA registers that are accessible to the CPU) reside in a block within the USBSS.

#### 24.3.3 USB 2.0 Controller

The USB subsystem supports two independent USB Modules. Each USB module comprises of a Dual Role USB 2.0 controllers.

#### 24.3.4 USB PHY

The PHY is connected to the USB controller via 8-bit USB 2.0 Transceiver Macrocell Interface (UTMI). The PHY does not have a built-in charge pump thus an external power source is required to source the 5V VBUS power when operating as a USB Host. The PHY has built in charge detection for device mode and external charge control capability for a host application.



### 24.3.5 USB Pins

The USB subsystem external interface signals comprises two differential data lines, two Voltage Buses Level Detection Pins (VBUSIN), and two USB DRVVBUS signals which are used to enable/disable external 5V Power Source. The USB ID pins are used to configure the USB controller's role. Charge detect enable signals are present within both PHYs. For more details about the USB0 and USB1 mode registers, see [Section 24.9.2.1.23](#) and [Section 24.9.2.2.23](#), respectively.

### 24.3.6 DMA

The DMA alongside with the Queue Manager and the Scheduler are used to perform data transfer for Endpoints 1 to 15.

## 24.4 Industry Standard(s) Compliance

The USB subsystem complies with the following standards:

- Complies with the USB 2.0 Specification and the On-The-Go Supplement of the USB 2.0 Specification.

## 24.5 Architecture

Each USB controller within the device supports 15 Transmit (Tx) endpoints and 15 Receive (Rx) endpoints in addition to Endpoint 0. These endpoints are used for IN transactions or OUT transactions depending on the role of the USB Controller.

When used as a USB Device, IN transactions are processed through Tx endpoints and OUT transactions are processed through Rx endpoints. When used as a USB Host, IN transactions are processed through Rx endpoints and OUT transactions is processed through Tx endpoints.

Endpoints can be individually configured in software to handle Bulk, Interrupt, Isochronous, or Control transfers. Further, the endpoints can also be dynamically allocated to different target device functions on the fly – maximizing the number of devices that can be simultaneously supported. Each endpoint requires a block of memory allocated within the Module FIFO to be associated with it.

Each USB module has a single block of FIFO RAM (32 Kbytes in size) that is shared by all endpoints. The FIFO for Endpoint 0 is required to be 64 bytes deep and is single buffered. The first 64 Bytes of the FIFO RAM is reserved by hardware for Endpoint 0 and for this reason user software does not need (nor has the capability) to allocate a FIFO block for Endpoint 0. The rest of the FIFO RAM is user configurable with regard to the other endpoints. The size of an individual endpoint FIFO may range from 8 to 4096 bytes and can either be single or double buffered. Supported sizes must conform to the following sizes:

- FS/LS: 8, 16, 32, 64, 1024 bytes
- HS: 64, 128, 512, 1024, 2048, 4096 bytes.

Separate FIFOs may be associated with each endpoint: alternatively a Tx endpoint and the Rx endpoint with the same Endpoint number can be configured to use the same FIFO memory space, for example to reduce the size of RAM block needed, provided they can never be active at the same time.

The user can process USB transactions entirely from the CPU via the L3 Interconnect or can optionally use the DMA to automatically perform data transfer for endpoints 1-15. A CPU must be used to service Endpoint 0 transactions.

### 24.5.1 USB Controller Operational Mode

#### 24.5.1.1 USB Controller Role Assuming Method

The two USB modules can be used in a range of different environments. They can be used as a High-Speed or a Full-Speed USB Device attached to a conventional USB Host (such as a PC) in a point-to-point type of arrangement, they can be used as a USB Host in which the USB modules can also be used with another USB Device of any speed (High-, Full-, or Low-speed) in a point-to-point arrangement, or they can be used as a USB Host to a range of USB Devices in a multi-point setup via a USB Hub. Note that the role each USB module operates is independent of each other.

USB transactions from the controller are issued and received during a valid USB Session. A session is defined only when VBUS is above the VBUS\_SESS\_VLD as specified in the DRD Supplement.

The USB 2.0 controller session starts when one of the following events occurs

- Firmware assumes it will be operating as the USB Host and sets the DEVCTL[SESSION] bit

If the firmware writes to the DEVCTL[SESSION] bit, the USB controller will attempt to determine if it is the 'A-Device', or if it is the 'B-Device' by sensing the resistance on the USBx\_ID pin.

An A-Device is a device with a the Standard A Receptacle or a device with a Micro-A plug inserted into it's receptacle. A B-Device is defined as a device with a (mini-)B receptacle, or a Micro-A/B receptacle with the B end of the plug inserted into it's receptacle.

If the USB controller determines it is the A-Device it will turn on VBUS and wait until the USBx\_VBUSIN pin is  $\geq 4.4V$ . Assuming that the voltage level of the USBx\_VBUSIN is found to be within the VBUS Valid range according to the USB 2.0 Specification, the controller will then default to the USB Host and wait for a device to connect to the bus before attempting to enumerate the device.

If the controller senses it is a B-Device, it will use the Session Request Protocol as defined in the USB DRD Supplement to request a session from the A-Device and default to operating as a USB Device. If desired, firmware can force the USB Controller to act as an A-Device or a B-Device by writing to IDDIG bit in the USB Mode register before it sets the DEVCTL[SESSION] bit. This will override the ID sense

value and force the controller to operate as the USB Host or a USB Device.

- The USB Controller senses a voltage ( $0.8 \leq \text{USBx\_VBUSIN} \leq 2.1\text{V}$ ) on the USBx\_VBUSIN pin.

If DEVCTL[SESSION] bit is clear when the USB Controller senses that a voltage of  $\geq \text{VBUS\_SESS\_VLD}$  on the USBx\_VBUSIN pin, firmware should assume was another device on the bus has attempted to start a session. The USB controller will assume that it is the B-Device and automatically set DEVCTL[SESSION] bit. When  $\text{USBx\_VBUSIN} \geq \text{VBUS\_SESS\_VLD}$ , it will enable the 1.5 KOhm D+ pull-up. The subsequent Reset Interrupt received by the USB controller signifies the start of the session and the USB Controller should then proceed to behave as a Full-Speed or High-Speed Capable USB Device during enumeration.

### 24.5.1.2 Soft Connect

After a Power-on Reset (POR) or software initiated USB Module Reset, the SOFTCONN bit of POWER register is cleared to 0. The controller will therefore appear disconnected from the bus (D+/D- appear as high impedance) until firmware has set the SOFTCONN bit to 1. This feature allows the application software can then choose when to connect to the USB -or- when to remain disconnected. Applications with an overall lengthy initialization procedure may use this to ensure that all other initialization is complete and the CPU is ready to perform enumeration before setting the Soft Connect bit and connecting to the USB. Once the SOFTCONN bit has been set, the software can also simulate a disconnect by clearing this bit to 0.

### 24.5.1.3 Suspend

When operating as an active USB Host, firmware sets the POWER[SUSPEND] bit to enter into Suspend mode. Following the completion of the current transaction, the controller will disable it's scheduler and stop the frame counter.

When operating as an active USB Device, the controller monitors activity on the D+/D- and automatically transitions into suspend mode when it doesn't detect any valid USB activity for a period of greater than or equal to 3 ms. The USB controller will automatically set the POWER[SUSPEND] bit and then generate an Suspend Interrupt. At this point, the controller can then be left active or the application may arrange to disable the controller by stopping its clock. If the software disabled the USB clock, the controller will not then be able to detect Resume signaling and must rely on external hardware to detect Resume signaling so that the clock to the controller can be restarted.

### 24.5.1.4 Resume

When operating as a active USB Host, firmware clears the POWER[SUSPEND] bit to exit into Suspend mode and set the POWER[RESUME] bit for 20ms. The controller will automatically send Resume signaling onto the bus . Following the completion of this 20 ms period, firmware should clear the POWER[RESUME] bit to restart the transaction scheduler and frame counter. If remote Wake-up resume signaling is detected while the controller is in suspend mode, the controller will automatically exit suspend and set the POWER[RESUME] bit, take over generating the Resume Signal ,and finally generate an Resume Interrupt

When operating as a active USB Device, if resume signaling is detected on the bus, the clock to the controller must be restarted (if stopped during suspend). The controller will automatically exit Suspend mode and generate an interrupt. If the software wants to initiate a remote wakeup while the controller is in Suspend mode, it should set the POWER[RESUME] bit to 1. The software should leave then this bit set for approximately 10 ms (minimum of 2 ms, a maximum of 15 ms) before resetting it to 0. **NOTE:** No resume interrupt will be generated when the software initiates a remote wakeup.

### 24.5.1.5 Reset

When the controller is operating as a USB Host, a USB Reset condition will be generated on the bus if the Reset bit is set by firmware. If the High-Speed Enable (HSENA) bit is set, the controller will attempt to negotiate for high-speed operation.

Once the RESET is cleared, the controller will automatically start the frame counter and schedule USB transactions.

When the controller is operating as an USB Device it will automatically perform the following functions when it sees a USB Reset bus condition.

- Functional Address (FADDR) is cleared 0
- Endpoint Index Register (INDEX) is cleared to 0
- All endpoint FIFOs are flushed
- All Endpoint Control/Status registers are cleared
- All Endpoint Interrupts are Enabled at the controller level
- A USB Reset Interrupt is generated.

If the High Speed Enable (HSENA) bit within the POWER register is set, the controller will automatically attempt to negotiate with the USB Host for High-Speed Operation. Whether high-speed operation is selected is indicated by HSMODE bit of POWER register. When the application software receives a reset interrupt, it should close any open pipes and wait for bus enumeration to begin.

### 24.5.1.6 USB Controller Endpoint Control / Status Register Access

The USB controller provides two mechanisms for accessing endpoint control and status registers; Indexed and Non-Indexed method.

- **Indexed Endpoint Control/Status Register Space.**

This register space can be thought of as a region populated with Proxy Registers. The endpoint register space mapped at this region is selected by programming the corresponding INDEX register of the controller. By programming the INDEX register with the corresponding endpoint number, the control and status register corresponding to that particular endpoint is accessible from this Indexed Region. In other words, Index Register region behaves as a proxy to access a selected endpoint registers. Indexed access enables the controller to access different endpoints without reconfiguring addressing..

- **Non-indexed Endpoint Control/Status Register Space.**

The Endpoint Control / Status registers are located at dedicated endpoint registers in the respective USB Controllers

This use of Index / Non Indexed access modes allows the firmware to access an endpoint register region directly from its unique space (as specified within a non-indexed region), or from a proxy space by programming the corresponding Index register.

Note: The control and status registers/regions apply to both Tx and Rx of a given Endpoint. That is, Endpoint 1 Tx and Endpoint 1 Rx registers occupy the same register space.

### 24.5.1.7 Dynamic Endpoint FIFO Sizing

Each USB module supports a total of 32K bytes of FIFO RAM to dynamically allocate FIFO to all endpoints in use. Each endpoint requires a FIFO RAM block to be associated with it. There is one set of registers per endpoint available for FIFO allocation, excluding endpoint 0. FIFO configuration registers are Indexed registers and cannot be accessed directly; configuration takes place via accessing proxy registers. The INDEX register at addresses must be set to the appropriate endpoint before writing to the respective Endpoint FIFO configuration registers. The Endpoint FIFO configuration registers do not have non-indexed registers.

The allocation of FIFO space to the different endpoints requires programming for each Tx and Rx endpoint with the following information:

- The start address of the FIFO within the RAM block
- The maximum size of packet to be supported
- Whether the FIFO is single buffered or double buffered

The maximum packet size and double buffering together define the total of space that needs to be allocated to the FIFO per Endpoint

It is the responsibility of the firmware to ensure that all the Tx and Rx endpoints that are active in the current USB configuration have a block of FIFO RAM allocated for their use. The first 64 bytes of FIFO memory is statically configured for Endpoint 0 use and should be treated as reserved for all other endpoints. For endpoints other than endpoint 0, the FIFO RAM interface is configurable and must have a minimum size of 8 bytes and should be capable of buffering either 1 or 2 packets. Separate FIFOs may be associated with each endpoint: alternatively a Tx endpoint and the Rx endpoint with the same Endpoint number can be configured to use the same FIFO to reduce the size of RAM block needed, provided they are never active at the same time.

**NOTE:** The option of dynamically setting FIFO sizes only applies to Endpoints 1-15. Endpoint 0 FIFO has a fixed size (64 bytes) and a fixed location which is the first 64 Bytes of FIFO (FIFO addresses 0-63).

### 24.5.1.8 USB 2.0 Test Modes

Each USB2.0 controller supports the four USB 2.0 test modes (Test\_SE0\_NAK, Test\_J, Test\_K, and Test\_Packet) defined for high-speed functions. It also supports an additional "FIFO access" test mode that can be used to test the operation of the CPU interface, the DMA controller and the FIFO RAM block.

The test modes are entered by writing to the TESTMODE register. A test mode is usually requested by the host sending a SET\_FEATURE request to Endpoint 0. When the software receives the request, it should wait until the Endpoint 0 transfer has completed (when it receives the Endpoint 0 interrupt indicating the status phase has completed) then write to the TESTMODE register.

**Note:** These test modes have no purpose in normal operation.

#### 24.5.1.8.1 TEST\_SE0\_NAK

To enter the Test\_SE0\_NAK test mode, the software should set the TEST\_SE0\_NAK bit in the TESTMODE register to 1. The USB controller will then go into a mode in which it responds to any valid IN token with a NAK.

#### 24.5.1.8.2 TEST\_J

To enter the Test\_J test mode, the software should set the TEST\_J bit in the TESTMODE register to 1. The USB controller will then go into a mode in which it transmits a continuous J on the bus.

#### 24.5.1.8.3 TEST\_K

To enter the Test\_K test mode, the software should set the TEST\_K bit in the TESTMODE register to 1. The USB controller will then go into a mode in which it transmits a continuous K on the bus.

#### 24.5.1.8.4 TEST\_PACKET

To execute the Test\_Packet, the software should:

1. Start a session (if the core is being used in Host mode).
2. Write the standard test packet (shown below) to the Endpoint 0 FIFO.
3. Write 8h to the TESTMODE register (TEST\_PACKET = 1) to enter Test\_Packet test mode.
4. Set the TxPktRdy bit in the HOST/PERI\_CSR0 register (bit 1).

The 53 byte test packet to load is as follows (all bytes in hex). The test packet only has to be loaded once; the USB controller will keep re-sending the test packet without any further intervention from the software.

Table 24-1 displays the 53 Bytes test packet content.

**Table 24-1. 53 Bytes Test Packet Content**

0	0	0	0	0	0	0	0
0	AA	AA	AA	AA	AA	AA	AA
AA	EE	EE	EE	EE	EE	EE	EE
EE	FE	FF	FF	FF	FF	FF	FF
FF	FF	FF	FF	FF	7F	BF	DF
EF	F7	FB	FD	FC	7E	BF	DF
EF	F7	FB	FD	7E			

This data sequence is defined in Universal Serial Bus Specification Revision 2.0 The USB controller will add the DATA0 PID to the head of the data sequence and the CRC to the end.

#### 24.5.1.8.5 FIFO\_ACCESS

The FIFO Access test mode allows you to test the operation of CPU Interface, the DMA controller (if configured), and the RAM block by loading a packet of up to 64 bytes into the Endpoint 0 FIFO and then reading it back out again. Endpoint 0 is used because it is a bidirectional endpoint that uses the same area of RAM for its Tx and Rx FIFOs.

**NOTE:** The core does not need to be connected to the USB bus to run this test. If it is connected, then no session should be in progress when the test is run.

The test procedure is as follows:

1. Load a packet of up to 64 bytes into the Endpoint 0 Tx FIFO.
2. Set HOST/PERI\_CSR0[TXPKTRDY].
3. Write 40h to the TESTMODE register (FIFO\_ACCESS = 1).
4. Unload the packet from the Endpoint Rx FIFO, again.
5. Set HOST/PERI\_CSR0[SERVICEDRXPTRDY].

Writing 40h to the TESTMODE register causes the following sequence of events:

The Endpoint 0 CPU pointer (that records the number of bytes to be transmitted) is copied to the Endpoint 0 USB pointer (that records the number of bytes received).

1. The Endpoint 0 CPU pointer is reset.
2. HOST/PERI\_CSR0[TXPKTRDY] is cleared.
3. HOST/PERI\_CSR0[RXPTRDY] is set.
4. An Endpoint 0 interrupt is generated (if enabled).

The effect of these steps is to make the Endpoint 0 controller act as if the packet loaded into the Tx FIFO has flushed and the same packet received over the USB. The data that was loaded in the Tx FIFO can now be read out of the Rx FIFO.

#### 24.5.1.8.6 FORCE\_HOST

The Force Host test mode enables you to instruct the core to operate in Host mode, regardless of whether it is actually connected to any peripheral; that is, the state of the CID input and the LINESTATE and HOSTDISCON signals are ignored. (While in this mode, the state of the HOSTDISCON signal can be read from the BDEVICE bit in the device control register (DEVCTL)) .

This mode, which is selected by writing 80h to the TESTMODE register (FORCE\_HOST = 1), allows implementation of the USB Test\_Force\_Enable (USB 2.0 Specification Section 7.1.20). It can also be used for debugging PHY problems in hardware.



While the FORCE\_HOST bit remains set, the core enters the Host mode when the SESSION bit in DEVCTL is set to 1 and remains in the Host mode until the SESSION bit is cleared to 0 even if a connected device is disconnected during the session. The operating speed while in this mode is determined by the FORCE\_HS and FORCE\_FS bits in the TESTMODE register.

### 24.5.2 Clock Control

Two main clocks are used by the USB subsystem, the L3 clock and the UTMI/PHY clock.

The L3 Slow clock is the clock that is used to clock the controller and all other blocks of the USB Subsystem with the exception of the PHY. This clock is controlled by the PRCM. A clock rate of 60 MHz or greater must be used to guarantee core operation can deliver full USB 2.0 bandwidth (480 Mb/s). In other words, L3 Slow should not be less than 60 MHz.

The PHY clock is derived from the main device input clock. The DPLL is used to generate the required 960MHz clock frequency. The required UTMI clock is generated by the PHY from the input clock.

### 24.5.3 Signal Descriptions

The USB subsystem external interface signals are displayed within [Table 24-2](#).

**Table 24-2. USBSS Interface Signals**

Pin (x=0/1)	Type	Description
USBx_DP USBx_DM	I/O	USBx data differential pair
USBx_DRVVBUS	O	USBx VBUS Supply Enable
USBx_VBUSIN	AI	USBx VBUS Voltage Sense
USB_ID	AI	USB ID Detection
USBx_CE <sup>(1)</sup>	I	USBx Charge Enable

<sup>(1)</sup> "USBx\_CE is not available on all instances of USB (for example, a pin may exist on USB0, but not USB1). Refer to the device Data Manual Terminal Functions section for details.

### 24.5.4 VBUS Voltage Sourcing Control

When any of the USB controllers assumes the role of a host, the USB is required to supply a +5V power source to an attached device(s) through the VBUS line. In order to achieve this task, the USB controller requires the use of an external power logic (or charge pump) capable of sourcing 5V power. The USB\_DRVVBUS pin is used as a control signal to enable/disable this external power supply. The control on the USB\_DRVVBUS is automatic and is handled by the USB controller. The control should be transparent to the user so long as the proper hardware connection and software initialization are in place. The USB controller drives the USB\_DRVVBUS signal high when it assumes the role of a host during a valid USB session. When assuming the role of a device, the controller drives the USB\_DRVVBUS signal low disabling the external charge pump; hence, no power is driven on the VBUS line by the controller. 5V VBUS is expected to be sourced by the external USB Host.

Note that when both USB Modules are self-powered and the device does not rely on the voltage on the VBUS voltage sourced by an external USB Host for controller operation when operating as a USB Device. The Voltage Level detected on the +5V VBUS is used to identify the presence of a Host and to power up the internal pull-up on the D+ line. The USB PHY continually monitors the voltage on the USB\_VBUSIN and reports the status to USB controller.

### 24.5.5 D+/D- Pull-up/Pull-Down Resistors

Since the USB controllers are dual role controllers, the necessary required D+/D- pull-up/pull-down resistors need to be dynamically attached/detached and thus can not exist external to the device. The pull-up/pull-down resistors exist in the PHY, and are dynamically enabled and disabled based on the role the controller assumes during a USB Session.

When assuming the role of a USB Host, the data lines are pulled to USB ground by the PHY enabling internal 15K Ohms pull-down resistors. When assuming the role of a USB Device the required 1.5K ohm pull-up resistor on the D+ line is enabled automatically signifying its capability to the external USB Host as a Full Speed or High Speed Capable device. If a High Speed capable device successfully negotiates to operate at the High Speed signal rate, the internal D+ is automatically disabled by the controller.

### 24.5.6 Interrupts

The USB Subsystem has three interrupts that can be routed to the CPU interrupt controller.

- USB Subsystem Interrupt
- USB0 Module Interrupt
- USB1 Module Interrupt

#### 24.5.6.1 USB Subsystem Interrupt

The following DMA interrupts are generated by the USB Subsystem DMA.

The USB Subsystem is capable of generating a single interrupt for DMA events. [Table 24-3](#) describes the DMA interrupts generated from the USB Subsystem.

**Table 24-3. Subsystem Interrupts**

Interrupt	CPPI DMA Packet Completion Grouping (EndPoint)	Description
rx_sop_starvation	n/a	DMA Queue Manager Start of Packet Starvation Error Interrupt
rx_mop_starvation	n/a	DMA Queue Manager Middle of Packet Starvation Error Interrupt
pd_cmp_flag	n/a	When the DMA packet is completed and the Packet Descriptor is pushed into the Queue Manager
tx_pkt_cmp_0	1, 2, ..., 15	USB0 Tx Combined DMA Packet Group completion Interrupt
rx_pkt_cmp_0	1, 2, ..., 15	USB0 Rx Combined DMA Packet Group completion Interrupt
tx_pkt_cmp_1	1, 2, ..., 15	USB1 Tx Combined DMA Packet Group completion Interrupt
rx_pkt_cmp_1	1, 2, ..., 15	USB1 Rx Combined DMA Packet Group completion Interrupt

The USBSS DMA Queue Manager outputs a total of 60 DMA packet completion interrupts. Each Packet Completion Interrupt consists of a logical combination of the data from the 15 individual Endpoint packet completion signals from the Queue Manager. If any one of the Endpoint Packet Completion signals is set then an interrupt will be generated by the USB Subsystem

The starvation interrupts occur when the DMA Queue Manager is unable to allocate a buffer for an Rx buffer. This can occur either at the start of a packet or in the middle of a series of packets.

The pd\_cmp\_flag is only set when bit 31 of the original buffer length word (word 6) of a Packet Descriptor is set and when the packet is either transmitted to the XDMA or received from the XDMA using this PD.

In order to control the frequency of the generated USB Subsystem interrupts to the CPU, interrupt pacing has been added to each of the 60 individual packet completions. Each packet completion has its own 8-bit unsigned threshold. Each threshold can range from 0 to 255 based on the pd\_cmp\_flag. If the count of the packet completion exceeds the threshold; then an interrupt will be generated. This assumes that the packet completion is enabled. The thresholds for the 60 packet completions are programmed in the USBSS IRQ\_DMA\_THRESHOLD\_(RX/TX)(0/1)\_n registers.



It is possible that the generation of interrupts has been reduced to an unacceptable delay due a lack of differed bits or thresholds set to too large of a number. A watch dog timer has been added which provides a secondary method of generating the interrupts. This system uses the USB start of frame pulse from the USB Controller, a counter, a threshold, and an enable. The frame sync pulse frequency is 1kHz in full-speed or low-speed mode, or 8kHz is high-speed mode.

**Example 1:** The DMA threshold is set to 10 and the frame threshold is set to 3 for a specific endpoint. Let's assume that the expected packet completion frequency is 5 completed packets per frame. In this example the first frame had 5 packets completed. The second frame had 5 packets completed. An interrupt is generated after the 2nd frame.

**Example 2:** The DMA threshold is set to 10 and the frame threshold is set to 3 for a specific endpoint. Let's assume that the expected packet completion frequency is 5 completed packets per frame. In this example the first frame had 5 packets completed. The second frame had only two packets completed and the third frame had 0 packets completed. There was some error or delay that caused the remaining packets to not complete. An interrupt is generated after the 3rd frame.

In both examples software will not be able to determine whether the interrupt was generated due to DMA threshold or frame threshold.

Each of the 60 Packet completions will have a frame counter, frame threshold, and frame enable. If the frame counter exceeds the frame threshold; then an interrupt will be generated. This assumes the frame enable counter has been enabled.

The registers for the 60 frame thresholds are stored in: `USBSS_IRQ_FRAME_THRESHOLD_ab_c`.  
Where:

- (a) Tx or Rx
- (b) 0 or 1
- (c) 0, 1, 2, or 3

The 60 frame enables are stored in registers: `USBSS_IRQ_FRAME_ENABLE_0` and `USBSS_IRQ_FRAME_ENABLE_1`.

The individual frame count / packet completion count registers will be reset to zero when one of the below conditions occurs:

- Reset signal is active.
- Packet completion threshold has been exceeded.
- Packet completion count is equal to 255.
- Frame count threshold has been exceeded.
- Frame count is equal to 255.

When the low to high transition occurs for any of the four CPPI DMA Packet completions, a hardware signal is sent to the MODIRQ module. This will cause an interrupt (if enabled via software). When all packets have been removed from the queue, the pending signal is returned to a 0. Software may choose to use one of the unassigned queues if an interrupt is not wanted upon the completion of a packet.

The interrupts listed in [Table 24-3](#) can be enabled (or disabled) by setting (or clearing) the appropriate `IRQENABLE_SET` (or `IRQENABLE_CLR`) bits in the MMR registers.

To clear the interrupts it is required to write 1's to the `IRQSTAUS` registers. It is possible to manually set the interrupts by writing 1's to the `IRQSTATUS_RAW` registers.

### 24.5.6.2 USB Module Interrupts

Each of the USB modules generates an interrupt that can be routed to the CPU interrupt controller.

Each USB Module allows for the interrupt to be generated by one of two methods depending on the uint field of the Control Register of each USB Module

- USB Module Level Interrupts.
- USB Controller Level Interrupts.

#### 24.5.6.2.1 USB Module Level Interrupts

There are 15 general-purpose Tx and Rx endpoints supported in addition to Endpoint 0. The Endpoint 0 Tx interrupt encapsulates both Transmit and Receive Operations.

The USB Controller will generate a corresponding EPO or TXEPn (n=1...15) interrupt when that TX endpoint successfully completes transmitting a packet onto the bus and the endpoint buffer is empty and ready to send another packet, or when the TX endpoint had an error condition. The core will generate a corresponding RXEPn (n=1...15) interrupt when that RX endpoint successfully receives a packet and all the data is ready in the RX endpoint FIFO, or when a receive error occurs.

If the USB Controller is configured to use the DMA to handle Endpoint transactions, the Tx/Rx endpoint interrupts will only generate an interrupt on error conditions, which allows software to keep the interrupt enabled for error monitoring.

Interrupts USB[0] to USB[7] are generated by the USB controller in response to certain bus conditions. Refer to the USB Controller registers for more details on these which bus conditions trigger an interrupt. Interrupt USB[8] is generated outside the USB Controller whenever the level of DRVVBUS changes. This is usually due to entering or leaving host mode, or entering or leaving power saving mode.

In addition to the 31 Tx/Rx Controller Endpoint Interrupts, the USB Module generates 16 Tx FIFO Endpoint interrupts for each endpoint. These interrupts indicate when the TXn Endpoint FIFO is ready to accept new data.

It is important to clear the USB controller interrupts by reading the respective USB controller INTRUSB Register before clearing the IRQ\_ENABLE\_CLR Register and setting the IRQ\_EOI Register.

**Table 24-4. Controller Interrupts**

Interrupt	Description
TX_ENDP[15:0]	Interrupts for Transmit Endpoints 15 to 0 (TX_ENDP[0] is used for both Transmit and Receive)
RX_ENDP[15:1]	Interrupts for Receive Endpoints 15 to 1
USB[8] DRVVBUS level change	Interrupt from the USB Module when VBUSBUS logic level changes
USB[7:0]	Interrupts detected by the USB Controller for Certain Bus Conditions
TX_FIFO[15:0]	TX FIFO endpoint ready for Endpoints 15 to 0

The interrupts listed in [Table 24-4](#) can be enabled (or disabled) by setting (or clearing) the appropriate IRQENABLE\_SET (or IRQENABLE\_CLR) bits in the MMR registers.

The interrupt registers for all the interrupts in Table 132 are listed in both the USB0 and USB1 module memory maps. The interrupt registers for TX\_ENDP[15:0], RX\_ENDP[15:1], and USB[7:0] are listed in the USB Controller memory map.

#### 24.5.6.2.2 USB Controller Level Interrupts

If the USB Controller Level interrupt mode is selected for the USB interrupts, then the USB Module interrupt sources are not valid. In this case, the USB controller interrupts will be aggregated into the module interrupt for the CPU to service. All interactions to clear and mask interrupts must be done with the USB Controller registers.

The additional USB interrupt for DRVVBUS level changes is not part of the USB controller interrupt set, and therefore is not available when using the USB Controller interrupt mode.

## 24.5.7 Subsystem Reset Considerations

The USB Subsystem controller can be reset by two sources: hardware reset and the soft reset.

### 24.5.7.1 Software Reset Considerations

When the soft reset bit in the USBSS SYSCONFIG register is set, all the USB controller registers and DMA operations are reset. The bit is cleared automatically.

A software reset on the CPU does not affect the register values and operation of the USB controller.

### 24.5.7.2 Hardware Reset Considerations

When a hardware reset is asserted, all the registers are set to their default values.

## 24.5.8 Clock, PLL, and PHY Initialization

Prior to configuring the USB Module Registers, the device USB SubSystem and PHY are required to be released from reset, provided with clocks as well as configured with appropriate settings. Not all registers related for this task are captured within this document. Please refer to the Power, Reset and Clock Manager (PRCM) for clocking and Control Module for PHY configuration registers definitions.

Note: The following initialization makes use of the software option where USB role is controlled by firmware programming USBx Mode Register.

Clock Related Configuration:

```
*0x48180B10 &= 0xFFFFF9F; // RM_DEFAULT_RSTCTRL (Release USB Module from Reset)
while ((0x48180B14 & 0x00000060)>>5)!=0x3); // Wait until Module comes out of Reset
*0x48180B14 |= 0x00000060; // RM_DEFAULT_RSTST (Clear Reset Presence)
*0x48181400 = 0x2; // CM_ALWON_L3_SLOW_CLKSTCTRL (Enable Interconnect Clock)
*0x48180558 = 0x2; // CM_DEFAULT_USB_CLKCTRL (Enable USB OCP Clock)
while(((0x48180558) & 0x70000)>>16)==0x7); // Wait until USB Module is Ready
```

USB PLL Related:

```
PLL_SUBSYS_BASE = 0x481C5000;
USB_PLL_BASE = PLL_SUBSYS_BASE + 0x260;
/*Output clock frequency from PLL (according to above function call) = ((OSC
frequency/(N+1))*M)/M2 = ((20MHz/(19+1))*960)/1 = 960MHz*/

*(0x481C5270) = 0x00010013; // USBPLL_M2NDIV
*(0x481C5274) = 0x000003C0; // USBPLL_MN2DIV

/* Load M2, N2 dividers of ADPLL */
*(0x481C526C) = 0x00000001; // USBPLL_TENABLEDIV
// Toggle to Complete Load
*(0x481C526C) = 0x00000000; // USBPLL_TENABLEDIV

/* Load M, N dividers of ADPLL */
*(0x481C5268) = 0x00000001; // USBPLL_TENABLE
// Toggle to Complete Load
*(0x481C5268) = 0x00000000; // USBPLL_TENABLE

*(0x481C5264) = ((*0x481C5264) & 0xff7fe3ff) | 0x200a080a); // USBPLL_CLKCTRL
/* Wait for phase and freq lock */
while (((0x481C5284) & 0x00000600) != 0x00000600); // USBPLL_STATUS
```

USB PHY Related

```
// Clear bits 0,1,8,9,15,16,23
*(48140620) &= ~(0x00818303); // USB_CTRL0
// Set bits 6,7,10,13,14,17,18,19,20
*(48140620) |= 0x001E64C0; // USB_CTRL0
```

Firmware is now ready to continue programming the USB Controllers.

## 24.6 Error Handling

When operating as an active USB Device, a control transfer may be aborted due to a protocol error on the USB, the USB Host prematurely ending the transfer, or if the USB Device software wishes to abort the transfer (for example, because it cannot process the request).

### 24.6.1 Error Handling as a USB Device

The USB controller automatically detects protocol errors and sends a STALL packet to the host under the following conditions:

- The USB Host sends more data during a write request than was specified in the 8 Byte Standard Request.
- The USB Host requests more data during a read request than was specified in the 8 Byte Standard Request.
- The USB Host sends more data bytes than the Maximum Packet size.
- The USB Host sends a non zero length DATA1 packet during the Status stage of a Control Transfer.

After the USB controller has sent the STALL packet to the USB Host, it automatically sets the SENTSTALL bit and generates an interrupt. When the software receives an Endpoint 0 interrupt with the SENTSTALL bit set, it should abort the current transfer, clear the SENTSTALL bit, and return to the IDLE state to await the next USB transfer from the Host.

If the host prematurely ends a transfer by entering the STATUS phase before all the data for the request has been transferred, or by sending a new SETUP packet before completing the current transfer, then the SETUPEND bit will be set and an Endpoint 0 interrupt generated. When the software receives an endpoint 0 interrupt with the SETUPEND bit set, it should abort the current transfer, set the SERV\_SETUPEND bit, and return to the IDLE state. If the RXPKTRDY bit is set this indicates that the host has sent another SETUP packet and the software should then process this command.

A zero length OUT data packet is used to indicate the end of a Control transfer. In normal operation, such packets should only be received after the entire length of the device request has been transferred (i.e., after the software has set DataEnd). If, however, the host sends a zero length OUT data packet before the entire length of device request has been transferred, this signals the premature end of the transfer. In this case, the controller will automatically flush any IN token loaded by software ready for the Data phase from the FIFO and set SETUPEND bit (bit 4 of PERI\_CSR0).

If the software wants to abort the current transfer, because it cannot process the command or has some other internal error, then it should set the SENDSTALL bit. The controller will then send a STALL packet to the host, set the SENTSTALL bit and generate an endpoint 0 interrupt.

### 24.6.2 Babble Event Detection as a USB Host

The USB2 standard defines a Babble as unexpected bus activity that persists beyond a specified point in a (micro)frame. The USB Controller, when operating as a USB Host, is able to detect a babble event. When a babble event is detected, the following steps are taken:

- Generate a babble interrupt (if enabled).
- De-assert the DRVVBUS signal which signals the VBUS charge pump to discontinue supplying 5V to VBUS.
- Go to the IDLE state, which indicates that no USB session is in progress.

Software should restart the USB controller when a babble event/interrupt is detected.

## 24.7 Protocol Description(s)

This section describes the functionally implementation of the USB protocol by the USB modules.

### 24.7.1 USB Device Operation

This section describes how the USB Controller should be as when operating as a USB Device

#### 24.7.1.1 Control Transfers

Endpoint 0 is the main control endpoint of a USB Device. Software is required to handle all the standard USB Device Requests that may be sent or received via Endpoint 0. These are described in Universal Serial Bus Specification, Revision 2.0, Chapter 9. The protocol for these device requests involves a different number of sequences of transactions per USB Request. To accommodate this, the software needs to take a state machine approach to correctly decode and handle all Control Transactions on Endpoint 0.

The Standard USB Device Requests received by a USB Device can be divided into three categories: Zero Data Requests (in which all the information is included in the 8 byte request, Write Requests (in which the request will be followed by additional data, and Read Requests (in which the device is required to send data back to the USB Host).

This section looks at the sequence of actions that the software must perform to process these different types of device request.

##### 24.7.1.1.1 Zero Data Requests

Zero data requests have all their information contained within the 8-byte request and require no additional data to be transferred. Examples of Zero Data standard device requests are:

- SET\_FEATURE
- CLEAR\_FEATURE
- SET\_ADDRESS
- SET\_CONFIGURATION
- SET\_INTERFACE

The sequence of events will begin, as with all requests, when the software receives an Endpoint 0 interrupt. The RXPKTRDY bit of the Endpoint 0 Peripheral Control / Status Register (PERI\_CSR0) will be automatically set by the controller. The 8-byte request should then be read from the Endpoint 0 FIFO, decoded and the appropriately handled. After the request is handled, the CPU should set the SERV\_RXPKTRDY bit of PERI\_CSR0 to indicate to the controller that the command has been read from the FIFO, and also set the DATAEND bit to indicate to the controller that no further data is expected for this request. The interval between setting SERV\_RXPKTRDY bit and DATAEND bit should be very small to avoid getting a SETUPEND error condition. It is highly recommended to set both bits at the same time.

The USB Host will then transition to the status stage of the control transfer, a second Endpoint 0 interrupt will be generated to indicate that the request has successfully completed. No further action is required from the software. The second interrupt is just a confirmation that the request completed successfully.

If the command is an unrecognized command, or for some other reason cannot be executed, then when it has been decoded, the CPU should write to the PERI\_CSR0 register to set the SERV\_RXPKTRDY bit and to set the SENDSTALL bit. When the USB Host moves to the status stage of the request, the controller will send a STALL packet telling the host that the request was not executed. A second Endpoint 0 interrupt will be generated and the SENTSTALL bit will be automatically set by the controller.

If the host sends more data after the DATAEND bit has been set, then the controller will send a STALL packet automatically. An Endpoint 0 interrupt will be generated and the SENTSTALL bit will be set.

**NOTE:** The DMA cannot service Endpoint 0 transactions; Endpoint 0 must always be serviced via a CPU.

### 24.7.1.1.2 Write Requests

Write requests involve an additional packet(s) of data being sent from the USB Host after the 8-byte USB request has been received. An example of a Write request is: SET\_DESCRIPTOR.

The sequence of events will begin, as with the Zero Data Request, when the software receives an Endpoint 0 interrupt. The RXPKTRDY bit of the Endpoint 0 Peripheral Control / Status Register (PERI\_CSR0) will have been automatically set by the controller. The 8-byte request should then be read from the Endpoint 0 FIFO, decoded and the appropriately handled. After the request is handled, the CPU should set the SERV\_RXPKTRDY bit of PERI\_CSR0 to indicate to the controller that the command has been read from the FIFO, however for write requests, the DATAEND bit should *not* be set by the user indicating that more data is expected from the USB Host.

When a second endpoint 0 interrupt is received, the PERI\_CSR0 register should be read to check the endpoint status. The RXPKTRDY bit of PERI\_CSR0 should be set to indicate that a data packet has been received. The COUNT0 register should then be read to determine the size of this data packet. The data packet can then be read from the endpoint 0 FIFO and stored into memory.

If the length of the data associated with the request (indicated by the wLength field in the command) is greater than the maximum packet size for endpoint 0, further data packets are expected to be sent. Again, PERI\_CSR0 should be written to set the SERV\_RXPKTRDY bit, but the DATAEND bit should not be set. When all the expected data packets have been received, the PERI\_CSR0 register should be written to set the SERV\_RXPKTRDY bit and to set the DATAEND bit.

The USB Host will then transition to the status stage of the control transfer, a second Endpoint 0 interrupt will be generated to indicate that the request has successfully completed. No further action is required from the software. The second interrupt is just a confirmation that the request completed successfully.

If the host sends more data after the DATAEND has been set, then the controller will automatically send a STALL. An endpoint 0 interrupt will be generated and the SENTSTALL bit of PERI\_CSR0 will be set.

### 24.7.1.1.3 Read Requests

Read requests have a packet (or packets) of data sent from the function to the host after the 8-byte command. Examples of Read Standard Device Requests are:

- GET\_CONFIGURATION
- GET\_INTERFACE
- GET\_DESCRIPTOR
- GET\_STATUS
- SYNCH\_FRAME

The sequence of events will begin, as with the Zero Data Request, when the software receives an Endpoint 0 interrupt. The RXPKTRDY bit of the Endpoint 0 Peripheral Control / Status Register (PERI\_CSR0) will have been automatically set by the controller. The 8-byte request should then be read from the Endpoint 0 FIFO, decoded and the appropriately handled. After the request is handled, the CPU should set the SERV\_RXPKTRDY bit of PERI\_CSR0 to indicate to the controller that the command has been read from the FIFO, however for read requests, the DATAEND bit should *not* be set by the user indicating that data is expected by the USB Host.

The data to be sent to the host should then be written to the endpoint 0 FIFO. If the data to be sent is greater than the maximum packet size for endpoint 0, only the maximum packet size should be written to the FIFO. The PERI\_CSR0 register should then be written to set the TXPKTRDY bit to indicate to the controller that there is a packet in the FIFO to be sent. When the packet has been sent to the host, another endpoint 0 interrupt will be generated and the next data packet can be written to the FIFO.

When the last data packet has been written to the FIFO, the PERI\_CSR0 register should be written to set the TXPKTRDY bit and to set the DATAEND bit indicating to the controller that no additional packets are to be sent to the USB Host.

When the host moves to the status stage of the request, another endpoint 0 interrupt will be generated to indicate that the request has completed. No further action is required from the software: the interrupt is just a confirmation that the request completed successfully.



If the host requests more data after DATAEND (bit 3) has been set, then the controller will send a STALL. An endpoint 0 interrupt will be generated and the SENTSTALL bit of PERI\_CSR0 will be set.

**24.7.1.1.4 Endpoint 0 Interrupt Servicing**


When the USB controller is operating as a peripheral device, the Endpoint 0 control needs three modes – IDLE, TX and RX – corresponding to the different phases of the control transfer and the states endpoint 0 enters for the different phases of the transfer (described in later sections).

The default mode on power-up or reset should be IDLE. RXPkTRDY bit of PERI\_CSR0 becoming set when endpoint 0 is in IDLE state indicates a new device request. Once the device request is unloaded from the FIFO, the controller decodes the descriptor to find whether there is a data phase and, if so, the direction of the data phase of the control transfer (in order to set the FIFO direction). See Figure 24-2.


Depending on the direction of the data phase, endpoint 0 goes into either TX state or RX state. If there is no Data phase, endpoint 0 remains in IDLE state to accept the next device request

The actions that the CPU needs to take at the different phases of the possible transfers (for example, loading the FIFO, setting TXPKTRDY) are indicated in Figure 24-3.


**Figure 24-2. CPU Actions at Transfer Phases**




**Figure 24-3. TX State**



**Figure 24-4. RX State**



**Figure 24-5. No Data Phase**





#### 24.7.1.1.4.1 Endpoint 0 Interrupt Generating Events

An Endpoint 0 interrupt is generated when any of the below events occur and Interrupt Service handler should determine the right event and launch the proper handler

The following events will cause Endpoint 0 Interrupt to be generated while the controller is operating assuming the role of a USB Device

- The controller sets the RXPKTRDY bit after a valid token has been received and data has been written to the FIFO (legal status condition).
- The controller clears the TXPKTRDY bit after the packet of data in the FIFO has been successfully transmitted to the USB host (legal status condition).
- The controller sets the SENTSTALL bit after a control transaction is ended due to a protocol violation (illegal status condition).
- The controller sets the SETUPEND bit because a control transfer has ended before DATAEND (bit 3 of PERI\_CSR0) is set (illegal status condition).

In order to determine the cause of the interrupt, the detail below recommends the order of cause determination and execution.

Whenever the endpoint 0 service routine is entered, the software must first check to see if the current control transfer has been ended due to either a STALL condition or a premature end of control transfer. If the control transfer ends due to a STALL condition, the SENTSTALL bit would be set. If the control transfer ends due to a premature end of control transfer, the SETUPEND bit would be set. In either case, the software should abort processing the current control transfer and set the state to IDLE.

Once the software has determined that the interrupt was not generated by an illegal bus state, the next action taken depends on the endpoint state.

If endpoint 0 is in IDLE state, the only valid reason an interrupt can be generated is as a result of the controller receiving data from the bus. The service routine must check for this by testing the RXPKTRDY bit of PERI\_CSR0 (bit 0). If this bit is set, then the controller has received a SETUP packet. This must be unloaded from the FIFO and decoded to determine the action the controller must take. Depending on the command contained within the SETUP packet, endpoint 0 will enter one of three states:


- If the command is a single packet transaction (SET\_ADDRESS, SET\_INTERFACE etc.) without any data phase, the endpoint will remain in IDLE state.
- If the command has an OUT data phase (SET\_DESCRIPTOR etc.), the endpoint will enter RX state.
- If the command has an IN data phase (GET\_DESCRIPTOR etc.), the endpoint will enter TX state.
- If the endpoint 0 is in TX state, the interrupt indicates that the core has received an IN token and data from the FIFO has been sent. The software must respond to this either by placing more data in the FIFO if the host is still expecting more data or by setting the DATAEND bit to indicate that the data phase is complete. Once the data phase of the transaction has been completed, endpoint 0 should be returned to IDLE state to await the next control transaction (status stage).
- If the endpoint is in RX state, the interrupt indicates that a data packet has been received. The software must respond by unloading the received data from the FIFO. The software must then determine whether it has received all of the expected data. If it has, the software should set the DATAEND bit and return endpoint 0 to IDLE state. If more data is expected, the firmware should set the SERV\_RXPKTRDY bit of PERI\_CSR0 (bit 6) to indicate that it has read the data in the FIFO and leave the endpoint in RX state.

#### 24.7.1.1.4.2 Endpoint 0 Idle State

Idle Mode needs to be selected by the Endpoint 0 control after power-on or reset and is the mode in which the Endpoint 0 control should return when the Rx and Tx modes are terminated.

It is also the mode in which the SETUP phase of control transfer is handled (as outlined in [Figure 24-6](#)).

**Figure 24-6. Flow Chart of Setup Stage of a Control Transfer in Peripheral Mode**



**24.7.1.1.4.3 Endpoint 0 TX State**

When the endpoint is in TX state, all arriving IN tokens need to be treated as part of a data phase until the required amount of data has been sent to the host. If either a SETUP or an OUT token is received while the endpoint is in the TX state, this will cause a SETUPEND condition to occur as the core expects only IN tokens.


Three events can cause TX mode to be terminated before the expected amount of data has been sent as shown in Figure 24-7:

1. The host sends an invalid token causing a SETUPEND condition (bit 4 of PERI\_CSR0 is set).
2. The firmware sends a packet containing less than the maximum packet size for Endpoint 0.
3. The firmware sends an empty data packet.

Until the transaction is terminated, the firmware simply needs to load the FIFO when it receives an interrupt which indicates that a packet has been sent from the FIFO. An interrupt is generated when TXPKTRDY is cleared.

When the firmware forces the termination of a transfer (by sending a short or empty data packet), it should set the DATAEND bit of PERI\_CSR0 (bit 3) to indicate to the core that the data phase is complete and that the core should next receive an acknowledge packet.

**Figure 24-7. Flow Chart of Transmit Data Stage of a Control Transfer in Peripheral Mode**



#### 24.7.1.1.4.4 Endpoint 0 Rx State

In RX mode, all arriving data should be treated as part of a data phase until the expected amount of data has been received. If either a SETUP or an IN token is received while the endpoint is in RX state, a SETUPEND condition will occur as the controller expects only OUT tokens.


Three events can cause RX mode to be terminated before the expected amount of data has been received as shown in [Figure 24-8](#):

1. The host sends an invalid token causing a SETUPEND condition (setting bit 4 of PERI\_CSR0).
2. The host sends a packet which contains less than the maximum packet size for endpoint 0.
3. The host sends an empty data packet.

Until the transaction is terminated, the software unloads the FIFO when it receives an interrupt that indicates new data has arrived (setting RXPkTRDY bit of PERI\_CSR0) and to clear RXPkTRDY by setting the SERV\_RXPKTRDY bit of PERI\_CSR0 (bit 6).

When the software detects the termination of a transfer (by receiving either the expected amount of data or an empty data packet), it should set the DATAEND bit (bit 3 of PERI\_CSR0) to indicate to the controller that the data phase is complete and that the core should receive an acknowledge packet next.

**Figure 24-8. Flow Chart of Receive Data Stage of a Control Transfer in Peripheral Mode**



### 24.7.1.2 Bulk Transfers

Bulk transactions are handled by Endpoints other than Endpoint 0. Bulk Transfers are used to handle non-periodic, large bursty communication typically used for a transfer that use any available bandwidth and can also be delayed until bandwidth is available.

The following optional features are available for use with a Tx endpoint used in peripheral mode for Bulk IN transactions:

- Double packet buffering: When enabled, up to two sequential packets can be stored in the Endpoint FIFO awaiting transmission to the host. Double packet buffering is enabled by setting the DPB bit of TXFIFOSZ register
- DMA: If DMA is enabled for the Bulk Endpoint, a DMA request will be generated whenever the endpoint is able to accept another packet in its FIFO. This feature allows the DMA controller to load packets into the FIFO without processor intervention

#### 24.7.1.2.1 Bulk Transfer Setup

In configuring an Endpoint for Bulk Transfers, the firmware must properly configure the USB Controller Registers for proper operation. The Max Packet Size Register (RX/TXMAXP) register must be written with the maximum packet size (in bytes) for the Endpoint. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the Endpoint. Additionally the Control / Status Register for the respective Endpoint(s) must be appropriately configured.

For IN Transactions, Endpoint Control Status Register for Transmit Endpoint (PERI\_TXCSR) should be configured for desired operation. If the DMA is to be used to service the endpoint, DMAEN and DMAMODE bit fields should be set, else left cleared [Table 24-5](#) displays the PERI\_TXCSR setting when used for Bulk transfer.

When the endpoint is first configured (following a SET\_CONFIGURATION or SET\_INTERFACE command on Endpoint 0), the lower byte of PERI\_TXCSR should be written to set the CLRDATATOG bit (bit 6). This will ensure that the data toggle (which is handled automatically by the controller) starts in the correct state.

Also if there are any data packets in the FIFO, indicated by the FIFONOTEMPTY bit being set, they should be flushed by setting the FLUSHFIFO bit

**NOTE:** It may be necessary to set this bit twice in succession if double buffering is enabled.

**Table 24-5. PERI\_TXCSR Register Bit Configuration for Bulk IN Transactions**

Bit Field	Bit Name	Description
Bit 15	AUTOSET	Cleared to 0 if using DMA. For CPU Mode set to 1, if AUTOSET bit is set, the TXPKTRDY bit will be automatically set when data of the maximum packet size is loaded into the FIFO, else set manually.
Bit 14	ISO	Cleared to 0 for Bulk Transfers.
Bit 13	MODE	Set to 1 to make sure the FIFO is enabled (only necessary if the FIFO is shared with an RX endpoint)
Bit 12	DMAEN	Set to 1 to enable DMA usage. Cleared to 0 if a CPU is being used to service the Tx Endpoint
Bit 11	FRCDATATOG	Cleared to 0 to allow normal data toggle operations.
Bit 10	DMAMODE	Set to 1 when DMA is used to service Tx FIFO.
Bit 9	Reserved	Reserved
Bit 8	Reserved	Reserved
Bit 7	Reserved	Reserved
Bit 6	ClrDataTog	This bit should be cleared to 0 by the CPU prior to Bulk Endpoint Operation
Bit 5	SentStall	This bit should be cleared to 0 by the CPU prior to Bulk Endpoint Operation
Bit 4	SendStall	This bit should be cleared to 0 by the CPU prior to Bulk Endpoint Operation
Bit 3	FlushFIFO	This bit is set when the FIFO is non-Empty.

**Table 24-5. PERI\_TXCSR Register Bit Configuration for Bulk IN Transactions (continued)**

Bit Field	Bit Name	Description
Bit 2	UnderRun	This bit should be cleared to 0 by the CPU prior to Bulk Endpoint Operation
Bit 1	FIFONotEmpty	This bit should be cleared to 0 by the CPU prior to Bulk Endpoint Operation
Bit 0	TxPktRdy	This bit should be cleared to 0 by the CPU prior to Bulk Endpoint Operation

When using DMA for OUT Endpoints, the PERI\_RXCSR needs to have its DMAEN bit set and have its AUTOCLEAR and DMAMODE bits cleared. In addition, the relevant interrupt enable bit in the INTRRXE register should be set (if an interrupt is required for this endpoint) and the PERI\_RXCSR register should be set as shown in [Table 24-6](#)

Also if there are any data packets in the FIFO (indicated by the RXPkTRDY bit (bit 0 of PERI\_RXCSR) being set), they should be flushed by setting the FLUSHFIFO bit (bit 4 of PERI\_RXCSR).

**NOTE:** It may be necessary to set this bit twice in succession if double buffering is enabled.

**Table 24-6. PERI\_RXCSR Register Bit Configuration for Bulk OUT Transactions**

Bit Field	Bit Name	Description
Bit 15	AUTOCLEAR	Cleared to 0 if using DMA. In CPU Mode of usage, if the CPU sets AUTOCLEAR bit, the RXPkTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Receive FIFO.
Bit 14	ISO	Cleared to 0 to enable Bulk protocol.
Bit 13	DMAEN	Set to 1 if a DMA request is required for this Rx endpoint.
Bit 12	DISNYET	Cleared to 0 to allow normal PING flow control. This will affect only high speed transactions.
Bit 11	DMAMODE	Always clear this bit to 0.

When the Rx endpoint is first configured (following a SET\_CONFIGURATION or SET\_INTERFACE command on Endpoint 0), the lower byte of PERI\_RXCSR should be written to set the CLRDATATOG bit (bit 7). This will ensure that the data toggle (which is handled automatically by the USB controller) starts in the correct state.

#### 24.7.1.2.2 Bulk IN Transfers

When data is to be transferred over a Bulk IN pipe, a data packet needs to be loaded into the FIFO and the PERI\_TXCSR register written to set the TXPKTRDY bit. The TxPktRDY bit will remain set until the packet has been sent to the USB Host and will be automatically cleared by the USB controller. An Endpoint(n) interrupt will also generated to signify to the firmware that the next packet can be loaded into the FIFO. If double packet buffering is enabled, then after the first packet has been loaded and the TXPKTRDY bit set, the TXPKTRDY bit will immediately be cleared by the USB controller and an interrupt generated so that a second packet can be loaded into the FIFO. The software should always load a packet into the Endpoint FIFO when it receives an interrupt, regardless of whether double packet buffering is enabled or not.

In the general case, the packet size must not exceed the size specified by the lower 11 bits of the TXMAXP register. This part of the register defines the payload (packet size) for transfers over the USB and is required by the USB Specification to be either 8, 16, 32, 64 (Full-Speed or High-Speed) or 512 bytes (High-Speed only).

The host may determine that all the data for a transfer has been sent by knowing the total amount of data that is expected. Alternatively it may infer that all the data has been sent when it receives a packet which is smaller than the maximum packet size configuration for that particular endpoint (TXMAXP[10-0]). In the latter case, if the total size of the data block is a multiple of this payload, it will be necessary for the function to send a null packet after all the data has been sent. This is done by setting TXPKTRDY when the next interrupt is received, without loading any data into the FIFO.

#### 24.7.1.2.3 Bulk OUT Transfers

When a data packet is received by a Bulk OUT pipe, the RXPkTRDY bit is set and an interrupt is generated. The software should read the RXCOUNT register for the endpoint to determine the size of the data packet. The data packet should be read from the FIFO, and then the RXPkTRDY bit should be cleared.

The packets received should not exceed the size specified in the RXMAXP register (as this should be the value set in the wMaxPacketSize field of the endpoint descriptor sent to the host). When a block of data larger than wMaxPacketSize needs to be sent to the function, it will be sent as multiple packets. All the packets will be wMaxPacketSize in size, except the last packet which will contain the residue. The software may use an application specific method of determining the total size of the block and hence when the last packet has been received. Alternatively it may infer that the entire block has been received when it receives a packet which is less than wMaxPacketSize in size. (If the total size of the data block is a multiple of wMaxPacketSize, a null data packet will be sent after the data to signify that the transfer is complete.)

#### 24.7.1.2.4 Error Handling of Bulk transfer

If the software wants to shut down the Bulk IN pipe, it should set the SENDSTALL bit (bit 4 of PERI\_TXCSR). When the controller receives the next IN token, it will send a STALL to the host, set the SENTSTALL bit (bit 5 of PERI\_TXCSR) and generate an interrupt.

When the software receives an interrupt with the SENTSTALL bit (bit 5 of PERI\_TXCSR) set, it should clear the SENTSTALL bit. It should however leave the SENDSTALL bit set until it is ready to re-enable the Bulk IN pipe.

**NOTE:** If the host failed to receive the STALL packet for some reason, it will send another IN token, so it is advisable to leave the SENDSTALL bit set until the software is ready to re-enable the Bulk IN pipe. When a pipe is re-enabled, the data toggle sequence should be restarted by setting the CLRDATATOG bit in the PERI\_TXCSR register (bit 6).

If the software wants to shut down the Bulk OUT pipe, it should set the SENDSTALL bit (bit 5 of PERI\_RXCSR). When the controller receives the next packet it will send a STALL to the host, set the SENTSTALL bit (bit 6 of PERI\_RXCSR) and generate an interrupt.

When the software receives an interrupt with the SENTSTALL bit (bit 6 of PERI\_RXCSR) set, it should clear this bit. It should however leave the SENDSTALL bit set until it is ready to re-enable the Bulk OUT pipe.

**NOTE:** If the host failed to receive the STALL packet for some reason, it will send another packet, so it is advisable to leave the SENDSTALL bit set until the software is ready to re-enable the Bulk OUT pipe. When a Bulk OUT pipe is re-enabled, the data toggle sequence should be restarted by setting the CLRDATATOG bit (bit 7) in the PERI\_RXCSR register.

#### 24.7.1.3 Interrupt Transfer

An Interrupt IN transaction uses the same protocol as a Bulk IN transaction and the configuration and operation mentioned on prior sections apply to Interrupt transfer too with minor changes. Similarly, an Interrupt OUT transaction uses almost the same protocol as a Bulk OUT transaction and can be used the same way.

Tx endpoints in the USB controller have one feature for Interrupt IN transactions that they do not support in Bulk IN transactions. In Interrupt IN transactions, the endpoints support continuous toggle of the data toggle bit.

This feature is enabled by setting the FRCDATATOG bit in the PERI\_TXCSR register (bit 11). When this bit is set, the controller will consider the packet as having been successfully sent and toggle the data bit for the endpoint, regardless of whether an ACK was received from the host.

Another difference is that interrupt endpoints do not support PING flow control. This means that the controller should never respond with a NYET handshake, only ACK/NAK/STALL. To ensure this, the DISNYET bit in the PERI\_RXCSR register (bit 12) should be set to disable the transmission of NYET handshakes in high-speed mode.

Though DMA can be used with an interrupt OUT endpoint, it generally offers little benefit as interrupt endpoints are usually expected to transfer all their data in a single packet.



#### 24.7.1.4 Isochronous Transfer

Isochronous transfers are used when working with isochronous data. Isochronous transfers provide periodic, continuous communication between host and device.

##### 24.7.1.4.1 Isochronous Transfer Setup

In configuring a Tx endpoint for Isochronous IN transactions, the TXMAXP register must be written with the maximum packet size (in bytes) for the endpoint. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the endpoint unless it is a high bandwidth ISO. In this case, TXMAXP should be an integer multiple of 1024. In addition, the relevant interrupt enable bit in the INTRTXE register should be set (if an interrupt is required for this endpoint) and the PERI\_TXCSR register should be set as shown in [Table 24-7](#).

**Table 24-7. PERI\_TXCSR Register Bit Configuration for Isochronous IN Transactions**

Bit Field	Bit Name	Description
Bit 14	ISO	Set to 1 to enable Isochronous transfer protocol.
Bit 13	MODE	Set to 1 to ensure the FIFO is enabled (only necessary if the FIFO is shared with an Rx endpoint).
Bit 12	DMAEN	Set to 1 if DMA Requests have to be enabled.
Bit 11	FRCDATATOG	Ignored in Isochronous mode.
Bit 10	DMAMODE	Set to 1 when DMA is enabled.

In configuring an Rx endpoint for Isochronous OUT transactions, the RXMAXP register must be written with the maximum packet size (in bytes) for the endpoint. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the endpoint unless it is a high bandwidth ISO. In this case, RXMAXP should be an integer multiple of 1024. In addition, the relevant interrupt enable bit in the INTRRXE register should be set (if an interrupt is required for this endpoint) and the PERI\_RXCSR register should be set as shown in [Table 24-8](#).

**Table 24-8. PERI\_RXCSR Register Bit Configuration for Isochronous OUT Transactions**

Bit Field	Bit Name	Description
Bit 15	AUTOCLEAR	Cleared to 0 if using DMA. In CPU Mode of usage, if the CPU sets AUTOCLEAR bit, the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Receive FIFO.
Bit 14	ISO	Set to 1 to configure endpoint usage for Isochronous transfer.
Bit 13	DMAEN	Set to 1 if a DMA request is required for this Rx endpoint.
Bit 12	DISNYET	Ignored in Isochronous Mode.
Bit 11	DMAMODE	Always clear this bit to 0.

#### 24.7.1.4.2 Isochronous IN Transfers

The following optional features are available for use with a Tx endpoint used in Peripheral mode for Isochronous IN transactions:

- Double packet buffering: When enabled, up to two packets can be stored in the FIFO awaiting transmission to the host. Double packet buffering is enabled by setting the DPB bit of TXFIFOSZ register (bit 4).

**NOTE:** Double packet buffering is generally advisable for isochronous transactions in order to avoid underrun errors as described in later section.

- DMA: If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint is able to accept another packet in its FIFO. This feature allows the DMA controller to load packets into the FIFO without processor intervention.

However, this feature is not particularly useful with Isochronous endpoints because the packets transferred are often not maximum packet size and the PERI\_TXCSR register needs to be accessed following every packet to check for Underrun errors.

When DMA is enabled and DMAMODE bit of PERI\_TXCSR is set, endpoint interrupt will not be generated for completion of packet transfer. Endpoint interrupt will be generated only in the error conditions.

An isochronous endpoint does not support data retries, so if data underrun is to be avoided, the data to be sent to the host must be loaded into the FIFO before the IN token is received. The host will send one IN token per frame (or microframe in High-speed mode), however the timing within the frame (or microframe) can vary. If an IN token is received near the end of one frame and then at the start of the next frame, there will be little time to reload the FIFO. For this reason, double buffering of the endpoint is usually necessary.

An interrupt is generated whenever a packet is sent to the host and the software may use this interrupt to load the next packet into the FIFO and set the TXPKTRDY bit in the PERI\_TXCSR register (bit 0) in the same way as for a Bulk Tx endpoint. As the interrupt could occur almost any time within a frame(/microframe), depending on when the host has scheduled the transaction, this may result in irregular timing of FIFO load requests. If the data source for the endpoint is coming from some external hardware, it may be more convenient to wait until the end of each frame(/microframe) before loading the FIFO as this will minimize the requirement for additional buffering. This can be done by using either the SOF interrupt or the external SOF\_PULSE signal from the controller to trigger the loading of the next data packet. The SOF\_PULSE is generated once per frame(/microframe) when a SOF packet is received. (The controller also maintains an external frame(/microframe) counter so it can still generate a SOF\_PULSE when the SOF packet has been lost.) The interrupts may still be used to set the TXPKTRDY bit in PERI\_TXCSR (bit 0) and to check for data overruns/underruns.

Starting up a double-buffered Isochronous IN pipe can be a source of problems. Double buffering requires that a data packet is not transmitted until the frame(/microframe) after it is loaded. There is no problem if the function loads the first data packet at least a frame(/microframe) before the host sets up the pipe (and therefore starts sending IN tokens). But if the host has already started sending IN tokens by the time the first packet is loaded, the packet may be transmitted in the same frame(/microframe) as it is loaded, depending on whether it is loaded before, or after, the IN token is received. This potential problem can be avoided by setting the ISOUPDATE bit in the POWER register (bit 7). When this bit is set, any data packet loaded into an Isochronous Tx endpoint FIFO will not be transmitted until after the next SOF packet has been received, thereby ensuring that the data packet is not sent too early.

#### 24.7.1.4.3 Isochronous OUT Transfers

An isochronous OUT transaction is used to transfer periodic data from the host to the function controller.

Following optional features are available for use with an Rx endpoint used in Peripheral mode for Isochronous OUT transactions:

- **Double packet buffering:** When enabled, up to two packets can be stored in the FIFO on reception from the host. Double packet buffering is enabled by setting the DPB bit of RXFIFOSZ register (bit 4).  
**NOTE:** Double packet buffering is generally advisable for Isochronous transactions in order to avoid overrun errors.
- **DMA:** If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint has a packet in its FIFO. This feature can be used to allow the DMA controller to unload packets from the FIFO without processor intervention.

However, this feature is not particularly useful with Isochronous endpoints because the packets transferred are often not maximum packet size and the PERI\_RXCSR register needs to be accessed following every packet to check for Overrun or CRC errors.

When DMA is enabled, endpoint interrupt will not be generated for completion of packet reception. Endpoint interrupt will be generated only in the error conditions.

An Isochronous endpoint does not support data retries so, if a data overrun is to be avoided, there must be space in the FIFO to accept a packet when it is received. The host will send one packet per frame (or microframe in High-speed mode); however, the time within the frame can vary. If a packet is received near the end of one frame(/microframe) and another arrives at the start of the next frame, there will be little time to unload the FIFO. For this reason, double buffering of the endpoint is usually necessary.

An interrupt is generated whenever a packet is received from the host and the software may use this interrupt to unload the packet from the FIFO and clear the RXPKTRDY bit in the PERI\_RXCSR register (bit 0) in the same way as for a Bulk Rx endpoint. As the interrupt could occur almost any time within a frame(/microframe), depending on when the host has scheduled the transaction, the timing of FIFO unload requests will probably be irregular. If the data sink for the endpoint is going to some external hardware, it may be better to minimize the requirement for additional buffering by waiting until the end of each frame(/microframe) before unloading the FIFO. This can be done by using either the SOF interrupt or the external SOF\_PULSE signal from the controller to trigger the unloading of the data packet. The SOF\_PULSE is generated once per frame(/microframe) when a SOF packet is received. (The controller also maintains an external frame(/microframe) counter so it can still generate a SOF\_PULSE when the SOF packet has been lost.) The interrupts may still be used to clear the RXPKTRDY bit in PERI\_RXCSR and to check for data overruns/underruns.

#### 24.7.1.4.4 Isochronous Transfer Error Handling

If the endpoint has no data in its FIFO when an IN token is received, it will send a null data packet to the host and set the UNDERRUN bit in the PERI\_TXCSR register (bit 2). This is an indication that the software is not supplying data fast enough for the host. It is up to the application to determine how this error condition is handled.

If the software is loading one packet per frame(/microframe) and it finds that the TXPKTRDY bit in the PERI\_TXCSR register (bit 0) is set when it wants to load the next packet, this indicates that a data packet has not been sent (perhaps because an IN token from the host was corrupted). It is up to the application how it handles this condition: it may choose to flush the unsent packet by setting the FLUSHFIFO bit in the PERI\_TXCSR register (bit 3), or it may choose to skip the current packet.

If there is no space in the FIFO to store a packet when it is received from the host, the OVERRUN bit in the PERI\_RXCSR register (bit 2) will be set. This is an indication that the software is not unloading data fast enough for the host. It is up to the application to determine how this error condition is handled.

If the controller finds that a received packet has a CRC error, it will still store the packet in the FIFO and set the RXPKTRDY bit (bit 0 of PERI\_RXCSR) and the DATAERROR bit (bit 3 of PERI\_RXCSR). It is left up to the application to determine how this error condition is handled.

The number of USB packets sent in any microframe will depend on the amount of data to be transferred, and is indicated through the PIDs used for the individual packets. If the indicated number of packets have not been received by the end of a microframe, the INCOMPRX bit (bit 8) bit in the PERI\_RXCSR register will be set to indicate that the data in the FIFO is incomplete. Equally, if a packet of the wrong data type is received, then the PID Error bit in the PERI\_RXCSR register will be set. In each case, an interrupt will, however, still be generated to allow the data that has been received to be read from the FIFO.

**Note:** The circumstances in which a PID Error or INCOMPRX is reported depends on the precise sequence of packets received.

When the core is operating in peripheral mode, the details are in [Table 24-9](#).

**Table 24-9. Isochronous OUT Error Handling: Peripheral Mode**

No. Packet(s) Expected	Data Packet(s) Received	Response
1	DATA0	OK
	DATA1	PID Error set
	DATA2	PID Error set
	MDATA	PID Error set
2	DATA0	OK
	DATA1	INCOMPRX Set
	DATA2	INCOMPRX Set + PID Error set
	MDATA	INCOMPRX Set
	MDATA DATA0	PID Error Set
	MDATA DATA1	OK
	MDATA DATA2	PID Error Set
	MDATA MDATA	PID Error Set
3	DATA0	OK
	DATA1	INCOMPRX Set
	DATA2	INCOMPRX Set
	MDATA	INCOMPRX Set
	MDATA DATA0	PID Error set
	MDATA DATA1	OK
	MDATA DATA2	INCOMPRX Set
	MDATA MDATA	INCOMPRX Set
	MDATA MDATA DATA0	PID Error set
	MDATA MDATA DATA1	PID Error set
	MDATA MDATA DATA2	OK
	MDATA MDATA MDATA	PID Error set

## 24.7.2 USB Host Operation

This section describes how the USB Controller should be as when operating as a USB Host

### 24.7.2.1 Control Transfers

Host control transactions are conducted through Endpoint 0. Firmware is required to handle all the Standard USB Device Requests that may be sent or received via Endpoint 0. Endpoint 0 cannot be serviced by the DMA.

There are three categories of Standard Device Requests to be handled: Zero Data Requests (in which all the information is included in the request); Write Requests (in which the request will be followed by additional data); and Read Requests (in which the device is required to send data back to the host).

1. Zero Data Requests comprise a SETUP Token packet followed by an IN Status Stage.
2. Write Requests comprise a SETUP Token packet followed by an OUT Data Phase which is in turn followed by an IN Status Phase.
3. Read Requests comprise a SETUP Token packet, followed by an IN Data Phase which is in turn followed by an OUT Status Phase.

A timeout may be set to limit the length of time for which the host controller will retry a transaction that is continually NAKed by the device. This limit can be between 2 and 2.15 (micro)frames and is set through the NAKLIMIT0 register.


The following sections describe the actions that the CPU needs to take in issuing these different types of request through looking at the steps to take in the different phases of a control transaction.

#### 24.7.2.1.1 Setup Stage of Control Transfer

For the SETUP stage of a control transaction ([Figure 24-9](#)), the software driving the USB host device needs to:

1. Load the Address of the USB Device into the FADDR Register
2. Load the 8 bytes of the required USB Standard Device Request into the Endpoint 0 FIFO
3. Set SETUPPKT and TXPKTRDY (bits 3 and 1 of HOST\_CSR0, respectively).  
**NOTE:** These bits must be set together.  
 The controller then proceeds to send a SETUP token followed by the 8-byte request to Endpoint 0 of the addressed device, retrying as necessary. *Note:* On errors, the controller retries the transaction three times.
4. At the end of the attempt to send the 8-byte request data, the controller will generate an Endpoint 0 interrupt. The software should then read HOST\_CSR0 to establish whether the RXSTALL bit (bit 2), the ERROR bit (bit 4) or the NAK\_TIMEOUT bit (bit 7) has been set.  
 If RXSTALL is set, it indicates that the target did not accept the command (for example, because it is not supported by the target device) and so has issued a STALL response. If ERROR is set, it means that the controller has tried to send the SETUP Packet and the following data packet three times without getting any response from the device.  
 If NAK\_TIMEOUT is set, it means that the controller has received a NAK response to each attempt to send the SETUP packet, for longer than the time set in HOST\_NAKLIMIT0. The controller can then be directed either to continue trying this transaction (until it times out again) by clearing the NAK\_TIMEOUT bit or to abort the transaction by flushing the FIFO before clearing the NAK\_TIMEOUT bit.
5. If neither of the RXSTALL, ERROR or NAK\_TIMEOUT bits is set, the SETUP Stage has been correctly ACKed by the device and the firmware should proceed to following IN Data Phase, OUT Data Phase or Status Phase as specified for the particular Standard Device Request.

Figure 24-9. Flow Chart of Setup Stage of a Control Transfer in Host Mode



### 24.7.2.1.2 Data Stage of a Control Transfer

The Data Stage is an optional stage of a Control Transfer depending on the USB Request. The Data Stage can be either an IN Data Stage or an OUT Data Stage. The following sections show how to handle a Data Stage for both an IN and OUT directions.


#### 24.7.2.1.2.1 Data Stage of a Control Transfer

For the IN Data Stage of a control transfer (Figure 24-10), the software driving the USB host device needs to

1. Set REQPKT bit of HOST\_CSR0 (bit 5)
2. Wait while the controller sends the IN token and receives the required data back.
3. When the controller generates the Endpoint 0 interrupt, read HOST\_CSR0 to establish whether the RXSTALL bit (bit 2), the ERROR bit (bit 4), the NAK\_TIMEOUT bit (bit 7) or RXPKTRDY bit (bit 0) has been set.  
If RXSTALL is set, it indicates that the target has issued a STALL response.  
If ERROR is set, it means that the controller has tried to send the required IN token three times without getting any response. If NAK\_TIMEOUT bit is set, it means that the controller has received a NAK response to each attempt to send the IN token, for longer than the time set in HOST\_NAKLIMIT0. The controller can then be directed either to continue trying this transaction (until it times out again) by clearing the NAK\_TIMEOUT bit or to abort the transaction by clearing REQPKT before clearing the NAK\_TIMEOUT bit
4. If RXPKTRDY has been set, the software should read the data from the Endpoint 0 FIFO, then clear RXPKTRDY.
5. If further data is expected, the software should repeat Steps 1-4.

When all the data has been successfully received, the CPU should proceed to the OUT Status Phase of the Control Transfer.

Figure 24-10. Flow Chart of Data Stage (IN Data Phase) of a Control Transfer in Host Mode






### 24.7.2.1.2.2 OUT Data Stage of a Control Transfer

For the OUT Data Stage of a control transfer (Figure 24-11), the software driving the USB host device needs to:

1. Load the data to be sent into the endpoint 0 FIFO.
2. Set the TXPKTRDY bit of HOST\_CSR0 (bit 1). The controller then proceeds to send an OUT token followed by the data from the FIFO to Endpoint 0 of the addressed device, retrying as necessary.
3. At the end of the attempt to send the data, the controller will generate an Endpoint 0 interrupt. The software should then read HOST\_CSR0 to establish whether the RXSTALL bit (bit 2), the ERROR bit (bit 4) or the NAK\_TIMEOUT bit (bit 7) has been set.  
If RXSTALL bit is set, it indicates that the target has issued a STALL response.  
If ERROR bit is set, it means that the controller has tried to send the OUT token and the following data packet three times without getting any response. If NAK\_TIMEOUT is set, it means that the controller has received a NAK response to each attempt to send the OUT token, for longer than the time set in the HOST\_NAKLIMIT0 register. The controller can then be directed either to continue trying this transaction (until it times out again) by clearing the NAK\_TIMEOUT bit or to abort the transaction by flushing the FIFO before clearing the NAK\_TIMEOUT bit.  
If none of RXSTALL, ERROR or NAKLIMIT is set, the OUT data has been correctly ACKed.
4. If further data needs to be sent, the software should repeat Steps 1-3.  
When all the data has been successfully sent, the software should proceed to the IN Status Phase of the Control Transfer.

Figure 24-11. Flow Chart of Data Stage (OUT Data Phase) of a Control Transfer in Host Mode



### 24.7.2.1.3 Status Stage

The directionality of the Status Stage of a USB Control Transfer will depend on the previous directionality of the Setup (or Data) Stage

#### 24.7.2.1.3.1 IN Status Stage of a Control Transfer

IN Status Phase of a control transfer exists for a Zero Data Request or for a Write Request of a control transfer. The IN Status Phase follows the Setup Stage, if no Data Stage of a control transfer exists, or OUT Data Phase of a Data Stage of a control transfer.

For the IN Status Stage of a control transaction ([Figure 24-12](#)), the software driving the USB Host device needs to:

1. Set the STATUSPKT and REQPKT bits of HOST\_CSR0 (bit 6 and bit 5, respectively).
2. Wait while the controller sends an IN token and receives a response from the USB peripheral device.
3. When the controller generates the Endpoint 0 interrupt, read HOST\_CSR0 to establish whether the RXSTALL bit (bit 2), the ERROR bit (bit 4), the NAK\_TIMEOUT bit (bit 7) or RXPkTRDY bit (bit 0) has been set.


If RXSTALL bit is set, it indicates that the target could not complete the command and so has issued a STALL response.

If ERROR bit is set, it means that the controller has tried to send the required IN token three times without getting any response.

If NAK\_TIMEOUT bit is set, it means that the controller has received a NAK response to each attempt to send the IN token, for longer than the time set in the HOST\_NAKLIMIT0 register. The controller can then be directed either to continue trying this transaction (until it times out again) by clearing the NAK\_TIMEOUT bit or to abort the transaction by clearing REQPKT bit and STATUSPKT bit before clearing the NAK\_TIMEOUT bit.

4. The CPU should clear the STATUSPPKT bit of HOST\_CSR0 together with (i.e., in the same write operation as) RxPktRdy if this has been set.

Figure 24-12. Flow Chart of Status Stage of Zero Data Request or Write Request of a Control Transfer in Host Mode




### 24.7.2.1.3.2 OUT Status Stage of a Control Transfer

OUT Status Stage of a control transfer exist for a Read Request or a control transfer where data was received by the host controller. The OUT Status phase follows the IN Data Stage of a control transfer.

For the OUT Status Stage of a control transaction ([Figure 24-13](#)), the CPU driving the host device needs to:

1. Set STATUSPKT and TXPKTRDY bits of HOST\_CSR0 (bit 6 and bit 1, respectively).  
NOTE: These bits need to be set together
2. Wait while the controller sends the OUT token and a zero-length DATA1 packet.
3. At the end of the attempt to send the data, the controller will generate an Endpoint 0 interrupt. The software should then read HOST\_CSR0 to establish whether the RXSTALL bit (bit 2), the ERROR bit (bit 4) or the NAK\_TIMEOUT bit (bit 7) has been set.  
If RXSTALL bit is set, it indicates that the target could not complete the command and so has issued a STALL response.  
If ERROR bit is set, it means that the controller has tried to send the STATUS Packet and the following data packet three times without getting any response.  
If NAK\_TIMEOUT bit is set, it means that the controller has received a NAK response to each attempt to send the IN token, for longer than the time set in the HOST\_NAKLIMIT0 register. The controller can then be directed either to continue trying this transaction (until it times out again) by clearing the NAK\_TIMEOUT bit or to abort the transaction by flushing the FIFO before clearing the NAK\_TIMEOUT bit.
4. If none of RXSTALL, ERROR or NAK\_TIMEOUT bits is set, the STATUS Phase has been correctly ACKed.

Figure 24-13. Chart of Status Stage of a Read Request of a Control Transfer in Host Mode



## 24.7.2.2 Bulk Transfer

Bulk transfers are handled by endpoints other than endpoint 0. They are used to handle non-periodic, large bursty communication typically used for a transfer that uses any available bandwidth and can also be delayed until bandwidth is available.

### 24.7.2.2.1 Bulk IN Transfers:

A Bulk IN transfer may be used to transfer non-periodic data from the external USB peripheral to the host.

The following optional features are available for use with an Rx endpoint used in host mode to receive the data:

- **Double packet buffering:** When enabled, up to two packets can be stored in the FIFO on reception from the host. This allows that one packet can be received while another is being read. Double packet buffering is enabled by setting the DPB bit of RXFIFOSZ register (bit 4).
- **DMA:** If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint has a packet in its FIFO. This feature can be used to allow the DMA controller to unload packets from the FIFO without processor intervention.

When DMA is enabled, endpoint interrupt will not be generated for completion of packet reception. Endpoint interrupt will be generated only in the error conditions. For more information see section on CPPI DMA

#### 24.7.2.2.1.1 Bulk IN Setup

Before initiating any Bulk IN Transactions in Host mode:

- The HOST\_RXTYPE register for the endpoint that is to be used needs to be programmed as:
  - Operating speed in the SPEED bit field (bits 7 and 6).
  - Set 10 (binary value) in the PROT field for bulk transfer.
  - Endpoint Number of the target device in RENDPN field. This is the endpoint number contained in the Rx endpoint descriptor returned by the target device during enumeration.
- The RXMAXP register for the controller endpoint must be written with the maximum packet size (in bytes) for the transfer. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the target endpoint.
- The HOST\_RXINTERVAL register needs to be written with the required value for the NAK limit (2-215 frames/microframes), or set to zero if the NAK timeout feature is not required.
- The relevant interrupt enable bit in the INTRRXE register should be set (if an interrupt is required for this endpoint).

**Note:** Whether interrupt is handled from PDR level or Core level, interrupt is required to be enabled at the core level. See details on Core Interrupt registers, CTRLR register, and sections on Interrupt Handling

- The AUTOREQ bit field should be used only when servicing transfers using CPU mode and must be cleared when using DMA Mode. For DMA Mode, dedicated registers USB0/1 Req Registers exist and the HOST\_RXCSR[AUTOREQ] should be cleared.

When DMA is enabled, the following bits of HOST\_RXCSR register should be set as:

- Clear AUTOCLEAR.
- Set DMAEN (bit 13) to 1 if a DMA request is required for this endpoint.
- Clear DSINYET (bit 12) to 0 to allow normal PING flow control. This will affect only High Speed transactions.
- Clear DMAMODE (bit 11) to 0.

**Note:** If DMA is enabled, the USB0/1 Auto Req register can be set for generating IN tokens automatically after receiving the data. Set the bit field RXn\_AUTOREQ (where n is the endpoint number) with binary value 01 or 11.

When the endpoint is first configured, the endpoint data toggle should be cleared to 0 either by using the DATATOGWREN and DATATOG bits of HOST\_RXCSR (bit 10 and bit 9) to toggle the current setting or by setting the CLRDATATOG bit of HOST\_RXCSR (bit 7). This will ensure that the data toggle (which is handled automatically by the controller) starts in the correct state. Also if there are any data packets in the FIFO (indicated by the RXPBKTRDY bit (bit 0 of HOST\_RXCSR) being set), they should be flushed by setting the FLUSHFIFO bit of HOST\_RXCSR (bit 4).

**NOTE:** It may be necessary to set this bit twice in succession if double buffering is enabled.

#### 24.7.2.2.1.2 Bulk IN Operation

When Bulk data is required from the USB peripheral device, the software should set the REQPKT bit in the corresponding HOST\_RXCSR register (bit 5). The controller will then send an IN token to the selected peripheral endpoint and waits for data to be returned.

If data is correctly received, RXPBKTRDY bit of HOST\_RXCSR (bit 0) is set. If the USB peripheral device responds with a STALL, RXSTALL bit (bit 6 of HOST\_RXCSR) is set. If a NAK is received, the controller tries again and continues to try until either the transaction is successful or the POLINTVL\_NAKLIMIT set in the HOST\_RXINTERVAL register is reached. If no response at all is received, two further attempts are made before the controller reports an error by setting the ERROR bit of HOST\_RXCSR (bit 2).

The controller then generates the appropriate endpoint interrupt, whereupon the software should read the corresponding HOST\_RXCSR register to determine whether the RXPBKTRDY, RXSTALL, ERROR or DATAERR\_NAKTIMEOUT bit is set and act accordingly. If the DATAERR\_NAKTIMEOUT bit is set, the controller can be directed either to continue trying this transaction (until it times out again) by clearing the DATAERR\_NAKTIMEOUT bit or to abort the transaction by clearing REQPKT bit before clearing the DATAERR\_NAKTIMEOUT bit.

The packets received should not exceed the size specified in the RXMAXP register (as this should be the value set in the wMaxPacketSize field of the endpoint descriptor sent to the host).

In the general case, the application software (if CPU is servicing the endpoint) will need to read each packet from the FIFO individually. If large blocks of data are being transferred, the overhead of calling an interrupt service routine to unload each packet can be avoided by using DMA.

**Note:** When using DMA, see CPPI DMA section for the proper configuration of the core register, HOST\_RXCSR.

#### 24.7.2.2.1.3 Bulk IN Error Handling

If the target wants to shut down the Bulk IN pipe, it will send a STALL response to the IN token. This will result in the RXSTALL bit of HOST\_RXCSR (bit 6) being set.

#### 24.7.2.2.2 Bulk OUT Transfers

A Bulk OUT transaction may be used to transfer non-periodic data from the host to the USB peripheral.

Following optional features are available for use with a Tx endpoint used in Host mode to transmit this data:

- **Double packet buffering:** When enabled, up to two packets can be stored in the FIFO awaiting transmission to the peripheral device. Double packet buffering is enabled by setting the DPB bit of TXFIFOSZ register (bit 4).
- **DMA:** If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint is able to accept another packet in its FIFO. This feature can be used to allow the DMA controller to load packets into the FIFO without processor intervention. For more information on using DMA, consult the section discussing CPPI DMA.  
When DMA is enabled and DMAMODE bit in HOST\_TXCSR register is set, an endpoint interrupt will not be generated for completion of packet reception. An endpoint interrupt will be generated only in the error conditions.



### 24.7.2.2.1 Bulk OUT Setup

Before initiating any bulk OUT transactions:

- The target function address needs to be set in the TXFUNCADDR register for the selected controller endpoint. (TXFUNCADDR register is available for all endpoints from EP0 to EP15.)
- The HOST\_TXTYPE register for the endpoint that is to be used needs to be programmed as:
  - Operating speed in the SPEED bit field (bits 7 and 6).
  - Set PROT field to 10b for bulk transfer.
  - Enter Endpoint Number of the target device in TENDPN field. This is the endpoint number contained in the OUT(Tx) endpoint descriptor returned by the target device during enumeration.
- The TXMAXP register for the controller endpoint must be written with the maximum packet size (in bytes) for the transfer. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the target endpoint.
- The HOST\_TXINTERVAL register needs to be written with the required value for the NAK limit (2-215 frames/microframes), or set to zero if the NAK timeout feature is not required.
- The relevant interrupt enable bit in the INTRTXE register should be set (if an interrupt is required for this endpoint).
- The following bits of HOST\_TXCSR register should be set as:
  - Set the MODE bit (bit 13) to 1 to ensure the FIFO is enabled (only necessary if the FIFO is shared with an Rx endpoint).
  - Clear the FRCDATATOG bit (bit 11) to 0 to allow normal data toggle operations.
  - Clear/Set AUTOSET bit (bit 15). The setting of this bit depends on the desire of the user/application in automatically setting the TXPKTRDY bit when servicing transactions using CPU.

**Note:** If DMA is needed to be used in place of the CPU, the following table displays the setting of the core register HOST\_TXCSR register in Host mode. For the CPPI DMA registers settings consult the section on CPPI DMA within this document.

Bit Field	Bit Name	Description
Bit 15	AUTOSET	Cleared to 0 if using DMA. For CPU Mode use, if AUTOSET bit is set, the TXPKTRDY bit will be automatically set when data of the maximum packet size is loaded into the FIFO.
Bit 14	ISO	Cleared to 0 for bulk mode operation.
Bit 13	MODE	Set to 1 to make sure the FIFO is enabled (only necessary if the FIFO is shared with an RX endpoint)
Bit 12	DMAEN	Set to 1 to enable DMA usage; not needed if CPU is being used to service the Tx Endpoint
Bit 11	FRCDATATOG	Cleared to 0 to allow normal data toggle operations.
Bit 10	DMAMODE	Set to 1 when DMA is used to service Tx FIFO.

When the endpoint is first configured, the endpoint data toggle should be cleared to 0 either by using the DATATOGWREN bit and DATATOG bit of HOST\_TXCSR (bit 9 and bit 8) to toggle the current setting or by setting the CLRDATATOG bit of HOST\_TXCSR (bit 6). This will ensure that the data toggle (which is handled automatically by the controller) starts in the correct state. Also, if there are any data packets in the FIFO (indicated by the FIFONOTEMPTY bit of HOST\_TXCSR register (bit 1) being set), they should be flushed by setting the FLUSHFIFO bit (bit 3 of HOST\_TXCSR).

**NOTE:** It may be necessary to set this bit twice in succession if double buffering is enabled.

#### 24.7.2.2.2 Bulk OUT Operation

When Bulk data is required to be sent to the USB peripheral device, the software should write the first packet of the data to the FIFO (or two packets if double-buffered) and set the TXPKTRDY bit in the corresponding HOST\_TXCSR register (bit 0). The controller will then send an OUT token to the selected peripheral endpoint, followed by the first data packet from the FIFO.

If data is correctly received by the peripheral device, an ACK should be received whereupon the controller will clear TXPKTRDY bit of HOST\_TXCSR (bit 0). If the USB peripheral device responds with a STALL, the RXSTALL bit (bit 5) of HOST\_TXCSR is set. If a NAK is received, the controller tries again and continues to try until either the transaction is successful or the NAK limit set in the HOST\_TXINTERVAL register is reached. If no response at all is received, two further attempts are made before the controller reports an error by setting ERROR bit in HOST\_TXCSR (bit 2).

The controller then generates the appropriate endpoint interrupt, whereupon the software should read the corresponding HOST\_TXCSR register to determine whether the RXSTALL (bit 5), ERROR (bit 2) or NAK\_TIMEOUT (bit 7) bit is set and act accordingly. If the NAK\_TIMEOUT bit is set, the controller can be directed either to continue trying this transaction (until it times out again) by clearing the NAK\_TIMEOUT bit or to abort the transaction by flushing the FIFO before clearing the NAK\_TIMEOUT bit.

If large blocks of data are being transferred, then the overhead of calling an interrupt service routine to load each packet can be avoided by using DMA.

#### 24.7.2.2.3 Bulk OUT Error Handling

If the target wants to shut down the Bulk OUT pipe, it will send a STALL response. This is indicated by the RXSTALL bit of HOST\_TXCSR register (bit 5) being set.

#### 24.7.2.3 Interrupt Transfer

When the controller is operating as the host, interactions with an Interrupt endpoint on the USB peripheral device are handled in very much the same way as the equivalent Bulk transactions (described in previous sections).

The principal difference as far as operational steps are concerned is that the PROT field of HOST\_RXTYPE and HOST\_TXTYPE (bits 5-4) need to be set (binary value) to represent an Interrupt transaction. The required polling interval also needs to be set in the HOST\_RXINTERVAL and HOST\_TXINTERVAL registers.

#### 24.7.2.4 Isochronous Transfer

Isochronous transfers are used when working with isochronous data. Isochronous transfers provide periodic, continuous communication between host and device.

An Isochronous IN transaction is used to transfer periodic data from the USB peripheral to the host.

##### 24.7.2.4.1 Isochronous IN Transfers

The following optional features are available for use with an Rx endpoint used in Host mode to receive this data:

- Double packet buffering: When enabled, up to two packets can be stored in the FIFO on reception from the host. This allows that one packet can be received while another is being read. Double packet buffering is enabled by setting the DPB bit of RXFIFOSZ register (bit 4).
- AutoRequest: When the AutoRequest feature is enabled, the REQPKT bit of HOST\_RXCSR (bit 5) will be automatically set when the RXPKTRDY bit is cleared. This only applies when the CPU is being used to service the endpoint. When using DMA, this bit field needs to be cleared to Zero. CPPI DMA has its own configuration registers that renders a similar task, USB0/1 Auto Req registers, that needs to be used to have a similar effect. For more information, see section on CPPI DMA.
- DMA: If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint has a packet in its FIFO. This feature can be used to allow the DMA controller to unload packets from the FIFO without processor intervention. However, this feature is not particularly useful with isochronous endpoints because the packets transferred are often not maximum packet size.

- When DMA is enabled, endpoint interrupt will not be generated for completion of packet reception. Endpoint interrupt will be generated only in the error conditions.

#### 24.7.2.4.1.1 Isochronous IN Transfer Setup

Before initiating an Isochronous IN Transactions in Host mode:

- The target function address needs to be set in the RXFUNCADDR register for the selected controller endpoint (RXFUNCADDR register is available for all endpoints from EP0 to EP4).
- The HOST\_RXTYPE register for the endpoint that is to be used needs to be programmed as:
  - Operating speed in the SPEED bit field (bits 7 and 6).
  - Set 01 (binary value) in the PROT field for isochronous transfer.
  - Endpoint Number of the target device in RENDPN field. This is the endpoint number contained in the Rx endpoint descriptor returned by the target device during enumeration.
- The RXMAXP register for the controller endpoint must be written with the maximum packet size (in bytes) for the transfer. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the target endpoint.
- The HOST\_RXINTERVAL register needs to be written with the required transaction interval (usually one transaction per frame/microframe).
- The relevant interrupt enable bit in the INTRRXE register should be set (if an interrupt is required for this endpoint).
- The following bits of HOST\_RXCSR register should be set as:
  - Clear AUTOCLEAR
  - Set the DMAEN bit (bit 13) to 1 if a DMA request is required for this endpoint.
  - Clear the DISNYET it (bit 12) to 0 to allow normal PING flow control. This will only affect High Speed transactions.
  - Clear DMAMODE bit (bit 11) to 0.
- If DMA is enabled, AUTOREQ register can be set for generating IN tokens automatically after receiving the data. Set the bit field RXn\_AUTOREQ (where n is the endpoint number) with binary value 01 or 11. For detailed information on using CPPI DMA, consult related section within this document.

#### 24.7.2.4.1.2 Isochronous IN Operation

The operation starts with the software setting REQPKT bit of HOST\_RXCSR (bit 5). This causes the controller to send an IN token to the target.

When a packet is received, an interrupt is generated which the software may use to unload the packet from the FIFO and clear the RXPKTRDY bit in the HOST\_RXCSR register (bit 0) in the same way as for a Bulk Rx endpoint. As the interrupt could occur almost any time within a frame(/microframe), the timing of FIFO unload requests will probably be irregular. If the data sink for the endpoint is going to some external hardware, it may be better to minimize the requirement for additional buffering by waiting until the end of each frame before unloading the FIFO. This can be done by using the SOF\_PULSE signal from the controller to trigger the unloading of the data packet. The SOF\_PULSE is generated once per frame(/microframe). The interrupts may still be used to clear the RXPKTRDY bit in HOST\_RXCSR.

#### 24.7.2.4.1.3 Isochronous IN Error Handling

If a CRC or bit-stuff error occurs during the reception of a packet, the packet will still be stored in the FIFO but the DATAERR\_NAKTIMEOUT bit of HOST\_RXCSR (bit 3) is set to indicate that the data may be corrupt.

**Note:** The number of USB packets sent in any microframe will depend on the amount of data to be transferred, and is indicated through the PIDs used for the individual packets. If the indicated numbers of packets have not been received by the end of a microframe, the INCOMPRX bit in the HOST\_RXCSR register will be set to indicate that the data in the FIFO is incomplete. Equally, if a packet of the wrong data type is received, then the PID Error bit in the HOST\_RXCSR register will be set. In each case, an interrupt will, however, still be generated to allow the data that has been received to be read from the FIFO.

#### 24.7.2.4.2 Isochronous OUT Transfers

An Isochronous OUT transaction may be used to transfer periodic data from the host to the USB peripheral.

Following optional features are available for use with a Tx endpoint used in Host mode to transmit this data:

- Double packet buffering: When enabled, up to two packets can be stored in the FIFO awaiting transmission to the peripheral device. Double packet buffering is enabled by setting the DPB bit of TXFIFOSZ register (bit 4).

DMA: If DMA is enabled for the endpoint, a DMA request will be generated whenever the endpoint is able to accept another packet in its FIFO. This feature can be used to allow the DMA controller to load packets into the FIFO without processor intervention.

However, this feature is not particularly useful with isochronous endpoints because the packets transferred are often not maximum packet size.

When DMA is enabled and endpoint interrupt will not be generated for completion of packet reception. Endpoint interrupt will be generated only in the error conditions.

##### 24.7.2.4.2.1 Isochronous OUT Transfer Setup

Before initiating any Isochronous OUT transactions:

- The target function address needs to be set in the TXFUNCADDR register for the selected controller endpoint (TXFUNCADDR register is available for all endpoints from EP0 to EP4).
- The HOST\_TXTYPE register for the endpoint that is to be used needs to be programmed as:
  - Operating speed in the SPEED bit field (bits 7 and 6).
  - Set 01 (binary value) in the PROT field for isochronous transfer.
  - Endpoint Number of the target device in TENDPN field. This is the endpoint number contained in the OUT(Tx) endpoint descriptor returned by the target device during enumeration.
- The TXMAXP register for the controller endpoint must be written with the maximum packet size (in bytes) for the transfer. This value should be the same as the wMaxPacketSize field of the Standard Endpoint Descriptor for the target endpoint.
- The HOST\_TXINTERVAL register needs to be written with the required transaction interval (usually one transaction per frame/microframe).
- The relevant interrupt enable bit in the INTRTXE register should be set (if an interrupt is required for this endpoint).
- The following bits of HOST\_TXCSR register should be set as:
  - Set the MODE bit (bit 13) to 1 to ensure the FIFO is enabled (only necessary if the FIFO is shared with an Rx endpoint).
  - Set the DMAEN bit (bit 12) to 1 if a DMA request is required for this endpoint
  - The FRCDATATOG bit (bit 11) is ignored for isochronous transactions.
  - Set the DMAMODE bit (bit 10) to 1 when DMA is enabled.For more details in using DMA, consult CPPI DMA section within this document.

#### 24.7.2.4.2.2 Isochronous OUT Transfer Operation

The operation starts when the software writes to the FIFO and sets TXPKTRDY bit of HOST\_TXCSR (bit 0). This triggers the controller to send an OUT token followed by the first data packet from the FIFO.

An interrupt is generated whenever a packet is sent and the software may use this interrupt to load the next packet into the FIFO and set the TXPKTRDY bit in the HOST\_TXCSR register (bit 0) in the same way as for a Bulk Tx endpoint. As the interrupt could occur almost any time within a frame, depending on when the host has scheduled the transaction, this may result in irregular timing of FIFO load requests. If the data source for the endpoint is coming from some external hardware, it may be more convenient to wait until the end of each frame before loading the FIFO as this will minimize the requirement for additional buffering. This can be done by using the SOF\_PULSE signal from the controller to trigger the loading of the next data packet. The SOF\_PULSE is generated once per frame(/microframe). The interrupts may still be used to set the TXPKTRDY bit in HOST\_TXCSR.

## 24.8 DMA

The Communications Port Programming Interface (CPPI) Version 4.1 DMA module supports the transmission and reception of USB packets. The DMA is designed to facilitate the segmentation and reassembly of packets to/from smaller data blocks that are natively compatible with the specific requirements of each networking port. The DMA controller maintains state information for each of the ports which allows packet segmentation and reassembly operations to be time division multiplexed between USB Endpoints in order to share the underlying DMA hardware. A DMA scheduler is used to control the ordering and rate at which this multiplexing occurs.

The CPPI DMA controller sub-module is a common 15 port DMA controller. It supports 15 Tx and 15 Rx ports attaches to the associated endpoint in the USB controller. Port 1 maps to endpoint 1 and Port 2 maps to endpoint 2 and so on with Port 15 mapped to endpoint 15 of USB0. Port 16 is mapped to USB1 EP1 and so on with Port 30 mapped to USB1 EP15

### 24.8.1 CPPI Terminology

**Host/CPU**— The host is an intelligent system resource that configures and manages each communications control module. The host is responsible for allocating memory, initializing all data structures, and responding to port interrupts.

**Main Memory** — The area of data storage managed by the CPU. The CPPI DMA (CDMA) reads and writes DMA packets from and to main memory. This memory can exist internal or external from the device.

**CPPI FIFO** — The CPPI FIFO provides FIFO interfaces (for each of the 15 transmit and 15 receive endpoints) between the USB Controllers and Main Memory.

**CPPI DMA (CDMA)** — The CDMA is responsible for transferring data between the CPPI FIFO and Main Memory.

**Transfer DMA (XDMA)** — The XDMA receives DMA requests from the USB Controller and initiates DMAs to the CPPI FIFO.

**Packet Queue** — A packet queue is hardware managed list of valid (i.e. populated) packet descriptors that is used for forwarding a packet from one entity to another for any number of purposes.

**NOTE:** All descriptors (regardless of type) must be allocated at addresses that are naturally aligned to the smallest power of 2 that is equal to or greater than the descriptor size.

**Queue Manager (QM)** — The QM is responsible for accelerating management of a variety of Packet Queues and Free Descriptor / Buffer Queues.

**Data Buffer** — A data buffer is a single data structure that contains payload information for transmission to or reception from a port. A data buffer is a byte aligned contiguous block of memory used to store packet payload data. A data buffer may hold any portion of a packet and may be linked together (via descriptors) with other buffers to form DMA packets. Data buffers may be allocated anywhere within the 32-bit memory space. The Buffer Length field of the packet descriptor indicates the number of valid data bytes in the buffer. There may be from 1 to 4M-1 valid data bytes in each buffer.

**Buffer Descriptor** — A buffer descriptor is a single data structure that contains information about one or more data buffers. This type of descriptor is required when more than one descriptor is needed to define an entire packet, i.e., it either defines the middle of a packet or end of a packet.

**Packet Descriptor** — A packet descriptor is another name for the first buffer descriptor within a packet. Some fields within a data buffer descriptor are only valid when it is a packet descriptor including the tags, packet length, packet type, and flags. This type of descriptor is always used to define a packet since it provides packet level information that is useful to both the ports and the Host in order to properly process the packet. It is the only descriptor used when single descriptor solely defines a packet. When multiple descriptors are needed to define a packet, the packet descriptor is the first descriptor used to define a packet.

**Teardown Descriptor** — Teardown Descriptor is a special structure which is not used to describe either a packet or a buffer but is instead used to describe the completion of a channel halt and teardown event. Channel teardown is an important function because it ensures that when a connection is no longer needed that the hardware can be reliably halted and any remaining packets which had not yet been transmitted can be reclaimed by the Host without the possibility of losing buffer or descriptor references (which results in a memory leak).

**Free Descriptor/Buffer Queue** — A free descriptor/buffer queue is a hardware managed list of available descriptors with pre-linked empty buffers that are to be used by the receive ports for host type descriptors. Free Descriptor/Buffer Queues are implemented by the Queue Manager.

**CDMA Scheduler (CDMAS)** — The CDMAS is responsible for scheduling CDMA transmit and receive operations. It uses Queue Indicators from the QM and the CDMA to determine the types of operations to schedule.

**Endpoint FIFOs** — The Endpoint FIFOs are the USB packet storage elements used by the USB Controller for packet transmission or reception. The XDMA transfers data between the CPPI FIFO and the Endpoint FIFOs for transmit operations and between the Endpoint FIFOs and the CPPI FIFO for receive operations.

**Port** — A port is the communications module (peripheral hardware) that contains the control logic for Direct Memory Access for a single transmit/receive interface or set of interfaces. A port is usually subdivided into transmit and receive pairs which are independent of each other. Each endpoint, excluding endpoint 0, has its own dedicated port.



## 24.8.2 Data Structures

Two data structures are mainly used to identify data buffers used by packet and buffer descriptors. A third Descriptor, Teardown Descriptor, exists. The purpose of this Descriptor is a channel halt and teardown event. Each of these Descriptor layouts as well as bit fields are shown below.

### 24.8.2.1 Packet Descriptor

Packet Descriptors are designed to be used when USB like application requires support for true, unlimited fragment count scatter/gather type operations. The DMA Packet Descriptor is synonymous with the first Buffer Descriptor in a sequence of linked Buffer Descriptors. The Packet Descriptor is the first Buffer Descriptor on multiple descriptors DMA Packet or the only Buffer Descriptor in a single descriptor DMA Packet. The Packet Descriptor contains the following information:


- Indicator which identifies the descriptor as a packet descriptor (always 10h)
- Source and destination tags (reserved)
- Packet type
- Packet length
- Protocol specific region size
- Protocol specific control/status bits
- Pointer to the first valid byte in the SOP data buffer
- Length of the SOP data buffer
- Pointer to the next buffer descriptor in the packet

Packet descriptors can vary in size by design of their defined fields from 32 bytes up to 104 bytes. Within this range, packet descriptors always contain at least 32 bytes of required information and may also contain an additional 8 bytes of software specific tagging information and up to 64 bytes (indicated in 4 byte increments) of protocol specific information. How much protocol specific information (and therefore the allocated size of the descriptors) is application dependent. Port will make use of the first 32 bytes only.

From a general USB use perspective, a 32-byte descriptor size is sufficient and the use of this size is expected for a normal USB usage.

The packet descriptor layout is shown in [Figure 24-14](#) and described within [Table 24-10](#) through [Table 24-17](#).

**Figure 24-14. Packet Descriptor Layout**



**Table 24-10. Packet Descriptor Word 0 (PD0) Bit Field Descriptions**

Bits	Field Name	Description
31-27	Descriptor type	The host packet descriptor type is 16 decimal (10h). The CPU initializes this field.
26-22	Protocol-specific valid word count	This field indicates the valid number of 32-bit words in the protocol-specific region. The CPU initializes this field. This is encoded in increments of 4 bytes as: 0 = 0 byte 1 = 4 bytes ... 16 = 64 bytes 17-31 = Reserved
21-0	Packet length	The length of the packet in bytes. If the packet length is less than the sum of the buffer lengths, then the packet data will be truncated. A packet length greater than the sum of the buffers is an error. The valid range for the packet length is 0 to (4M - 1) bytes. The CPU initializes this field for transmitted packets; the DMA overwrites this field on packet reception.

**Table 24-11. Packet Descriptor Word 1 (PD1) Bit Field Descriptions**

Bits	Field Name	Description
31-27	Source Tag; Port #	This field indicates the port number (0-31) from which the packet originated. The DMA overwrites this field on packet reception. This is the RX Endpoint number from which the packet originated.
26-21	Source Tag; Channel #	This field indicates the channel number within the port from which the packet originated. The DMA overwrites this field on packet reception. This field is always 0-67.
20-16	Source Tag; Sub-channel #	This field indicates the sub-channel number (0-31) within the channel from which the packet originated. The DMA overwrites this field on packet reception. This field is always 0.
15-0	Destination Tag	This field is application-specific. This field is always 0.

**Table 24-12. Packet Descriptor Word 2 (PD2) Bit Field Descriptions**

Bits	Field Name	Description
31	Packet error	This bit indicates if an error occurred during reception of this packet (0 = no error occurred; 1 = error occurred). The DMA overwrites this field on packet reception. Additional information about different errors may be encoded in the protocol specific fields in the descriptor.
30-26	Packet type	This field indicates the type of this packet. The CPU initializes this field for transmitted packets; the DMA overwrites this field on packet reception. This field is encoded as: 5 = USB 8-31 = Reserved
25-20	Reserved	Reserved
19	Zero-length packet indicator	If a zero-length USB packet is received, the XDMA will send the CDMA a data block with a byte count of 0 and this bit is set. The CDMA will then perform normal EOP termination of the packet without transferring data. For transmit, if a packet has this bit set, the XDMA will ignore the CPPI packet size and send a zero-length packet to the USB controller.
18-16	Protocol-specific	This field contains protocol-specific flags/information that can be assigned based on the packet type. Not used for USB.



**Table 24-12. Packet Descriptor Word 2 (PD2) Bit Field Descriptions (continued)**

Bits	Field Name	Description
15	Return policy	This field indicates the return policy for this packet. The CPU initializes this field. 0 = Entire packet (still linked together) should be returned to the queue specified in bits 13-0. 1 = Each buffer should be returned to the queue specified in bits 13-0 of Word 2 in their respective descriptors. The Tx DMA will return each buffer in sequence.
14	On-chip	This field indicates whether or not this descriptor is in a region which is in on-chip memory space (1) or in external memory (0).
31-12	Packet return queue mgr #	This field indicates which queue manager in the system the descriptor is to be returned to after transmission is complete. This field is not altered by the DMA during transmission or reception and is initialized by the CPU. There is only one queue manager in the USB HS/FS device controller. This field must always be 0.
11-0	Packet return queue #	This field indicates the queue number within the selected queue manager that the descriptor is to be returned to after transmission is complete. This field is not altered by the DMA during transmission or reception and is initialized by the CPU.

**Table 24-13. Packet Descriptor Word 3 (PD3) Bit Field Descriptions**

Bits	Field Name	Description
31-22	Reserved	Reserved
21-0	Buffer 0 length	The buffer length field indicates how many valid data bytes are in the buffer. The CPU initializes this field for transmitted packets; the DMA overwrites this field on packet reception.

**Table 24-14. Packet Descriptor Word 4 (PD4) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Buffer 0 pointer	The buffer pointer is the byte-aligned memory address of the buffer associated with the buffer descriptor. The CPU initializes this field for transmitted packets; the DMA overwrites this field on packet reception.

**Table 24-15. Packet Descriptor Word 5 (PD5) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Next descriptor pointer	The 32-bit word aligned memory address of the next buffer descriptor in the packet. If the value of this pointer is zero, then the current buffer is the last buffer in the packet. The CPU initializes this field for transmitted packets; the DMA overwrites this field on packet reception.

**Table 24-16. Packet Descriptor Word 6 (PD6) Bit Field Descriptions**

Bits	Field Name	Description
31-22	Reserved	Reserved
21-0	Original buffer 0 length	The buffer length field indicates the original size of the buffer in bytes. This value is not overwritten during reception. This value is read by the Rx DMA to determine the actual buffer size as allocated by the CPU at initialization. Since the buffer length in Word 3 is overwritten by the Rx port during reception, this field is necessary to permanently store the buffer size information.

**Table 24-17. Packet Descriptor Word 7 (PD7) Bit Field Descriptions**

Bits	Field Name	Description
31-22	Reserved	Reserved
21-0	Original buffer 0 pointer	The buffer pointer is the byte-aligned memory address of the buffer associated with the buffer descriptor. This value is not overwritten during reception. This value is read by the Rx DMA to determine the actual buffer location as allocated by the CPU at initialization. Since the buffer pointer in Word 4 is overwritten by the Rx port during reception, this field is necessary to permanently store the buffer pointer information.

### 24.8.2.2 Buffer Descriptor (BD)

The Buffer Descriptor is identical in size and organization to a Packet Descriptor but does not include valid information in the packet level fields and does not include a populated region for protocol specific information. The packet level fields are not needed since the Packet Descriptor already contains this information and additional copy of this data is not needed/necessary.


Buffer descriptors are designed to be linked onto a Packet Descriptor or another buffer descriptor to provide support for unlimited scatter / gather type operations. Buffer descriptors provide information about a single corresponding data buffer. Every buffer descriptor stores the following information:

- Pointer to the first valid byte in the data
- Length of the data buffer
- Pointer to the next buffer descriptor in the packet

Buffer descriptors always contain 32 bytes of required information. Since it is a requirement that it is possible to convert a descriptor between a Buffer Descriptor and a Packet Descriptor (by filling in the appropriate fields) in practice, Buffer Descriptors will be allocated using the same sizes as Packet Descriptors. In addition, since the 5 LSBs of the Descriptor Pointers are used in CPPI 4.1 for the purpose of indicating the length of the descriptor, the minimum size of a descriptor is always 32 bytes

The buffer descriptor layout is shown in [Figure 24-15](#) and described within [Table 24-18](#) through [Table 24-25](#).

**Figure 24-15. Buffer Descriptor (BD) Layout**



**Table 24-18. Buffer Descriptor Word 0 (BD0) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Reserved	Reserved

**Table 24-19. Buffer Descriptor Word 1 (BD1) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Reserved	Reserved

**Table 24-20. Buffer Descriptor Word 2 (BD2) Bit Field Descriptions**

Bits	Field Name	Description
31-15	Reserved	Reserved
14	On-chip	This field indicates whether or not this descriptor is in a region which is on-chip memory space (1) or in external memory (0).

**Table 24-20. Buffer Descriptor Word 2 (BD2) Bit Field Descriptions (continued)**

Bits	Field Name	Description
13-12	Packet return queue mgr #	This field indicates which queue manager in the system the descriptor is to be returned to after transmission is complete. This field is not altered by the DMA during transmission or reception and is initialized by the CPU. There is only 1 queue manager in the USB HS/FS device controller. This field must always be 0.
11-0	Packet return queue #	This field indicates the queue number within the selected queue manager that the descriptor is to be returned to after transmission is complete. This field is not altered by the DMA during transmission or reception and is initialized by the CPU.

**Table 24-21. Buffer Descriptor Word 3 (BD3) Bit Field Descriptions**

Bits	Field Name	Description
31-22	Reserved	Reserved
21-0	Buffer 0 length	The buffer length field indicates how many valid data bytes are in the buffer. The CPU initializes this field for transmitted packets. The DMA overwrites this field upon packet reception.

**Table 24-22. Buffer Descriptor Word 4 (BD4) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Buffer 0 pointer	The buffer pointer is the byte-aligned memory address of the buffer associated with the buffer descriptor. The CPU initializes this field for transmitted packets. The DMA overwrites this field upon packet reception.

**Table 24-23. Buffer Descriptor Word 5 (BD5) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Next description pointer	The 32-bit word aligned memory address of the next buffer descriptor in the packet. If the value of this pointer is zero, then the current descriptor is the last descriptor in the packet. The CPU initializes this field for transmitted packets. The DMA overwrites this field upon packet reception.

**Table 24-24. Buffer Descriptor Word 6 (BD6) Bit Field Descriptions**

Bits	Field Name	Description
31-22	Reserved	Reserved
21-0	Original buffer 0 length	The buffer length field indicates the original size of the buffer in bytes. This value is not overwritten during reception. This value is read by the Rx DMA to determine the actual buffer size as allocated by the CPU at initialization. Since the buffer length in Word 3 is overwritten by the Rx port during reception, this field is necessary to permanently store the buffer size information.

**Table 24-25. Buffer Descriptor Word 7 (BD7) Bit Field Descriptions**

Bits	Field Name	Description
31-0	Original buffer 0 pointer	The buffer pointer is the byte-aligned memory address of the buffer associated with the buffer descriptor. This value is not overwritten during reception. This value is read by the Rx DMA to determine the actual buffer location as allocated by the CPU at initialization. Since the buffer pointer in Word 4 is overwritten by the Rx port during reception, this field is necessary to permanently store the buffer pointer information.

### 24.8.2.3 Teardown Descriptor


The Teardown Descriptor is used to describe a channel halt and teardown event. Channel teardown ensures that when a connection is no longer needed that the hardware can be reliably halted and any remaining packets which had not yet been transmitted can be reclaimed by the CPU without the possibility of losing buffer or descriptor references (which results in a memory leak).

The Teardown descriptor is always 32 bytes long and is comprised of 4 bytes of actual teardown information and 28 bytes of pad. The teardown descriptor layout and associated bit field descriptions are shown in the Figure below and Tables that follows. Since the 5 LSBs of the descriptor pointers are used in CPPI 4.1 for the purpose of indicating the length of the descriptor, the minimum size of a descriptor is 32 bytes.

The teardown descriptor contains the following information:

- Indicator which identifies the descriptor as a teardown packet descriptor
- DMA controller number where teardown
- Channel number within DMA where teardown occurred
- Indicator of whether this teardown was for the Tx or Rx channel

**Figure 24-16. Teardown Descriptor Layout**



**Table 24-26. Teardown Descriptor Word 0 Bit Field Descriptions**

Bits	Field Name	Description
31-27	Descriptor type	The teardown descriptor type is 19 decimal (13h)
26-17	Reserved	Reserved
16	TX_RX	Indicates whether teardown is a TX (0) or RX (1).
15-10	DMA number	Indicates the DMA number for this teardown.
9-6	Reserved	Reserved
5-0	Channel number	Indicates the channel number within the DMA that was torn down.

**Table 24-27. Teardown Descriptor Words 1 to 7 Bit Field Descriptions**

Bits	Field Name	Description
31-0	Reserved	Reserved

Teardown operation of an endpoint requires three operations. The teardown register in the CPPI DMA must be written, the corresponding endpoint bit in TEARDOWN of the USB module must be set, and the FlushFIFO bit in the USB controller Tx/RxCSR register must be set.

The following is the Transmit teardown procedure highlighting the steps required to be followed:

1. Set the TX\_TEARDOWN bit in the CPPI DMA TX channel n global configuration register (TXGCRn).
2. Set the appropriate TX\_TDOWN bit in the USB DRD controller's USB teardown register (TEARDOWN). Write Tx Endpoint Number to teardown to TEARDOWN[TX\_TDOWN] field.
3. Check if the teardown descriptor has been received on the teardown queue: The Completion Queue (see Queue Assignment table) is usually used as the Teardown queue when the Teardown descriptor has been received, the descriptor address will be loaded onto CTRLD[Completion Queue #] register:
  - (a) If not, go to step 2
  - (b) If so, go to step 4
4. Set the appropriate TX\_TDOWN bit in the USB DRD controller's USB teardown register (TEARDOWN). Set the bit corresponding to the Channel Number within TEARDOWN[TX\_TDOWN] field.
5. Flush the TX FIFO in the USB Controller: Set PERI\_TXCSR[FLUSHFIFO] for the corresponding Endpoint.
6. Re-enable the Tx DMA channel.
  - (a) Clear TXGCRn[TX\_TEARDOWN and TX\_ENABLE] bit.
  - (b) Set TXGCRn[TX\_ENABLE] bit.

### 24.8.3 Queue Manager

The Queue Manager (QM) is a hardware module that is responsible for accelerating management of the queues, i.e. queues are maintained within a queue manager module. Packets are added to a queue by writing the 32-bit descriptor address to a particular memory mapped location in the queue manager module. Packets are de-queued by reading the same location for that particular queue. A single queue manager exists within the subsystem and handles all available 156 queues.

Descriptors are queued (pushed) onto a logical queue by writing the descriptor pointer to the Queue[n] Register D. When the Queue[n] Register D is written, this kicks off the queue manager causing it to add the descriptor to the tail of queue.

The Queue Manager keeps track of the order of the descriptors pushed within a queue and the linking status of the descriptors. To accomplish this linking status, the Queue Manager will first resolve the 32-bit descriptor pointer into a 16-bit index which is used for linking a queue pointer purposes. Once the address to index computation is performed, i.e., the physical index information is determined, the Queue Manager will link that descriptor onto the descriptor chain that is maintained for that logical queue by writing the linking information out to a linking RAM which is external to the queue manager. More on linking RAM discussion will follow in latter sections. The Queue Manager will also update the queue tail pointers appropriately. Since logical queues within the queue manager are maintained using linked lists, queues cannot become full and no check for fullness is required before queuing a packet descriptor.

#### 24.8.3.1 Queue Types

Several types of queues exist (a total of 156 queues) within the CPPI 4.1 DMA. Regardless of the type of queue, queues are used to hold pointers to Packet or Buffer Descriptors while they are being passed between the CPU and / or any of the ports in the USB subsystem.

The following types of Queues exist:

- Transmit Submit Queue
- Transmit Completion Queue
- Receive Submit Queue
- Receive Completion Queue

[Table 24-28](#) displays queue-endpoint assignments.

##### 24.8.3.1.1 Transmit Submission Queue

Transmit ports use transmit submit queues to store the Packet Descriptors that are waiting to be transmitted. Each transmit endpoint has dedicated queues (2 queues per port) that are reserved exclusively for a use by a single endpoint. Multiple queues per port are allocated to facilitate quality of service (QoS) for applications that require QoS.

##### 24.8.3.1.2 Transmit Completion Queue

Transmit ports use transmit Completion Queues to return Packet Descriptor to the CPU after the payload associated with the Packet Descriptors have been transmitted.

Transmit Completion Queues are also used to return Packet Descriptors when performing a Transmit channel teardown operation.

##### 24.8.3.1.3 Receive Submission Queue (Free Descriptor Queue)

Receive endpoints use receive submit queues (also known as free descriptor queues) to forward received packets to the CPU. The entries on the free descriptor queues have pre-attached empty buffers whose size and location are described in the descriptor. The host is required to allocate both the descriptor and buffer and pre-link them prior to adding (submitting) a descriptor to one of the available free descriptor queue.



#### 24.8.3.1.4 Receive Completion Queue

Receive ports use receive Completion Queues to return packet descriptors to the port after DMA packets have been received by the CPU and the payload has been unloaded.

Receive channel teardown is not necessary for receive transactions and no channel teardown information nor resource is available

The Queues Assignment within the USB Subsystem are split between Transmit and Receive operations.

- Each USB Endpoint has dedicated transmit queues that are used for DMA Packet Submission and Completion
- Each USB Endpoint has 15 dedicated Receive queues that are used for DMA Packet Completion. An additional pool of 32 queues are allocated to be used as DMA Packet Submission Queues across both USB Modules. Any one of the 32 Receive Submit queues can be used to service any receive endpoint within the USB Subsystem

**Table 24-28. Queue-Endpoint Mapping**

Queue Start Number	Queue Count	Queue-Endpoint Association
0	32	USB0/1 Endpoint[n] Submission Queues (Free Descriptor Queues), where n = 1,2,3...15
32	2	USB0 Endpoint 1 Transmit Submission Queues
34	2	USB0 Endpoint 2 Transmit Submission Queues
36	2	USB0 Endpoint 3 Transmit Submission Queues
38	2	USB0 Endpoint 4 Transmit Submission Queues
40	2	USB0 Endpoint 5 Transmit Submission Queues
42	2	USB0 Endpoint 6 Transmit Submission Queues
44	2	USB0 Endpoint 7 Transmit Submission Queues
46	2	USB0 Endpoint 8 Transmit Submission Queues
48	2	USB0 Endpoint 9 Transmit Submission Queues
50	2	USB0 Endpoint 10 Transmit Submission Queues
52	2	USB0 Endpoint 11 Transmit Submission Queues
54	2	USB0 Endpoint 12 Transmit Submission Queues
56	2	USB0 Endpoint 13 Transmit Submission Queues
58	2	USB0 Endpoint 14 Transmit Submission Queues
60	2	USB0 Endpoint 15 Transmit Submission Queues
62	2	USB1 Endpoint 1 Transmit Submission Queues
64	2	USB1 Endpoint 2 Transmit Submission Queues
66	2	USB1 Endpoint 3 Transmit Submission Queues
68	2	USB1 Endpoint 4 Transmit Submission Queues
70	2	USB1 Endpoint 5 Transmit Submission Queues
72	2	USB1 Endpoint 6 Transmit Submission Queues
74	2	USB1 Endpoint 7 Transmit Submission Queues
76	2	USB1 Endpoint 8 Transmit Submission Queues
78	2	USB1 Endpoint 9 Transmit Submission Queues
80	2	USB1 Endpoint 10 Transmit Submission Queues
82	2	USB1 Endpoint 11 Transmit Submission Queues
84	2	USB1 Endpoint 12 Transmit Submission Queues
86	2	USB1 Endpoint 13 Transmit Submission Queues
88	2	USB1 Endpoint 14 Transmit Submission Queues
90	2	USB1 Endpoint 15 Transmit Submission Queues
92	1	Reserved
93	1	USB0 Tx Endpoint 1 Completion Queue

**Table 24-28. Queue-Endpoint Mapping (continued)**

Queue Start Number	Queue Count	Queue-Endpoint Association
94	1	USB0 Tx Endpoint 2 Completion Queue
95	1	USB0 Tx Endpoint 3 Completion Queue
96	1	USB0 Tx Endpoint 4 Completion Queue
97	1	USB0 Tx Endpoint 5 Completion Queue
98	1	USB0 Tx Endpoint 6 Completion Queue
99	1	USB0 Tx Endpoint 7 Completion Queue
100	1	USB0 Tx Endpoint 8 Completion Queue
101	1	USB0 Tx Endpoint 9 Completion Queue
102	1	USB0 Tx Endpoint 10 Completion Queue
103	1	USB0 Tx Endpoint 11 Completion Queue
104	1	USB0 Tx Endpoint 12 Completion Queue
104	1	USB0 Tx Endpoint 13 Completion Queue
106	1	USB0 Tx Endpoint 14 Completion Queue
107	1	USB0 Tx Endpoint 15 Completion Queue
108	1	Reserved
109	1	USB0 Rx Endpoint 1 Completion Queue
110	1	USB0 Rx Endpoint 2 Completion Queue
111	1	USB0 Rx Endpoint 3 Completion Queue
112	1	USB0 Rx Endpoint 4 Completion Queue
113	1	USB0 Rx Endpoint 5 Completion Queue
114	1	USB0 Rx Endpoint 6 Completion Queue
115	1	USB0 Rx Endpoint 7 Completion Queue
116	1	USB0 Rx Endpoint 8 Completion Queue
117	1	USB0 Rx Endpoint 9 Completion Queue
118	1	USB0 Rx Endpoint 10 Completion Queue
119	1	USB0 Rx Endpoint 11 Completion Queue
120	1	USB0 Rx Endpoint 12 Completion Queue
121	1	USB0 Rx Endpoint 13 Completion Queue
122	1	USB0 Rx Endpoint 14 Completion Queue
123	1	USB0 Rx Endpoint 15 Completion Queue
124	1	Reserved
125	1	USB1 Tx Endpoint 1 Completion Queue
126	1	USB1 Tx Endpoint 2 Completion Queue
127	1	USB1 Tx Endpoint 3 Completion Queue
128	1	USB1 Tx Endpoint 4 Completion Queue
129	1	USB1 Tx Endpoint 5 Completion Queue
130	1	USB1 Tx Endpoint 6 Completion Queue
131	1	USB1 Tx Endpoint 7 Completion Queue
132	1	USB1 Tx Endpoint 8 Completion Queue
133	1	USB1 Tx Endpoint 9 Completion Queue
134	1	USB1 Tx Endpoint 10 Completion Queue
135	1	USB1 Tx Endpoint 11 Completion Queue
136	1	USB1 Tx Endpoint 12 Completion Queue
137	1	USB1 Tx Endpoint 13 Completion Queue
138	1	USB1 Tx Endpoint 14 Completion Queue
139	1	USB1 Tx Endpoint 15 Completion Queue
140	1	Reserved

**Table 24-28. Queue-Endpoint Mapping (continued)**

Queue Start Number	Queue Count	Queue-Endpoint Association
141	1	USB1 Rx Endpoint 1 Completion Queue
142	1	USB1 Rx Endpoint 2 Completion Queue
143	1	USB1 Rx Endpoint 3 Completion Queue
144	1	USB1 Rx Endpoint 4 Completion Queue
145	1	USB1 Rx Endpoint 5 Completion Queue
146	1	USB1 Rx Endpoint 6 Completion Queue
147	1	USB1 Rx Endpoint 7 Completion Queue
148	1	USB1 Rx Endpoint 8 Completion Queue
149	1	USB1 Rx Endpoint 9 Completion Queue
150	1	USB1 Rx Endpoint 10 Completion Queue
151	1	USB1 Rx Endpoint 11 Completion Queue
152	1	USB1 Rx Endpoint 12 Completion Queue
153	1	USB1 Rx Endpoint 13 Completion Queue
154	1	USB1 Rx Endpoint 14 Completion Queue
155	1	USB1 Rx Endpoint 15 Completion Queue

#### 24.8.4 Memory Regions and Linking RAM

To accomplish the linking of submitted descriptors, the queue manager will first resolve a 32-bit descriptor pointer into a 16-bit index which is used for linking and queue pointer purposes. Once the physical index information is determined, the queue manager will link that descriptor onto the descriptor chain that is maintained for that logical queue by writing the linking information out to a linking RAM which is external to the queue manager. The queue manager will also update the queue tail pointer appropriately. Since logical queues within the queue manager are maintained using linked lists, queues cannot become full and no check for fullness is required before queuing a packet descriptor.

In addition to allocating memory for Descriptors and associated buffers, the CPU is responsible for allocating additional memory for exclusive use of the CPPI DMA Queue Manager to be used as a scratch pad RAM. The queue manager uses this memory to manage states of descriptors submitted within the submit queues. The allocated memory can be a single contiguous block of memory or two separate blocks of memory. These blocks of memory are referred to as a Linking RAM Regions and should not be confused with memory regions that are used to store descriptors. That is, the use of the term *region* should be used in the context of its use.

The actual physical size of the Linking RAM region(s) to be allocated depends on the total number of descriptors defined within all memory regions. A minimum of four bytes of memory needs to be allocated for each Descriptor defined within all 16 memory regions.


The queue manager has the capability of managing up to 16 memory regions. These memory regions are used to store descriptors of variable sizes. The total number of descriptors that can be managed by the queue manager should not exceed 64K. Each memory region has descriptors of one configurable size. Descriptors with different sizes cannot be housed within a single memory region. These 64K descriptors are internally referenced in the queue manager using a 16-bit quantity index.

The information about the Linking RAM regions and the size that are allocated is communicated to the CPPI DMA via three registers dedicated for this purpose. Two of the three registers are used to store the 32-bit aligned start addresses of the Linking RAM regions. The remaining one register is used to store the size of the first Linking RAM. The linking RAM size value stored here is the number of descriptors that is to be managed by the queue manager within a particular Linking RAM region not the physical size of the buffer, which is four times the number of descriptors.

Note that application is not required to use both linking RAM regions, if the size of the Linking RAM for the first region is large enough to accommodate all descriptors defined. No linking RAM size register for linking RAM region 1 exists. The size of the second linking RAM, when used, is indirectly computed from the total number of descriptors defined less the number of descriptors managed by the first linking RAM

[Figure 24-17](#) displays the relationship between several memory regions and linking RAM.

**Figure 24-17. Relationship Between Memory Regions and Linking RAM**



### 24.8.5 Zero Length Packets

A special case is the handling of null packets with the DMA controller. Upon receiving a zero length USB packet, the XFER DMA will send a data block to the DMA controller with byte count of zero and the zero byte packet bit of INFO Word 2 set. The DMA controller will then perform normal End of Packet termination of the packet, without transferring data.

If a zero-length USB packet is received, the XDMA will send the CDMA a data block with a byte count of 0 and this bit set. The CDMA will then perform normal EOP termination of the packet without transferring data. For transmit, if a packet has this bit set, the XDMA will ignore the CPPI packet size and send a zero-length packet to the USB controller.

### 24.8.6 CPPI DMA Scheduler

The CPPI DMA scheduler is responsible for controlling the rate and order between the different Tx and Rx threads/transfers that are provided in the CPPI DMA controller. The scheduler table RAM exists within the scheduler.

The DMA controller maintains state information for each of the endpoints which allows packet segmentation and reassembly operations to be time division multiplexed between channels in order to share the underlying DMA hardware. A DMA scheduler is used to control the ordering and rate at which this multiplexing occurs.

#### 24.8.6.1 CPPI DMA Scheduler Operation

Once the scheduler is enabled it will begin processing the entries in the table. When appropriate the scheduler will pass credits to the DMA controller to perform a Tx or Rx operation. The operation of the DMA controller is as follows:

1. After the DMA scheduler is enabled it begins with the table index set to 0.
2. The scheduler reads the entry pointed by the index and checks to see if the channel in question is currently in a state where a DMA operation can be accepted.
  - (a) The DMA channel must be enabled AND
  - (b) The CPPI FIFO that the channel talks to has free space on TX (FIFO full signal is not asserted) or a valid block on Rx (FIFO empty signal is not asserted)
3. If the DMA channel is capable of processing a credit to transfer a block, the DMA scheduler will issue that credit via the DMA scheduling interface which is a point to point connection between the DMA

Scheduler and the DMA Controller.

- (a) The DMA controller may not be ready to accept the credit immediately and is provided a `sched_ready` signal which is used to stall the scheduler until it can accept the credit. The DMA controller only asserts the `sched_ready` signal when it is in the IDLE state.
  - (b) Once a credit has been accepted (indicated by `sched_req` and `sched_ready` both asserted), the scheduler will increment the index to the next entry and will start again at step 2.
4. If the channel in question is not currently capable of processing a credit, the scheduler will increment the index in the scheduler table to the next entry and will start at step 2.
  5. Note that when the scheduler attempts to increment its index, to the value programmed in the table size register, the index will be reset to 0.

#### 24.8.6.1.1 CPPI DMA Scheduler Initialization

Before the scheduler can be used, the host is required to initialize and enable the block. This initialization is performed as follows:

1. The Host initializes entries within an internal memory array in the scheduler. This array contains up to 256 entries (4 entries per table word  $n$  where  $n=0-63$ ) and each entry consists of a DMA channel number and a bit indicating if this is a Tx or Rx opportunity. These entries represent both the order and frequency that various Tx and Rx channels will be processed. A table size of 256 entries allows channel bandwidth to be allocated with a maximum precision of  $1/256$ th of the total DMA bandwidth. The more entries that are present for a given channel, the bigger the slice of the bandwidth that channel will be given. Larger tables can be accommodated to allow for more precision. This array can only be written by the Host, it cannot be read.
2. If the application does not need to use the entire 256 entries, firmware can initialize the portion of the 256 entries and indicate the size of the entries used by writing onto an internal register in the scheduler which sets the actual size of the array (it can be less than 256 entries).
3. The host writes an internal register bit to enable the scheduler. The scheduler is not required to be disabled in order to change the scheduler array contents.

#### 24.8.6.1.2 CPPI DMA Scheduler Programming Examples

Consider a three endpoints use on a system with the following configurations: EP1-Tx, EP2-Rx, and EP2-Tx. Two assumptions are considered:

**Case 1:** Assume that you would like to service each enabled endpoints (EP1-Tx, EP2-Rx, and EP2-Tx) with equal priority.

The scheduler handles the rate at which an endpoint is serviced by the number of credits programmed (entries) for that particular endpoint within the scheduler Table Words. The scheduler has up to 256 credits that it can grant and for this example the user can configure the number of entries/credits to be anywhere from 3 to 256 with a set of 3 entries.

However, the optimum and direct programming for this scenario would be programming only the first three entries of the scheduler via scheduler Table WORD[0]. Since this case expects the Scheduler to use only the first three entries, you communicate that by programming `DMA_SCHED_CTRL.LAST_ENTRY` with 2 (that is, 3 -1). The Enabled Endpoint numbers and the data transfer direction is then communicated by programming the first three entries of WORD[0] (`ENTRY0_CHANNEL = 1: ENTRY0_RXTX = 0;` `ENTRY1_CHANNEL = 2: ENTRY1_RXTX = 1;` `ENTRY2_CHANNEL = 2: ENTRY2_RXTX = 0`). With this programming, the Scheduler will only service the first three entries in a round-robin fashion, checking each credited endpoint for transfer one after the other, and servicing the endpoint that has data to transfer.

**Case 2:** Enabled endpoint EP1-Tx is serviced at twice the rate as the other enabled endpoints (EP2-Rx and EP2-Tx).

The number of entries/credit that has to be awarded to EP1-Tx has to be twice as much of the others. Four entries/credits would suffice to satisfy our requirement with two credits for EP1-Tx, one credit for EP2-Rx, and one credit for EP2-Tx. This requirement is satisfied by allocating any two of the four entries to EP1-Tx endpoint. Again for this example, scheduler Table WORD[0] would suffice since it can handle the first 4 entries. Even though several scenarios exist to programming the order of service for this case, one scenario would be to allow servicing EP1-Tx to back-to-back followed by the other enabled endpoints. Program DMA\_SCHED\_CTRL.LAST\_ENTRY with 3 (that is, 4 -1). Program WORD[0] (ENTRY0\_CHANNEL = 1: ENTRY0\_RXTX = 0; ENTRY1\_CHANNEL = 1: ENTRY1\_RXTX = 0; ENTRY2\_CHANNEL = 2: ENTRY2\_RXTX = 1; ENTRY3\_CHANNEL = 2: ENTRY3\_RXTX = 0).

## 24.8.7 CPPI DMA State Registers

The port must store and maintain state information for each transmit and receive port/channel. The state information is referred to as the Tx DMA State and Rx DMA State.

### 24.8.7.1 Transmit DMA State Registers

The Tx DMA State is a combination of control fields and protocol specific port scratchpad space used to manipulate data structures and transmit packets. Each transmit Endpoint has two queues. Each queue has a one head descriptor pointer and one completion pointer. There are thirty Tx DMA State registers; one for each port.

The following information is stored in the Tx DMA State:

- Tx Queue Head Descriptor Pointer(s)
- Tx Completion Pointer(s)
- Protocol specific control/status (port scratchpad)

### 24.8.7.2 Receive DMA State Registers

The Rx DMA State is a combination of control fields and protocol specific port scratchpad space used to manipulate data structures in order to receive packets. Each receive channel has only one queue. Each channel queue has one head descriptor pointer and one completion pointer. There are thirty Rx DMA State registers; one for each port/channel.

The following information is stored in the Rx DMA State:

- Rx Queue Head Descriptor Pointer
- Rx Queue Completion Pointer
- Rx Buffer Offset

## 24.8.8 CPPI DMA Protocols Supported

Four different type of DMA transfers protocols are supported by the DMA; Transparent, RNDIS, Generic RNDIS, and Linux CDC. The following sections will outline the details on these DMA transfer types.

### 24.8.8.1 Transparent DMA Transfer

Transparent Mode DMA operation is the default DMA mode where DMA interrupt is generated whenever a DMA packet is transferred. In the transparent mode, DMA packet size cannot be greater than USB MaxPktSize for the endpoint. This transfer type is ideal for transfer (not packet) sizes that are less than a max packet size.

#### 24.8.8.1.1 Transparent DMA Transfer Setup

The following will configure all 30 ports for Transparent DMA Transfer type.

Make sure that RNDIS Mode is disabled globally. This allows the application to configure the CPPI DMA protocol in use to be configured per endpoint need. To disable RNDIS operation, clear RNDIS bit in the USB Control Registers corresponding to the USB Module (default setting), that is, CTRL0[RNDIS] = 0 and CTRL1[RNDIS] = 0.



Configure the USB0/1 Tx/Rx DMA Mode Registers (USB0/1 TX(RX)MODE0/1) for the Endpoint field in use is programmed for Transparent Mode, that is, TXMODE0/1[TXn\_MODE] = 00b and RXMODE0/1[RXn\_MODE] = 00b.

### 24.8.8.2 RNDIS DMA Transfer

RNDIS mode DMA is used for large transfers (that is, total data size to be transferred is greater than USB MaxPktSize where the MaxPktSize is a multiple of 64 bytes) that requires multiple USB packets. This is accomplished by breaking the larger packet into smaller packets, where each packet size being USB MaxPktSize except the last packet where its size is less than USB MaxPktSize, including zero bytes. This implies that multiple USB packets of MaxPktSize will be received and transferred together as a single large DMA transfer and the DMA interrupt is generated only at the end of the complete reception of DMA transfer. The protocol defines the end of the complete transfer by receiving a short USB packet (smaller than USB MaxPktSize as mentioned in USB specification 2.0). If the DMA packet size is an exact multiple of USB MaxPktSize, the DMA controller waits for a zero byte packet at the end of complete transfer to signify the completion of the transfer.

**NOTE:** RNDIS Mode DMA is supported only when USB MaxPktSize is an integral multiple of 64 bytes.

#### 24.8.8.2.1 RNDIS DMA Transfer Setup

If all endpoints in use are desired to operate in RNDIS mode, it is only suffix to configure RNDIS DMA operation in RNDIS mode at the global level and application can ignore individual endpoint DMA mode configuration. This is achieved by programming CTRLR0/1[RNDIS] with a '1.'

However if DMA mode is required to be configured at the endpoint level, it is required to disable the use of RNDIS at the global level, this is achieved by clearing RNDIS bit field (CTRLR0/1[RNDIS] = 0), since global configuration over-rides endpoint configuration.

To configure RNDIS DMA mode use, configure the field that correspond to the USB module endpoint using the corresponding USB0/1 TX(RX) Mode Register, that is, TXMODE0/1[TXn\_MODE] = 01b and RXMODE0/1[RXn\_MODE] = 01b

### 24.8.8.3 Generic RNDIS DMA Transfer

Generic RNDIS DMA transfer mode is identical to the normal RNDIS mode in nearly all respects, except for the exception case where the last packet of the transfer can either be a short packet or the MaxPktSize. When the last packet size is equal to the MaxPktSize then no additional zero-byte packet is sent when using Generic RNDIS transfer. Generic RNDIS transfer makes use of a USB0/1 GENERIC RNDIS EPn Size register that must be programmed with the transfer size (in bytes) of the transfer for the USB Module (USB0 or USB1) prior to posting a transfer transaction. If the transfer size is an integer multiple of USB MaxPktSize then no additional zero-byte packet is sent when using Generic RNDIS transfer. However, if the a short packet has been sent prior to programmed size count, the transfer would end in a similar fashion an RNDIS transfer would behave. For example, if the USB MaxPktSize (Tx/RxMaxP) is programmed with a value of 64, the Generic RNDIS EP Size register for that endpoint must be programmed with a value that is an integer multiple of 64 (for example, 64, 128, 192, 256, etc.) for it behave differently than RNDIS transfer. In other words, when using Generic RNDIS mode and the DMA is tasked to transfer data transfer size that is less than or equal to the size value programmed within the USB0/1 GENERIC RNDIS EPn Size register.

This means that Generic RNDIS mode will perform data transfer in the same manner as RNDIS mode, closing the CPPI packet if a USB packet with a size less than the USB MaxPktSize size value is received. Otherwise, the packet will be closed when the value in the Generic RNDIS EP Size register is reached.

Using USB0/1 GENERIC RNDIS EPn Size register, a packet of up to 64K bytes (65536 bytes) can be transferred. This is to allow the host software to program the USB module to transfer data that is an exact multiple of the USB MaxPktSize (Tx/RxMaxP programmed value) without having to send an additional short packet to terminate.

**NOTE:** As in RNDIS mode, the USB max packet size (Tx/RxMaxp programmed value) of any Generic RNDIS mode enabled endpoints must be a multiple of 64 bytes. Generic RNDIS acceleration should not be enabled for endpoints where the max packet size is not a multiple of 64 bytes. Only transparent mode should be used for such endpoints.



### 24.8.8.3.1 Generic RNDIS DMA Transfer Setup

Disable the use of RNDIS at the global level, this is achieved by clearing RNDIS bit field (CTRLR0/1[RNDIS]=0), since global configuration over-rides endpoint configuration.

Configure the field that correspond to the USB module endpoint using the corresponding USB0/1 TX(RX) Mode Register, that is, TXMODE0/1[TXn\_MODE] = 11b and RXMODE0/1[RXn\_MODE] = 11b.

### 24.8.8.4 Linux CDC DMA Transfer

Linux CDC DMA transfer mode acts in the same manner as RNDIS packets, except for the case where the last data matches the max USB packet size requiring additional zero-byte packet transfer in RNDIS mode. If the last data packet of a transfer is a short packet where the data size is greater than zero and less the USB MaxPktSize, then the behavior of the Linux CDC DMA transfer type is identical with the RNDIS DMA transfer type. The only exception is when the short packet length terminating the transfer is a Null Packet. In this case, instead of transferring the Null Packet, it will transfer a data packet of size 1 byte with the data value of 00h.

In transmit operation, if an endpoint is configured or CDC Linux mode, upon receiving a Null Packet from the CPPI DMA, the XFER DMA will then generate a packet containing 1 byte of data, whose value is 00h, indicating the end of the transfer. During receive operation, the XFER DMA will recognize the one byte zero packet as a termination of the data transfer, and sends a block of data with the EOP indicator set and a byte count of one to the CPPI DMA controller. The CPPI DMA realizing the end of the transfer termination will not update/increase the packet size count of the Host Packet Descriptor.

#### 24.8.8.4.1 Linux CDC DMA Transfer Setup

Disable the use of RNDIS at the global level, this is achieved by clearing RNDIS bit field (CTRLR0/1[RNDIS]=0), since global configuration over-rides endpoint configuration.

Configure the field that correspond to the USB module endpoint using the corresponding USB0/1 TX(RX) Mode Register, that is, TXMODE0/1[TXn\_MODE] = 10b and RXMODE0/1[RXn\_MODE] = 10b.

### 24.8.9 USB Data Flow Using DMA

The necessary steps required to perform a USB data transfer using the CPPI 4.1 DMA is expressed using an example for both transmit and receive cases. Assume USB0 is ready to perform a USB data transfer of size 608 bytes (see [Figure 24-18](#)).

The 608 bytes data to be transferred is described using three buffer descriptors with a buffer size of 256 bytes.

The following nomenclature is Defined:

**PD** — Host Packet Descriptor

**PPD** — Pointer to Host Packet Descriptor

**BD** — Buffer Descriptor or Host Buffer Descriptor

**PBD** — Pointer to Host Buffer Descriptor

**DB** — Data Buffer Size of 256 Bytes


**TXSQ** — Transmit Submit Queue

**TXCQ** — Transmit Completion Queue

**RXCQ** — Receive Completion Queue

**RXSQ** — Receive Submit Queue (Receive Free/Buffer Descriptor Queue)

**Figure 24-18. High-level Transmit and Receive Data Transfer Example**



**Example assumptions:**

- The CPPI data buffers are 256 bytes in length.
- USB0 module is to be used to perform this transfer. Note that the steps required is similar for USB1 use.
- The USB0 endpoint 1 Tx and Rx endpoint 1 size are programmed to handle max USB packet size of 512 bytes.
- A single transfer length is 608 bytes.
- The SOP offset is 0.

The above translates to the following multi-descriptor setup:


### 24.8.9.1 Transmit USB Data Flow Using DMA

The transmit descriptors and queue status configuration prior to the transfer taking place is shown in Figure 24-19.

#### Transmit Case

- One packet descriptor with DMA packet length field of 608 bytes and a data Buffer of size 256 Bytes linked to the 1st buffer descriptor.
- One buffer descriptor with buffer size of 256 bytes.
- One buffer descriptor with a data buffer size of 96 bytes.

**Figure 24-19. Transmit Descriptors and Queue Status Configuration**




### 24.8.9.1.1 Transmit Initialization (Step 1)

The CPU performs the following steps for transmit initialization:

1. Initializes Memory Region 0 base address and Memory Region 0 size, Link RAM0 Base address, Link RAM0 data size, and Link RAM1 Base address.
2. Creates Packet Descriptors, Buffer Descriptors, and data buffers in main memory and link as indicated in Figure 24-20.
3. Initializes and configures the Queue Manager, Channel Setup, DMA Scheduler, and the USB Controller.
4. Adds (pushes) the Pointer to the Packet Descriptor and the two Pointers to the Buffer Descriptors to the Transmit Submit Queue by writing the Packet Descriptor address to the Transmit Submit Queue Control D Register.

Figure 24-20 captures the Buffer Descriptor/Data Buffer pair in main memory and later submitted within the Transmit Submit Queue.

**Figure 24-20. Transmit USB Data Flow Example (Initialization)**



### 24.8.9.1.2 CDMA and XDMA Transfer Packet Data Into Endpoint FIFO (Step 2)

The steps for CDMA and XDMA to transfer packet data into endpoint FIFO are as follows:

1. The Queue Manager informs the CDMA Scheduler that the Transmit Submit Queue is not empty.
2. CDMA Scheduler checks that the CPPI FIFO FIFO\_full is not asserted, then issues a credit to the CDMA.
3. CDMA reads the Packet Descriptor pointer (PPD) and descriptor size from the queue manager
4. For each 64-byte block of data in the DMA Packet Descriptor payload
  - (a) The CDMA transfers a max burst of 64-byte block from the data to be transferred in main memory to the CPPI FIFO
  - (b) The XDMA sees FIFO\_empty not asserted and transfers 64-byte block from CPPI FIFO to USB Controller Endpoint FIFO.
5. The CDMA reads the first Buffer Descriptor Pointer.
6. For each 64-byte block of data in the Buffer Descriptor payload:
  - (a) The CDMA transfers a max burst of 64-byte block from the data to be transferred in main memory to the CPPI FIFO.
  - (b) The XDMA sees FIFO\_empty not asserted and transfers 64-byte block from CPPI FIFO to Endpoint FIFO.

7. The CDMA reads the second Buffer Descriptor Pointer
8. For each 64-byte block of data in the Buffer Descriptor Payload:
  - (a) The CDMA transfers a max burst of 64-byte block from the data to be transferred in main memory to the CPPI FIFO.
  - (b) The XDMA sees FIFO\_empty not asserted and transfers 64-byte block from CPPI FIFO to Endpoint FIFO.
  - (c) The CDMA transfers the last remaining 32-byte from the data to be transferred in main memory to the CPPI FIFO.
  - (d) The XDMA sees FIFO\_empty not asserted and transfers 32-byte block from CPPI FIFO to Endpoint FIFO.

#### **24.8.9.1.3 USB 2.0 Core Transmits USB Packets for Tx (Step 3)**

1. Once the XDMA has transferred enough 64-byte blocks of burst of data from the CPPI FIFO to fill the Endpoint FIFO (accumulated 512 bytes), it signals the USB 2.0 Controller that a TX packet is ready (sets the endpoint's TxPktRdy bit).
2. The USB 2.0 Controller will transmit the packet from the Endpoint FIFO out on the USB BUS when it receives a corresponding IN request from the attached USB Host.
3. After the USB packet is transferred, the USB 2.0 Controller issues a TX DMA\_req to the XDMA.
4. This process is repeated until (the above steps '1', '2', and '3') the entire packet has been transmitted. The XDMA will also generate the required termination packet depending on the termination mode configured for the endpoint.

#### **24.8.9.1.4 Return Packet to Completion Queue and Interrupt CPU for Tx (Step 4)**

1. After all data for the packet has been transmitted (as specified by the packet size field), the CDMA will write the pointer of the Packet Descriptor only to the TX Completion Queue specified in the return queue manager / queue number fields of the packet descriptor.
2. The Queue Manager then indicates the status of the TXSQ (empty) to the CDMAS and the TXCQ to the CPU via an interrupt.

#### **24.8.9.2 Receive USB Data Flow Using DMA**


The receive buffer descriptors and queue status configuration prior to the transfer taking place is shown in [Figure 24-21](#).

##### **Receive Case**

- Two buffer descriptors with a 256 byte data buffer
- One buffer descriptor with a 96 byte data buffer

For this example since each data buffer size is 256 bytes, we would require a minimum of three descriptors that would define data buffer size of 608 bytes. The receive setup is as follows:

**Figure 24-21. Receive Buffer Descriptors and Queue Status Configuration**




**24.8.9.2.1 Receive Initialization (Step 1)**

1. The CPU initializes Queue Manager with the Memory Region 0 base address and Memory Region 0 size, Link RAM0 Base address, Link RAM0 data size, and Link RAM1 Base address.
2. The CPU creates Buffer Descriptors, and data buffers in main memory and link them.
3. CPU then initializes the Receive Completion Queue and configures the Queue Manager, Channel Setup, and DMA Scheduler.
4. The CPU then adds (pushes) the pointers of three Buffer Descriptors into the Receive Submit Queue by writing onto CTRL D register.

Figure 24-22 displays receive operation Initialization.

**Figure 24-22. Receive USB Data Flow Example (Initialization)**



#### 24.8.9.2.2 USB 2.0 Core Receives a Packet, XDMA Starts Data Transfer for Receive (Step 2)

1. The USB 2.0 Controller receives a USB packet from the USB Host and stores it in the Controller Endpoint FIFO.
2. It then asserts a DMA\_req to the XDMA informing it that data is available in the Endpoint FIFO.
3. The XDMA verifies the corresponding CPPI FIFO is not full via the FIFO\_full signal, then starts transferring 64-byte data blocks from the Endpoint FIFO into the CPPI FIFO.

#### 24.8.9.2.3 CDMA Transfers Data from SSRAM / PPU to Main Memory for Receive (Step 3)

1. The CDMA Scheduler sees FIFO\_empty de-asserted (there is RX data in the FIFO) and issues a transaction credit to the CDMA.
2. The CDMA begins packet reception by fetching the first Pointer to the Packet Descriptor from the Queue Manager using the Receive Submit Queue index that was initialized in the RX port DMA state for that channel.
3. The CDMA will then begin writing the 64-byte block of packet data into this Data Buffer.
4. The CDMA will continue filling the buffer with additional 64-byte blocks of data from the CPPI FIFO and will fetch additional pointers to Buffer Descriptors as needed using the Receive Submit Queue 1, 2, and 3 indexes for the 2nd, 3rd, and remaining buffers in the packet. After each buffer is filled, the CDMA writes the buffer descriptor to main memory.

#### 24.8.9.2.4 CDMA Completes the Packet Transfer for Receive (Step 4)

1. After the entire DMA packet has been received, the CDMA writes the packet descriptor to main memory.
2. The CDMA then writes the packet descriptor to the Receive Completion Queue specified in the Queue Manager / Queue Number fields in the RX Global Configuration Register.
3. The Queue Manager then indicates the status of the Receive Completion Queue to the CPU via an interrupt.
4. The CPU can then process the received packet by popping the received packet information from the Receive Submit Queue and accessing the packet's data from main memory.

## 24.9 Registers

The USB20DRD\_REGS submodule contains the MMRs that are used in the submodules within the USB controller. The complete list of registers is listed in the following sections.

The registers required to access and control the USBSS are partitioned in blocks based on their functions. [Table 24-29](#) lists the starting base offset and size of the USBSS and its submodules.

The USBSS base address is 4740 0000h.

**Table 24-29. USBSS Submodule Base Addresses and Size**

Submodule Name	Submodule Base Address Offset	Size (Kbytes)
USBSS registers	0000 0000h	1000h
USB0 controller registers	0000 1000h	800h
USB1 controller registers	0000 1800h	800h
CPPI DMA controller registers	0000 2000h	1000h
CPPI DMA scheduler registers	0000 3000h	1000h
CPI DMA Queue Manager registers	0000 4000h	4000h

### 24.9.1 USBSS Registers

The USBSS registers contain the registers that are used to control at the global level and applies to all submodules. [Table 24-30](#) lists the registers for the USBSS submodule.

**Table 24-30. USBSS Registers**

Address Offset	Acronym	USBSS Register
0h	REVREG	USBSS REVISION
10h	SYSCONFIG	USBSS SYSCONFIG
20h	EOI	USBSS IRQ_EOI
24h	IRQSTATRAW	USBSS IRQ_STATUS_RAW
28h	IRQSTAT	USBSS IRQ_STATUS
2Ch	IRQENABLER	USBSS IRQ_ENABLE_SET
30h	IRQCLEARR	USBSS IRQ_ENABLE_CLR
100h	IRQDMATHOLDTX00	USBSS IRQ_DMA_THRESHOLD_TX0_0
104h	IRQDMATHOLDTX01	USBSS IRQ_DMA_THRESHOLD_TX0_1
108h	IRQDMATHOLDTX02	USBSS IRQ_DMA_THRESHOLD_TX0_2
10Ch	IRQDMATHOLDTX03	USBSS IRQ_DMA_THRESHOLD_TX0_3
110h	IRQDMATHOLDRX00	USBSS IRQ_DMA_THRESHOLD_RX0_0
114h	IRQDMATHOLDRX01	USBSS IRQ_DMA_THRESHOLD_RX0_1
118h	IRQDMATHOLDRX02	USBSS IRQ_DMA_THRESHOLD_RX0_2
11Ch	IRQDMATHOLDRX03	USBSS IRQ_DMA_THRESHOLD_RX0_3
120h	IRQDMATHOLDTX10	USBSS IRQ_DMA_THRESHOLD_TX1_0
124h	IRQDMATHOLDTX11	USBSS IRQ_DMA_THRESHOLD_TX1_1
128h	IRQDMATHOLDTX12	USBSS IRQ_DMA_THRESHOLD_TX1_2
12Ch	IRQDMATHOLDTX13	USBSS IRQ_DMA_THRESHOLD_TX1_3
130h	IRQDMATHOLDRX10	USBSS IRQ_DMA_THRESHOLD_RX1_0
134h	IRQDMATHOLDRX11	USBSS IRQ_DMA_THRESHOLD_RX1_1
138h	IRQDMATHOLDRX12	USBSS IRQ_DMA_THRESHOLD_RX1_2
13Ch	IRQDMATHOLDRX13	USBSS IRQ_DMA_THRESHOLD_RX1_3
140h	IRQDMAENABLE0	USBSS IRQ_DMA_ENABLE_0
144h	IRQDMAENABLE1	USBSS IRQ_DMA_ENABLE_1
200h	IRQFRAMETHOLDTX00	USBSS IRQ_FRAME_THRESHOLD_TX0_0




**Table 24-30. USBSS Registers (continued)**

Address Offset	Acronym	USBSS Register
204h	IRQFRAMETHOLDTX01	USBSS_IRQ_FRAME_THRESHOLD_TX0_1
208h	IRQFRAMETHOLDTX02	USBSS_IRQ_FRAME_THRESHOLD_TX0_2
20Ch	IRQFRAMETHOLDTX03	USBSS_IRQ_FRAME_THRESHOLD_TX0_3
210h	IRQFRAMETHOLDRX00	USBSS_IRQ_FRAME_THRESHOLD_RX0_0
214h	IRQFRAMETHOLDRX01	USBSS_IRQ_FRAME_THRESHOLD_RX0_1
218h	IRQFRAMETHOLDRX02	USBSS_IRQ_FRAME_THRESHOLD_RX0_2
21Ch	IRQFRAMETHOLDRX03	USBSS_IRQ_FRAME_THRESHOLD_RX0_3
220h	IRQFRAMETHOLDTX10	USBSS_IRQ_FRAME_THRESHOLD_TX1_0
224h	IRQFRAMETHOLDTX11	USBSS_IRQ_FRAME_THRESHOLD_TX1_1
228h	IRQFRAMETHOLDTX12	USBSS_IRQ_FRAME_THRESHOLD_TX1_2
22Ch	IRQFRAMETHOLDTX13	USBSS_IRQ_FRAME_THRESHOLD_TX1_3
230h	IRQFRAMETHOLDRX10	USBSS_IRQ_FRAME_THRESHOLD_RX1_0
234h	IRQFRAMETHOLDRX11	USBSS_IRQ_FRAME_THRESHOLD_RX1_1
238h	IRQFRAMETHOLDRX12	USBSS_IRQ_FRAME_THRESHOLD_RX1_2
23Ch	IRQFRAMETHOLDRX13	USBSS_IRQ_FRAME_THRESHOLD_RX1_3
240h	IRQFRAMEENABLE0	USBSS_IRQ_FRAME_ENABLE_0
244h	IRQFRAMEENABLE1	USBSS_IRQ_FRAME_ENABLE_1

#### 24.9.1.1 USBSS Revision Register (REVREG)

The revision register contains the major and minor revisions for the USB subsystem module. The USBSS revision register is shown in [Figure 24-23](#) and described in [Table 24-31](#).

**Figure 24-23. USBSS Revision Register (REVREG)**

LEGEND: R = Read only; -n = value after reset

**Table 24-31. USBSS Revision Register (REVREG) Field Description**

Bits	Field	Value	Description
31-30	Scheme	1	Used to distinguish between old scheme and current. Highlander 0.8
29-28	Reserved	0	Reserved
27-16	func	EA2h	Function indicates a software compatible module family.
15-11	R_rtl	1	RTL revision. Will vary depending on release.
10-8	X_major	0	Major revision.
7-6	Custom	0	Custom revision
5-0	Y_minor	Bh	Minor revision.

### 24.9.1.2 USBSS SYSCONFIG Register (SYSCONFIG)

The SYSCONFIG register is the clock management configuration register for the USBSS.

The clock enable bits 8 to 11 should only be configured/modified during the firmware initialization stage of the USBSS. In other words, these bits should not be modified while the system is running or after enabling the clock. These bits control the clock generation modules. Dynamically setting these bits can disable the power management logic. The USBSS SYSCONFIG register is shown in shown in [Figure 24-24](#) and described in [Table 24-32](#).

**Figure 24-24. USBSS SYSCONFIG Register (SYSCONFIG)**

31	Reserved				18	17	16
					usb1 d2 ocp en_n	usb0 d2 ocp en_n	
R-0h					R/W-0h	R/W-0h	
15	Reserved			12	11	10	9
				usb0 ocp en_n	phy0 utmi en_n	usb1 ocp en_n	phy1 utmi en_n
R-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
Reserved		Standby mode		Idlemode		Freemu	Soft reset
R-0h		R/W-2h		R/W-2h		R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-32. USBSS SYSCONFIG Register (SYSCONFIG) Field Descriptions**

Bits	Field	Value	Description
31-18	Reserved		Reserved
17	usb1 d2 ocp en_n	0 1	Active low clock enable for usb1_d2_ocp_clk Enable Disable
16	usb0 d2 ocp en_n	0 1	Active low clock enable for usb0_d2_ocp_clk Enable Disable
15-12	Reserved		Reserved
11	usb0 ocp en_n	0 1	Active low clock enable for usb0_ocp_clk Enable Disable
10	phy0 utmi en_n	0 1	Active low clock enable for phy0_utmi_clk Enable Disable
9	usb1 ocp en_n	0 1	Active low clock enable for usb1_ocp_clk Enable Disable
8	phy1 utmi en_n	0 1	Active low clock enable for phy1_utmi_clk Enable Disable
7-6	Reserved		Reserved
5-4	Standby mode	0 1 2 3	Configuration of the local initiator state management mode. Force-standby mode No-standby mode Smart-standby mode Smart-standby wakeup capable mode
3-2	Idlemode		Configuration of the local target state management mode.

**Table 24-32. USBSS SYSCONFIG Register (SYSCONFIG) Field Descriptions (continued)**

Bits	Field	Value	Description
		0	Force-idle mode
		1	No-idle mode
		2	Smart-idle mode
		3	Smart-idle wakeup capable mode
1	Freeemu		Sensitivity to emulation (debug) suspend input signal.
		0	Sensitive to emulation suspend
		1	NOT sensitive to emulation suspend


**Table 24-32. USBSS SYSCONFIG Register (SYSCONFIG) Field Descriptions (continued)**

Bits	Field	Value	Description
0	Soft reset		Software reset of USBSS, USB0, and USB1 modules
		Write 0	No action
		Write 1	Initiate software reset
		Read 0	Reset done, no action
		Read 1	Reset ongoing

### 24.9.1.3 USBSS End of Interrupt Register (EOI)

The USBSS end of interrupt register (EOI) allows the CPU to acknowledge completion of an interrupt by writing 0, zero, to the EOI\_VECTOR field. An eoi\_write signal will be generated and another interrupt will be triggered if interrupt sources remain.

This register will be reset one cycle after it has been written to. The USBSS end of interrupt register is shown in [Figure 24-25](#) and described in [Table 24-33](#).

**Figure 24-25. USBSS End of Interrupt Register (EOI)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-33. USBSS End of Interrupt Register (EOI) Field Descriptions**

Bits	Field	Description
31-1	Reserved	Always read as 0. Writes have no effect.
0	EOI_VECTOR	EOI for USBSS interrupt

**24.9.1.4 USBSS IRQ\_STATUS\_RAW (IRQSTATRAW)**

The USBSS IRQSTATRAW register allows the USBSS interrupt sources to be manually triggered when writing a 1 to a specific bit. A read from this register returns the USBSS interrupt event pending value. This register is shown in [Figure 24-26](#) and described in [Table 24-34](#).

General actions per bit:


Write 0: No action

Write 1: Set event

Read 0: No event pending

Read 1: Event pending

**Figure 24-26. USBSS IRQ\_STATUS\_RAW (IRQSTATRAW)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-34. USBSS IRQ\_STATUS\_RAW (IRQSTATRAW) Field Descriptions**

Bits	Field	Description
31-12	Reserved	Always read as 0. Writes have no effect.
11	rx_pkt_cmp_1	Interrupt status for USB1 Rx CPPI DMA packet completion status
10	tx_pkt_cmp_1	Interrupt status for USB1 Tx CPPI DMA packet completion status
9	rx_pkt_cmp_0	Interrupt status for USB0 Rx CPPI DMA packet completion status
8	tx_pkt_cmp_0	Interrupt status for USB0 Tx CPPI DMA packet completion status
7-3	Reserved	Always read as 0. Writes have no effect.
2	pd_cmp_flag	Interrupt status when the packet is completed and the Packet Descriptor is pushed into the queue manager
1	rx_mop_starvation	Interrupt status when queue manager cannot allocate an Rx buffer in the middle of a packet.
0	rx_sop_starvation	Interrupt status when queue manager cannot allocate an Rx buffer at the start of a packet.

### 24.9.1.5 USBSS IRQ\_STATUS Register (IRQSTAT)

The USBSS IRQSTAT register contains the interrupt sources status of the enabled interrupt. IRQSTAT register is a subset of IRQSTATRAW register. Writing a '1' to a bit field will clear a pending interrupt event. This register is shown in [Figure 24-27](#) and described in [Table 24-35](#).

General actions per bit:


Write 0: No action

Write 1: Clear event

Read 0: No event pending

Read 1: Event pending

**Figure 24-27. USBSS IRQ\_STATUS (IRQSTAT)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-35. USBSS IRQ\_STATUS (IRQSTAT) Field Descriptions**

Bits	Field	Description
31-12	Reserved	Always read as 0. Writes have no effect.
11	rx_pkt_cmp_1	Interrupt status for USB1 Rx CPPI DMA packet completion status
10	tx_pkt_cmp_1	Interrupt status for USB1 Tx CPPI DMA packet completion status
9	rx_pkt_cmp_0	Interrupt status for USB0 Rx CPPI DMA packet completion status
8	tx_pkt_cmp_0	Interrupt status for USB0 Tx CPPI DMA packet completion status
7-3	Reserved	Always read as 0. Writes have no effect.
2	pd_cmp_flag	Interrupt status when the packet is completed and the Packet Descriptor is pushed into the queue manager.
1	rx_mop_starvation	Interrupt status when queue manager cannot allocate an Rx buffer in the middle of a packet.
0	rx_sop_starvation	Interrupt status when queue manager cannot allocate an Rx buffer at the start of a packet.

### 24.9.1.6 USBSS IRQ\_ENABLE\_SET Register (IRQENABLER)

The USB interrupt mask set register (IRQENABLER) allows the USB interrupts to be enabled (unmasked). A read from this register returns the USB interrupts enabled.

The USBSS IRQ\_ENABLE\_SET register is shown in [Figure 24-28](#) and described in [Table 24-36](#).

General actions per bit:


Write 0: No action

Write 1: Interrupt enabled

Read 0: Interrupt disabled

Read 1: Interrupt enabled

**Figure 24-28. USBSS IRQ\_ENABLE\_SET Register (IRQENABLER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-36. USBSS IRQ\_ENABLE\_SET Register (IRQENABLER) Field Descriptions**

Bits	Field	Description
31-12	Reserved	Always read as 0. Writes have no effect.
11	rx_pkt_cmp_1	Interrupt enable for USB1 Rx CPPI DMA packet completion status
10	tx_pkt_cmp_1	Interrupt enable for USB1 Tx CPPI DMA packet completion status
9	rx_pkt_cmp_0	Interrupt enable for USB0 Rx CPPI DMA packet completion status
8	tx_pkt_cmp_0	Interrupt enable for USB0 Tx CPPI DMA packet completion status
7-3	Reserved	Always read as 0. Writes have no effect.
2	pd_cmp_flag	Interrupt enable when the packet is completed and the Packet Descriptor is pushed into the queue manager.
1	rx_mop_starvation	Interrupt enable when queue manager cannot allocate an Rx buffer in the middle of a packet.
0	rx_sop_starvation	Interrupt enable when queue manager cannot allocate an Rx buffer at the start of a packet.

### 24.9.1.7 USBSS IRQ\_ENABLE\_CLR Register (IRQCLEARR)

The USBSS IRQCLEARR register allows the USBSS interrupt sources to be masked when writing a 1 to a specific bit. A read of this register returns the USBSS interrupt enabled value.

The USBSS IRQ\_ENABLE\_CLR register is shown in [Figure 24-29](#) and described in [Table 24-37](#).

General actions per bit:


Write 0: No action

Write 1: Disable interrupt

Read 0: Interrupt disabled

Read 1: Interrupt enabled

**Figure 24-29. USBSS IRQ\_ENABLE\_CLR Register (IRQCLEARR)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-37. USBSS IRQ\_ENABLE\_CLR Register (IRQCLEARR) Field Descriptions**

Bits	Field	Description
31-12	Reserved	Always read as 0. Writes have no effect.
11	rx_pkt_cmp_1	Interrupt enable for USB1 Rx CPPI DMA packet completion status
10	tx_pkt_cmp_1	Interrupt enable for USB1 Tx CPPI DMA packet completion status
9	rx_pkt_cmp_0	Interrupt enable for USB0 Rx CPPI DMA packet completion status
8	tx_pkt_cmp_0	Interrupt enable for USB0 Tx CPPI DMA packet completion status
7-3	Reserved	Always read as 0. Writes have no effect.
2	pd_cmp_flag	Interrupt enable when the packet is completed and the Packet Descriptor is pushed into the queue manager.
1	rx_mop_starvation	Interrupt enable when queue manager cannot allocate an Rx buffer in the middle of a packet.
0	rx_sop_starvation	Interrupt enable when queue manager cannot allocate an Rx buffer at the start of a packet.




### 24.9.1.8 USBSS IRQ\_DMA\_THRESHOLD\_TX0\_0 Register (IRQDMATHOLDTX00)

The USBSS IRQDMATHOLDTX00 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX0\_0 register is shown in [Figure 24-30](#) and described in [Table 24-38](#).

**Figure 24-30. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_0 Register (IRQDMATHOLDTX00)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-38. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_0 Register (IRQDMATHOLDTX00) Field Descriptions**


Bits	Field	Description
31-24	dma_thres_tx0_3	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 3
23-16	dma_thres_tx0_2	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 2
15-8	dma_thres_tx0_1	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.9 USBSS IRQ\_DMA\_THRESHOLD\_TX0\_1 Register (IRQDMATHOLDTX01)

The USBSS IRQDMATHOLDTX01 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX0\_1 register is shown in [Figure 24-31](#) and described in [Table 24-39](#).

**Figure 24-31. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_1 Register (IRQDMATHOLDTX01)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-39. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_1 Register (IRQDMATHOLDTX01) Field Descriptions**


Bits	Field	Description
31-24	dma_thres_tx0_7	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 7
23-16	dma_thres_tx0_6	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 6
15-8	dma_thres_tx0_5	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 5
7-0	dma_thres_tx0_4	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 4

### 24.9.1.10 USBSS IRQ\_DMA\_THRESHOLD\_TX0\_2 Register (IRQDMATHOLDTX02)

The USBSS IRQDMATHOLDTX02 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX0\_2 register is shown in [Figure 24-32](#) and described in [Table 24-40](#).

**Figure 24-32. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_2 Register (IRQDMATHOLDTX02)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-40. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_2 Register (IRQDMATHOLDTX02) Field Descriptions**


Bits	Field	Description
31-24	dma_thres_tx0_11	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 11
23-16	dma_thres_tx0_10	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 10
15-8	dma_thres_tx0_9	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 9
7-0	dma_thres_tx0_8	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 8

### 24.9.1.11 USBSS IRQ\_DMA\_THRESHOLD\_TX0\_3 Register (IRQDMATHOLDTX03)

The USBSS IRQDMATHOLDTX03 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX0\_3 register is shown in [Figure 24-32](#) and described in [Table 24-40](#).

**Figure 24-33. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_3 Register (IRQDMATHOLDTX03)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-41. USBSS IRQ\_DMA\_THRESHOLD\_TX0\_3 Register (IRQDMATHOLDTX03) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_tx0_15	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 15
23-16	dma_thres_tx0_14	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 14
15-8	dma_thres_tx0_13	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 13
7-0	dma_thres_tx0_12	DMA threshold value for tx_pkt_cmp_0 for USB0 Endpoint 12

### 24.9.1.12 USBSS IRQ\_DMA\_THRESHOLD\_RX0\_0 Register (IRQDMATHOLDRX00)

The USBSS IRQDMATHOLDRX00 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX0\_0 register is shown in [Figure 24-34](#) and described in [Table 24-42](#).

**Figure 24-34. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_0 Register (IRQDMATHOLDRX00)**

31	24	23	16	15	8	7	0
dma_thres_rx0_3		dma_thres_rx0_2		dma_thres_rx0_1		Reserved	
R/W-0h		R/W-0h		R/W-0h		R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-42. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_0 Register (IRQDMATHOLDRX00) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx0_3	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 3
23-16	dma_thres_rx0_2	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 2
15-8	dma_thres_rx0_1	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.13 USBSS IRQ\_DMA\_THRESHOLD\_RX0\_1 Register (IRQDMATHOLDRX01)

The USBSS IRQDMATHOLDRX01 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX0\_1 register is shown in [Figure 24-35](#) and described in [Table 24-43](#).

**Figure 24-35. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_1 Register (IRQDMATHOLDRX01)**

31	24	23	16	15	8	7	0
dma_thres_rx0_7		dma_thres_rx0_6		dma_thres_rx0_5		dma_thres_rx0_4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-43. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_1 Register (IRQDMATHOLDRX00) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx0_7	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 7
23-16	dma_thres_rx0_6	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 6
15-8	dma_thres_rx0_5	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 5
7-0	dma_thres_rx0_4	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 4

### 24.9.1.14 USBSS IRQ\_DMA\_THRESHOLD\_RX0\_2 Register (IRQDMATHOLDRX02)

The USBSS IRQ\_DMA\_THRESHOLD\_RX0\_2 register defines the size of the four DMA thresholds for interrupt pacing. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX0\_2 register is shown in [Figure 24-36](#) and described in [Table 24-44](#).

**Figure 24-36. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_2 Register (IRQDMATHOLDRX02)**

31	24 23	16 15	8 7	0			
dma_thres_rx0_11		dma_thres_rx0_10		dma_thres_rx0_9		dma_thres_rx0_8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-44. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_2 Register (IRQDMATHOLDRX02) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx0_11	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 11
23-16	dma_thres_rx0_10	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 10
15-8	dma_thres_rx0_9	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 9
7-0	dma_thres_rx0_8	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 8

### 24.9.1.15 USBSS IRQ\_DMA\_THRESHOLD\_RX0\_3 Register (IRQDMATHOLDRX03)

The USBSS IRQDMATHOLDRX03 register defines the size of the four DMA thresholds for interrupt pacing for USB0. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX0\_3 register is shown in [Figure 24-37](#) and described in [Table 24-45](#).

**Figure 24-37. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_3 Register (IRQDMATHOLDRX03)**

31	24 23	16 15	8 7	0			
dma_thres_rx0_15		dma_thres_rx0_14		dma_thres_rx0_13		dma_thres_rx0_12	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-45. USBSS IRQ\_DMA\_THRESHOLD\_RX0\_3 Register (IRQDMATHOLDRX03) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx0_15	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 15
23-16	dma_thres_rx0_14	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 14
15-8	dma_thres_rx0_13	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 13
7-0	dma_thres_rx0_12	DMA threshold value for rx_pkt_cmp_0 for USB0 Endpoint 12

### 24.9.1.16 USBSS IRQ\_DMA\_THRESHOLD\_TX1\_0 Register (IRQDMATHOLDTX10)

The USBSS IRQDMATHOLDTX10 register (IRQDMATHOLDTX10) defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX1\_0 register is shown in [Figure 24-38](#) and described in [Table 24-46](#).

**Figure 24-38. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_0 Register (IRQDMATHOLDTX10)**

31	24 23	16 15	8 7	0
dma_thres_rx0_3		dma_thres_rx0_2		Reserved
R/W-0h		R/W-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-46. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_0 Register (IRQDMATHOLDTX10) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_tx1_3	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 3
23-16	dma_thres_tx1_2	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 2
15-8	dma_thres_tx1_1	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.17 USBSS IRQ\_DMA\_THRESHOLD\_TX1\_1 Register (IRQDMATHOLDTX11)

The USBSS IRQDMATHOLDTX11 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX1\_1 register is shown in [Figure 24-39](#) and described in [Table 24-47](#).

**Figure 24-39. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_1 Register (IRQDMATHOLDTX11)**

31	24 23	16 15	8 7	0
dma_thres_tx1_7		dma_thres_tx1_6		dma_thres_tx1_4
R/W-0h		R/W-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-47. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_1 Register (IRQDMATHOLDTX11) Field Descriptions**


Bits	Field	Description
31-24	dma_thres_tx1_7	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 7
23-16	dma_thres_tx1_6	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 6
15-8	dma_thres_tx1_5	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 5
7-0	dma_thres_tx1_4	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 4

### 24.9.1.18 USBSS IRQ\_DMA\_THRESHOLD\_TX1\_2 Register (IRQDMATHOLDTX12)

The USBSS IRQDMATHOLDTX12 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX1\_2 register is shown in [Figure 24-40](#) and described in [Table 24-48](#).

**Figure 24-40. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_2 Register (IRQDMATHOLDTX12)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-48. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_2 Register (IRQDMATHOLDTX12) Field Descriptions**


Bits	Field	Description
31-24	dma_thres_tx1_11	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 11
23-16	dma_thres_tx1_10	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 10
15-8	dma_thres_tx1_9	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 9
7-0	dma_thres_tx1_8	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 8

### 24.9.1.19 USBSS IRQ\_DMA\_THRESHOLD\_TX1\_3 Register (IRQDMATHOLDTX13)

The USBSS IRQDMATHOLDTX13 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_TX1\_3 register is shown in [Figure 24-41](#) and described in [Table 24-49](#).

**Figure 24-41. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_3 Register (IRQDMATHOLDTX13)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-49. USBSS IRQ\_DMA\_THRESHOLD\_TX1\_3 Register (IRQDMATHOLDTX13) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_tx1_15	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 15
23-16	dma_thres_tx1_14	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 14
15-8	dma_thres_tx1_13	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 13
7-0	dma_thres_tx1_12	DMA threshold value for tx_pkt_cmp_0 for USB1 Endpoint 12

### 24.9.1.20 USBSS IRQ\_DMA\_THRESHOLD\_RX1\_0 Register (IRQDMATHOLDRX10)

The USBSS IRQDMATHOLDRX10 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX1\_0 register is shown in [Figure 24-42](#) and described in [Table 24-50](#).

**Figure 24-42. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_0 Register (IRQDMATHOLDRX10)**

31	24	23	16	15	8	7	0
dma_thres_rx1_3		dma_thres_rx1_2		dma_thres_rx1_1		Reserved	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-50. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_0 Register (IRQDMATHOLDRX10) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx1_3	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 3
23-16	dma_thres_rx1_2	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 2
15-8	dma_thres_rx1_1	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.21 USBSS IRQ\_DMA\_THRESHOLD\_RX1\_1 Register (IRQDMATHOLDRX11)

The USBSS IRQDMATHOLDRX11 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX1\_1 register is shown in [Figure 24-43](#) and described in [Table 24-51](#).

**Figure 24-43. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_1 Register (IRQDMATHOLDRX11)**

31	24	23	16	15	8	7	0
dma_thres_rx1_7		dma_thres_rx1_6		dma_thres_rx1_5		dma_thres_rx1_4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-51. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_1 Register (IRQDMATHOLDRX11) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx1_7	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 7
23-16	dma_thres_rx1_6	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 6
15-8	dma_thres_rx1_5	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 5
7-0	dma_thres_rx1_4	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 4



### 24.9.1.22 USBSS IRQ\_DMA\_THRESHOLD\_RX1\_2 Register (IRQDMATHOLDRX12)

The USBSS IRQDMATHOLDRX12 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX1\_2 register is shown in [Figure 24-44](#) and described in [Table 24-52](#).

**Figure 24-44. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_2 Register (IRQDMATHOLDRX12)**

31	24	23	16	15	8	7	0
dma_thres_rx1_11		dma_thres_rx1_10		dma_thres_rx1_9		dma_thres_rx1_8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-52. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_2 Register (IRQDMATHOLDRX12) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx1_11	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 11
23-16	dma_thres_rx1_10	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 10
15-8	dma_thres_rx1_9	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 9
7-0	dma_thres_rx1_8	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 8

### 24.9.1.23 USBSS IRQ\_DMA\_THRESHOLD\_RX1\_3 Register (IRQDMATHOLDRX13)

The USBSS IRQDMATHOLDRX13 register defines the size of the four DMA thresholds for interrupt pacing for USB1. Each threshold contains an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_DMA\_THRESHOLD\_RX1\_3 register is shown in [Figure 24-45](#) and described in [Table 24-53](#).

**Figure 24-45. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_3 Register (IRQDMATHOLDRX13)**

31	24	23	16	15	8	7	0
dma_thres_rx1_15		dma_thres_rx1_14		dma_thres_rx1_13		dma_thres_rx1_12	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-53. USBSS IRQ\_DMA\_THRESHOLD\_RX1\_3 Register (IRQDMATHOLDRX13) Field Descriptions**

Bits	Field	Description
31-24	dma_thres_rx1_15	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 15
23-16	dma_thres_rx1_14	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 14
15-8	dma_thres_rx1_13	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 13
7-0	dma_thres_rx1_12	DMA threshold value for rx_pkt_cmp_0 for USB1 Endpoint 12



### 24.9.1.24 USBSS IRQ\_DMA\_ENABLE\_0 Register (IRQDMAENABLE0)

The USBSS IRQDMAENABLE0 contains 32 enables. Sixteen enables are assigned to the 16 endpoints associated with the tx\_pkt\_cmp\_0 interrupt and 16 enables are assigned to the 16 endpoints associated with the rx\_pkt\_cmp\_0 interrupt. Endpoint 0 for both the tx and rx does not exist; but it is included for completeness of this register.

If the enable is set; then that specific endpoint can generate an interrupt if the event pending count has exceeded the threshold.

If the enable is cleared; then that specific endpoint cannot generate an interrupt regardless if the event pending count has exceeded the threshold or not.

The USBSS IRQ\_DMA\_ENABLE\_0 Register is shown in [Figure 24-46](#) and described in [Table 24-54](#).

**Figure 24-46. USBSS IRQ\_DMA\_ENABLE\_0 Register (IRQDMAENABLE0)**

31	30	29	28	27	26	25	24
dma_en_rx0_15	dma_en_rx0_14	dma_en_rx0_13	dma_en_rx0_12	dma_en_rx0_11	dma_en_rx0_10	dma_en_rx0_9	dma_en_rx0_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
dma_en_rx0_7	dma_en_rx0_6	dma_en_rx0_5	dma_en_rx0_4	dma_en_rx0_3	dma_en_rx0_2	dma_en_rx0_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
dma_en_tx0_15	dma_en_tx0_14	dma_en_tx0_13	dma_en_tx0_12	dma_en_tx0_11	dma_en_tx0_10	dma_en_tx0_9	dma_en_tx0_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
dma_en_tx0_7	dma_en_tx0_6	dma_en_tx0_5	dma_en_tx0_4	dma_en_tx0_3	dma_en_tx0_2	dma_en_tx0_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-54. USBSS IRQ\_DMA\_ENABLE\_0 Register (IRQDMAENABLE0) Field Descriptions**

Bits	Field	Description
31	dma_en_rx0_15	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 15
30	dma_en_rx0_14	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 14
29	dma_en_rx0_13	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 13
28	dma_en_rx0_12	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 12
27	dma_en_rx0_11	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 11
26	dma_en_rx0_10	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 10
25	dma_en_rx0_9	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 9
24	dma_en_rx0_8	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 8
23	dma_en_rx0_7	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 7
22	dma_en_rx0_6	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 6
21	dma_en_rx0_5	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 5
20	dma_en_rx0_4	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 4
19	dma_en_rx0_3	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 3
18	dma_en_rx0_2	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 2
17	dma_en_rx0_1	DMA threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 1
16	Reserved	Always read as 0. Writes have no effect.
15	dma_en_tx0_15	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 15
14	dma_en_tx0_14	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 14
13	dma_en_tx0_13	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 13
12	dma_en_tx0_12	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 12
11	dma_en_tx0_11	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 11
10	dma_en_tx0_10	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 10

**Table 24-54. USBSS IRQ\_DMA\_ENABLE\_0 Register (IRQDMAENABLE0) Field Descriptions  
(continued)**

Bits	Field	Description
9	dma_en_tx0_9	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 9
8	dma_en_tx0_8	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 8
7	dma_en_tx0_7	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 7
6	dma_en_tx0_6	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 6
5	dma_en_tx0_5	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 5
4	dma_en_tx0_4	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 4
3	dma_en_tx0_3	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 3
2	dma_en_tx0_2	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 2
1	dma_en_tx0_1	DMA threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 1
0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.25 USBSS IRQ\_DMA\_ENABLE\_1 Register (IRQDMAENABLE1)

The USBSS IRQDMAENABLE1 register contains 32 enables. Sixteen enables are assigned to the 16 endpoints associated with the tx\_pkt\_cmp\_1 interrupt and 16 enables are assigned to the 16 endpoints associated with the rx\_pkt\_cmp\_1 interrupt. Endpoint 0 for both the tx and rx does not exist; but it is included for completeness of this register.

If the enable is set; then that specific endpoint can generate an interrupt if the event pending count has exceeded the threshold.

If the enable is cleared; then that specific endpoint cannot generate an interrupt regardless if the event pending count has exceeded the threshold or not.

The USBSS IRQ\_DMA\_ENABLE\_0 Register is shown in [Figure 24-47](#) and described in [Table 24-55](#).

**Figure 24-47. USBSS IRQ\_DMA\_ENABLE\_1 Register (IRQDMAENABLE1)**

31	30	29	28	27	26	25	24
dma_en_rx1_15	dma_en_rx1_14	dma_en_rx1_13	dma_en_rx1_12	dma_en_rx1_11	dma_en_rx1_10	dma_en_rx1_9	dma_en_rx1_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
dma_en_rx1_7	dma_en_rx1_6	dma_en_rx1_5	dma_en_rx1_4	dma_en_rx1_3	dma_en_rx1_2	dma_en_rx1_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
dma_en_tx1_15	dma_en_tx1_14	dma_en_tx1_13	dma_en_tx1_12	dma_en_tx1_11	dma_en_tx1_10	dma_en_tx1_9	dma_en_tx1_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
dma_en_tx1_7	dma_en_tx1_6	dma_en_tx1_5	dma_en_tx1_4	dma_en_tx1_3	dma_en_tx1_2	dma_en_tx1_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-55. USBSS IRQ\_DMA\_ENABLE\_1 Register (IRQDMAENABLE1) Field Descriptions**

Bits	Field	Description
31	dma_en_rx1_15	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 15
30	dma_en_rx1_14	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 14
29	dma_en_rx1_13	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 13
28	dma_en_rx1_12	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 12
27	dma_en_rx1_11	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 11
26	dma_en_rx1_10	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 10
25	dma_en_rx1_9	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 9
24	dma_en_rx1_8	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 8
23	dma_en_rx1_7	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 7
22	dma_en_rx1_6	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 6
21	dma_en_rx1_5	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 5
20	dma_en_rx1_4	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 4
19	dma_en_rx1_3	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 3
18	dma_en_rx1_2	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 2
17	dma_en_rx1_1	DMA threshold enable value for rx_pkt_cmp_0 for USB1 Endpoint 1
16	Reserved	Always read as 0. Writes have no effect.
15	dma_en_tx1_15	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 15
14	dma_en_tx1_14	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 14
13	dma_en_tx1_13	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 13
12	dma_en_tx1_12	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 12
11	dma_en_tx1_11	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 11
10	dma_en_tx1_10	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 10

**Table 24-55. USBSS IRQ\_DMA\_ENABLE\_1 Register (IRQDMAENABLE1) Field Descriptions (continued)**

Bits	Field	Description
9	dma_en_tx1_9	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 9
8	dma_en_tx1_8	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 8
7	dma_en_tx1_7	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 7
6	dma_en_tx1_6	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 6
5	dma_en_tx1_5	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 5
4	dma_en_tx1_4	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 4
3	dma_en_tx1_3	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 3
2	dma_en_tx1_2	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 2
1	dma_en_tx1_1	DMA threshold enable value for tx_pkt_cmp_0 for USB1 Endpoint 1
0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.26 USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_0 Register (IRQFRAMETHOLDTX00)

The USBSS IRQFRAMETHOLDTX00 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_0 register is shown in [Figure 24-48](#) and described in [Table 24-56](#).

**Figure 24-48. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_0 Register (IRQFRAMETHOLDTX00)**

31	24	23	16	15	8	7	0
frame_thres_tx0_3		frame_thres_tx0_2		frame_thres_tx0_1		Reserved	
R/W-0h		R/W-0h		R/W-0h		R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-56. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_0 Register (IRQFRAMETHOLDTX00) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx0_3	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 3
23-16	frame_thres_tx0_2	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 2
15-8	frame_thres_tx0_1	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.27 USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_1 Register (IRQFRAMETHOLDTX01)

The USBSS IRQFRAMETHOLDTX01 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_1 register is shown in [Figure 24-49](#) and described in [Table 24-57](#).

**Figure 24-49. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_1 Register (IRQFRAMETHOLDTX01)**

31	24	23	16	15	8	7	0
frame_thres_tx0_7		frame_thres_tx0_6		frame_thres_tx0_5		frame_thres_tx0_4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-57. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_1 Register (IRQFRAMETHOLDTX01) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx0_7	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 7
23-16	frame_thres_tx0_6	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 6
15-8	frame_thres_tx0_5	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 5
7-0	frame_thres_tx0_4	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 4

### 24.9.1.28 USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_2 Register (IRQFRAMETHOLDTX02)

The USBSS IRQFRAMETHOLDTX02 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_2 register is shown in [Figure 24-50](#) and described in [Table 24-58](#).

**Figure 24-50. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_2 Register (IRQFRAMETHOLDTX02)**

31	24 23	16 15	8 7	0
frame_thres_tx0_11	frame_thres_tx0_10	frame_thres_tx0_9	frame_thres_tx0_8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-58. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_2 Register (IRQFRAMETHOLDTX02) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx0_11	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 11
23-16	frame_thres_tx0_10	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 10
15-8	frame_thres_tx0_9	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 9
7-0	frame_thres_tx0_8	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 8

### 24.9.1.29 USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_3 Register (IRQFRAMETHOLDTX03)

The USBSS IRQFRAMETHOLDTX03 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_3 register is shown in [Figure 24-51](#) and described in [Table 24-59](#).

**Figure 24-51. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_3 Register (IRQFRAMETHOLDTX03)**

31	24 23	16 15	8 7	0
frame_thres_tx0_15	frame_thres_tx0_14	frame_thres_tx0_13	frame_thres_tx0_12	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-59. USBSS IRQ\_FRAME\_THRESHOLD\_TX0\_3 Register (IRQFRAMETHOLDTX03) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx0_15	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 15
23-16	frame_thres_tx0_14	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 14
15-8	frame_thres_tx0_13	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 13
7-0	frame_thres_tx0_12	FRAME threshold value for tx_pkt_cmp_0 for USB0 Endpoint 12

### 24.9.1.30 USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_0 Register (IRQFRAMETHOLDRX00)

The USBSS IRQFRAMETHOLDRX00 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_0 register is shown in [Figure 24-52](#) and described in [Table 24-60](#).

**Figure 24-52. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_0 Register (IRQFRAMETHOLDRX00)**

31	24	23	16	15	8	7	0
frame_thres_rx0_3		frame_thres_rx0_2		frame_thres_rx0_1		Reserved	
R/W-0h		R/W-0h		R/W-0h		R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-60. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_0 Register (IRQFRAMETHOLDRX00) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx0_3	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 3
23-16	frame_thres_rx0_2	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 2
15-8	frame_thres_rx0_1	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.31 USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_1 Register (IRQFRAMETHOLDRX01)

The USBSS IRQFRAMETHOLDRX01 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_1 register is shown in [Figure 24-53](#) and described in [Table 24-61](#).

**Figure 24-53. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_1 Register (IRQFRAMETHOLDRX01)**

31	24	23	16	15	8	7	0
frame_thres_rx0_7		frame_thres_rx0_6		frame_thres_rx0_5		frame_thres_rx0_4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-61. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_1 Register (IRQFRAMETHOLDRX01) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx0_7	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 7
23-16	frame_thres_rx0_6	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 6
15-8	frame_thres_rx0_5	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 5
7-0	frame_thres_rx0_4	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 4

### 24.9.1.32 USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_2 Register (IRQFRAMETHOLDRX02)

The USBSS IRQFRAMETHOLDRX02 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_2 register is shown in [Figure 24-53](#) and described in [Table 24-62](#).

**Figure 24-54. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_2 Register (IRQFRAMETHOLDRX02)**

31	24	23	16	15	8	7	0
frame_thres_rx0_11		frame_thres_rx0_10		frame_thres_rx0_9		frame_thres_rx0_8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-62. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_2 Register (IRQFRAMETHOLDRX02) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx0_11	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 11
23-16	frame_thres_rx0_10	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 10
15-8	frame_thres_rx0_9	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 9
7-0	frame_thres_rx0_8	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 8

### 24.9.1.33 USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_3 Register (IRQFRAMETHOLDRX03)

The USBSS IRQFRAMETHOLDRX03 register defines the size of the four FRAME thresholds for interrupt pacing for USB0. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_3 register is shown in [Figure 24-55](#) and described in [Table 24-63](#).

**Figure 24-55. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_3 Register (IRQFRAMETHOLDRX03)**

31	24	23	16	15	8	7	0
frame_thres_rx0_15		frame_thres_rx0_14		frame_thres_rx0_13		frame_thres_rx0_12	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-63. USBSS IRQ\_FRAME\_THRESHOLD\_RX0\_3 Register (IRQFRAMETHOLDRX03) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx0_15	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 15
23-16	frame_thres_rx0_14	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 14
15-8	frame_thres_rx0_13	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 13
7-0	frame_thres_rx0_12	FRAME threshold value for rx_pkt_cmp_0 for USB0 Endpoint 12



### 24.9.1.34 USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_0 Register (IRQFRAMETHOLDTX10)

The USBSS IRQFRAMETHOLDTX10 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_0 register is shown in [Figure 24-56](#) and described in [Table 24-64](#).

**Figure 24-56. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_0 Register (IRQFRAMETHOLDTX10)**

31	24	23	16	15	8	7	0
frame_thres_tx1_3		frame_thres_tx1_2		frame_thres_tx1_1		Reserved	
R/W-0h		R/W-0h		R/W-0h		R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-64. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_0 Register (IRQFRAMETHOLDTX10) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx1_3	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 3
23-16	frame_thres_tx1_2	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 2
15-8	frame_thres_tx1_1	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.35 USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_1 Register (IRQFRAMETHOLDTX11)

The USBSS IRQFRAMETHOLDTX11 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_1 register is shown in [Figure 24-57](#) and described in [Table 24-65](#).

**Figure 24-57. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_1 Register (IRQFRAMETHOLDTX11)**

31	24	23	16	15	8	7	0
frame_thres_tx1_7		frame_thres_tx1_6		frame_thres_tx1_5		frame_thres_tx1_4	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-65. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_1 Register (IRQFRAMETHOLDTX11) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx1_7	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 7
23-16	frame_thres_tx1_6	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 6
15-8	frame_thres_tx1_5	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 5
7-0	frame_thres_tx1_4	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 4

### 24.9.1.36 USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_2 Register (IRQFRAMETHOLDTX12)

The USBSS IRQFRAMETHOLDTX12 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_2 register is shown in [Figure 24-58](#) and described in [Table 24-66](#).

**Figure 24-58. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_2 Register (IRQFRAMETHOLDTX12)**

31	24 23	16 15	8 7	0
frame_thres_tx1_11	frame_thres_tx1_10	frame_thres_tx1_9	frame_thres_tx1_8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-66. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_2 Register (IRQFRAMETHOLDTX12) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx1_11	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 11
23-16	frame_thres_tx1_10	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 10
15-8	frame_thres_tx1_9	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 9
7-0	frame_thres_tx1_8	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 8

### 24.9.1.37 USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_3 Register (IRQFRAMETHOLDTX13)

The USBSS IRQFRAMETHOLDTX13 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_3 register is shown in [Figure 24-59](#) and described in [Table 24-67](#).

**Figure 24-59. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_3 Register (IRQFRAMETHOLDTX13)**

31	24 23	16 15	8 7	0
frame_thres_tx1_15	frame_thres_tx1_14	frame_thres_tx1_13	frame_thres_tx1_12	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-67. USBSS IRQ\_FRAME\_THRESHOLD\_TX1\_3 Register (IRQFRAMETHOLDTX13) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_tx1_15	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 15
23-16	frame_thres_tx1_14	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 14
15-8	frame_thres_tx1_13	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 13
7-0	frame_thres_tx1_12	FRAME threshold value for tx_pkt_cmp_0 for USB1 Endpoint 12

### 24.9.1.38 USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_0 Register (IRQFRAMETHOLDRX10)

The USBSS IRQFRAMETHOLDRX10 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_0 register is shown in [Figure 24-60](#) and described in [Table 24-68](#).

**Figure 24-60. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_0 Register (IRQFRAMETHOLDRX10)**

31	24 23	16 15	8 7	0
frame_thres_rx1_3	frame_thres_rx1_2	frame_thres_rx1_1	Reserved	
R/W-0h	R/W-0h	R/W-0h	R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-68. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_0 Register (IRQFRAMETHOLDRX10) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx1_3	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 3
23-16	frame_thres_rx1_2	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 2
15-8	frame_thres_rx1_1	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 1
7-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.39 USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_1 Register (IRQFRAMETHOLDRX11)

The USBSS IRQFRAMETHOLDRX11 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_1 register is shown in [Figure 24-61](#) and described in [Table 24-69](#).

**Figure 24-61. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_1 Register (IRQFRAMETHOLDRX11)**

31	24 23	16 15	8 7	0
frame_thres_rx1_7	frame_thres_rx1_6	frame_thres_rx1_5	frame_thres_rx1_4	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-69. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_1 Register (IRQFRAMETHOLDRX11) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx1_7	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 7
23-16	frame_thres_rx1_6	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 6
15-8	frame_thres_rx1_5	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 5
7-0	frame_thres_rx1_4	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 4

#### 24.9.1.40 USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_2 Register (IRQFRAMETHOLDRX12)

The USBSS IRQFRAMETHOLDRX12 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_2 register is shown in [Figure 24-62](#) and described in [Table 24-70](#).

**Figure 24-62. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_2 Register (IRQFRAMETHOLDRX12)**

31	24	23	16	15	8	7	0
frame_thres_rx1_11		frame_thres_rx1_10		frame_thres_rx1_9		frame_thres_rx1_8	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-70. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_2 Register (IRQFRAMETHOLDRX12) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx1_11	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 11
23-16	frame_thres_rx1_10	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 10
15-8	frame_thres_rx1_9	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 9
7-0	frame_thres_rx1_8	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 8

#### 24.9.1.41 USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_3 Register (IRQFRAMETHOLDRX13)

The USBSS IRQFRAMETHOLDRX13 register defines the size of the four FRAME thresholds for interrupt pacing for USB1. Each threshold contains is an 8-bit unsigned number and can range from 0 to 255. A possible interrupt can be triggered if the count for that specific endpoint has exceeded the value of the threshold. The counter for the compared value is also an 8-bit unsigned number; therefore, setting the threshold to 255 prevents the possibility of a trigger.

The USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_3 register is shown in [Figure 24-63](#) and described in [Table 24-71](#).

**Figure 24-63. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_3 Register (IRQFRAMETHOLDRX13)**

31	24	23	16	15	8	7	0
frame_thres_rx1_15		frame_thres_rx1_14		frame_thres_rx1_13		frame_thres_rx1_12	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-71. USBSS IRQ\_FRAME\_THRESHOLD\_RX1\_3 Register (IRQFRAMETHOLDRX13) Field Descriptions**

Bits	Field	Description
31-24	frame_thres_rx1_15	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 15
23-16	frame_thres_rx1_14	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 14
15-8	frame_thres_rx1_13	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 13
7-0	frame_thres_rx1_12	FRAME threshold value for rx_pkt_cmp_0 for USB1 Endpoint 12

### 24.9.1.42 USBSS IRQ\_FRAME\_ENABLE\_0 Register (IRQFRAMEENABLE0)

The USBSS IRQFRAMEENABLE0 register contains 32 enables for USB0. Sixteen enables are assigned to the 16 endpoints associated with the tx\_pkt\_cmp\_0 interrupt and 16 enables are assigned to the 16 endpoints associated with the rx\_pkt\_cmp\_0 interrupt. Endpoint 0 for both the tx and rx does not exist; but it is included for completeness of this register.

If the enable is set; then that specific endpoint can generate an interrupt if the frame count has exceeded the threshold. If the enable is not set; then no hardware interrupt will be generated for that specific endpoint. It is still possible to generate the interrupt via software.

If the enable is cleared; then that specific endpoint cannot generate an interrupt regardless if the frame count has exceeded the threshold or not.

The USBSS IRQ\_FRAME\_ENABLE\_0 register is shown in [Figure 24-64](#) and described in [Table 24-72](#).

**Figure 24-64. USBSS IRQ\_FRAME\_ENABLE\_0 Register (IRQFRAMEENABLE0)**

31	30	29	28	27	26	25	24
frame_en_rx0_15	frame_en_rx0_14	frame_en_rx0_13	frame_en_rx0_12	frame_en_rx0_11	frame_en_rx0_10	frame_en_rx0_9	frame_en_rx0_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
frame_en_rx0_7	frame_en_rx0_6	frame_en_rx0_5	frame_en_rx0_4	frame_en_rx0_3	frame_en_rx0_2	frame_en_rx0_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
frame_en_tx0_15	frame_en_tx0_14	frame_en_tx0_13	frame_en_tx0_12	frame_en_tx0_11	frame_en_tx0_10	frame_en_tx0_9	frame_en_tx0_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
frame_en_tx0_7	frame_en_tx0_6	frame_en_tx0_5	frame_en_tx0_4	frame_en_tx0_3	frame_en_tx0_2	frame_en_tx0_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-72. USBSS IRQ\_FRAME\_ENABLE\_0 Register (IRQFRAMEENABLE0) Field Descriptions**

Bits	Field	Description
31	frame_en_rx0_15	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 15
30	frame_en_rx0_14	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 14
29	frame_en_rx0_13	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 13
28	frame_en_rx0_12	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 12
27	frame_en_rx0_11	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 11
26	frame_en_rx0_10	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 10
25	frame_en_rx0_9	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 9
24	frame_en_rx0_8	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 8
23	frame_en_rx0_7	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 7
22	frame_en_rx0_6	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 6
21	frame_en_rx0_5	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 5
20	frame_en_rx0_4	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 4
19	frame_en_rx0_3	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 3
18	frame_en_rx0_2	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 2
17	frame_en_rx0_1	FRAME threshold enable value for rx_pkt_cmp_0 for USB0 Endpoint 1
16	Reserved	Always read as 0. Writes have no effect.
15	frame_en_tx0_15	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 15
14	frame_en_tx0_14	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 14
13	frame_en_tx0_13	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 13
12	frame_en_tx0_12	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 12
11	frame_en_tx0_11	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 11

**Table 24-72. USBSS IRQ\_FRAME\_ENABLE\_0 Register (IRQFRAMEENABLE0) Field Descriptions  
(continued)**

Bits	Field	Description
10	frame_en_tx0_10	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 10
9	frame_en_tx0_9	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 9
8	frame_en_tx0_8	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 8
7	frame_en_tx0_7	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 7
6	frame_en_tx0_6	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 6
5	frame_en_tx0_5	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 5
4	frame_en_tx0_4	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 4
3	frame_en_tx0_3	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 3
2	frame_en_tx0_2	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 2
1	frame_en_tx0_1	FRAME threshold enable value for tx_pkt_cmp_0 for USB0 Endpoint 1
0	Reserved	Always read as 0. Writes have no effect.

### 24.9.1.43 USBSS IRQ\_FRAME\_ENABLE\_1 Register (IRQFRAMEENABLE1)

The USBSS IRQFRAMEENABLE1 register contains 30 enables for USB1. Fifteen enables are assigned to the 15 endpoints associated with the tx\_pkt\_cmp\_1 interrupt and 15 enables are assigned to the 15 endpoints associated with the rx\_pkt\_cmp\_1 interrupt. Endpoint 0 for both the tx and rx does not exist; but it is included for completeness of this register.

If the enable is set; then that specific endpoint can generate an interrupt if the frame count has exceeded the threshold. If the enable is not set; then no hardware interrupt will be generated for that specific endpoint. It is still possible to generate the interrupt via software.

If the enable is cleared; then that specific endpoint cannot generate an interrupt regardless if the frame count has exceeded the threshold or not. The USBSS IRQ\_FRAME\_ENABLE\_1 register is shown in [Figure 24-65](#) and described in [Table 24-73](#).

**Figure 24-65. USBSS IRQ\_FRAME\_ENABLE\_1 Register (IRQFRAMEENABLE1)**

31	30	29	28	27	26	25	24
frame_en_rx1_15	frame_en_rx1_14	frame_en_rx1_13	frame_en_rx1_12	frame_en_rx1_11	frame_en_rx1_10	frame_en_rx1_9	frame_en_rx1_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
frame_en_rx1_7	frame_en_rx1_6	frame_en_rx1_5	frame_en_rx1_4	frame_en_rx1_3	frame_en_rx1_2	frame_en_rx1_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8
frame_en_tx1_15	frame_en_tx1_14	frame_en_tx1_13	frame_en_tx1_12	frame_en_tx1_11	frame_en_tx1_10	frame_en_tx1_9	frame_en_tx1_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
frame_en_tx1_7	frame_en_tx1_6	frame_en_tx1_5	frame_en_tx1_4	frame_en_tx1_3	frame_en_tx1_2	frame_en_tx1_1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-73. USBSS IRQ\_FRAME\_ENABLE\_1 Register (IRQFRAMEENABLE1) Field Descriptions**

Bits	Field	Description
31	frame_en_rx1_15	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 15
30	frame_en_rx1_14	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 14
29	frame_en_rx1_13	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 13
28	frame_en_rx1_12	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 12
27	frame_en_rx1_11	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 11
26	frame_en_rx1_10	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 10
25	frame_en_rx1_9	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 9
24	frame_en_rx1_8	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 8
23	frame_en_rx1_7	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 7
22	frame_en_rx1_6	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 6
21	frame_en_rx1_5	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 5
20	frame_en_rx1_4	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 4
19	frame_en_rx1_3	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 3
18	frame_en_rx1_2	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 2
17	frame_en_rx1_1	FRAME threshold enable value for rx_pkt_cmp_1 for USB0 Endpoint 1
16	Reserved	Always read as 0. Writes have no effect.
15	frame_en_tx1_15	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 15
14	frame_en_tx1_14	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 14
13	frame_en_tx1_13	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 13
12	frame_en_tx1_12	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 12
11	frame_en_tx1_11	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 11

**Table 24-73. USBSS IRQ\_FRAME\_ENABLE\_1 Register (IRQFRAMEENABLE1) Field Descriptions  
(continued)**

Bits	Field	Description
10	frame_en_tx1_10	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 10
9	frame_en_tx1_9	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 9
8	frame_en_tx1_8	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 8
7	frame_en_tx1_7	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 7
6	frame_en_tx1_6	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 6
5	frame_en_tx1_5	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 5
4	frame_en_tx1_4	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 4
3	frame_en_tx1_3	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 3
2	frame_en_tx1_2	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 2
1	frame_en_tx1_1	FRAME threshold enable value for tx_pkt_cmp_1 for USB0 Endpoint 1
0	Reserved	Always read as 0. Writes have no effect.



## 24.9.2 USB0 and USB1 Controller Registers

The USB0 and USB1 register descriptions are included in this section.

### 24.9.2.1 USB0 Controller Registers

Table 24-74 lists the registers for the USB0 Controller submodule.

**Table 24-74. USB0 Controller Registers**

Address Offset	Acronym	USB0 Controller Register
1000h	USB0REV	USB0 REVISION
1014h	USB0CTRL	USB0 Control Register
1018h	USB0STAT	USB0 Status Register
1020h	USB0IRQMSTAT	USB0 IRQ_MERGED_STATUS
1024h	USB0IRQEOI	USB0 IRQ_EOI
1028h	USB0IRQSTATRAW0	USB0 IRQ_STATUS_RAW_0
102Ch	USB0IRQSTATRAW1	USB0 IRQ_STATUS_RAW_1
1030h	USB0IRQSTAT0	USB0 IRQ_STATUS_0
1034h	USB0IRQSTAT1	USB0 IRQ_STATUS_1
1038h	USB0IRQENABLESET0	USB0 IRQ_ENABLE_SET_0
103Ch	USB0IRQENABLESET1	USB0 IRQ_ENABLE_SET_1
1040h	USB0IRQENABLECLR0	USB0 IRQ_ENABLE_CLR_0
1044h	USB0IRQENABLECLR1	USB0 IRQ_ENABLE_CLR_1
1070h	USB0TXMODE	USB0 Tx Mode Register
1074h	USB0RXMODE	USB0 Rx Mode Register
1080h	USB0GENRNDISEP1	USB0 Generic RNDIS Size EP1
1084h	USB0GENRNDISEP2	USB0 Generic RNDIS Size EP2
1088h	USB0GENRNDISEP3	USB0 Generic RNDIS Size EP3
108Ch	USB0GENRNDISEP4	USB0 Generic RNDIS Size EP4
1090h	USB0GENRNDISEP5	USB0 Generic RNDIS Size EP5
1094h	USB0GENRNDISEP6	USB0 Generic RNDIS Size EP6
1098h	USB0GENRNDISEP7	USB0 Generic RNDIS Size EP7
109Ch	USB0GENRNDISEP8	USB0 Generic RNDIS Size EP8
10A0h	USB0GENRNDISEP9	USB0 Generic RNDIS Size EP9
10A4h	USB0GENRNDISEP10	USB0 Generic RNDIS Size EP10
10A8h	USB0GENRNDISEP11	USB0 Generic RNDIS Size EP11
10ACh	USB0GENRNDISEP12	USB0 Generic RNDIS Size EP12
10B0h	USB0GENRNDISEP13	USB0 Generic RNDIS Size EP13
10B4h	USB0GENRNDISEP14	USB0 Generic RNDIS Size EP14
10B8h	USB0GENRNDISEP15	USB0 Generic RNDIS Size EP15
10D0h	USB0AUTOREQ	USB0 Auto Req Register
10D4h	USB0SRPFXITIME	USB0 SRP Fix Time
10D8h	USB0TDOWN	USB0 Teardown Register
10DCh		USB0 Threshold XDMA Idle Register
10E0h	USB0UTMI	USB0 PHY UTMI Register
10E4h	USB0UTMILB	USB0 MGC UTMI Loopback Register
10E8h	USB0MODE	USB0 Mode Register
1400h–1468Ch	-	USB0 Mentor Core Registers/FIFOs
146Ch	USB0HWVVERS	USB0 Mentor Core HWVVERS Register (see <a href="#">Section 24.9.7.2.6</a> )
0x1470 – 0x159C	-	USB0 Mentor Core Registers/FIFOs

### 24.9.2.1.1 USB0 Revision Register (USB0REV)

The USB0 revision register (USB0REV) register contains the major and minor revisions for the USB0 module. The USB0 revision register is shown in [Figure 24-66](#) and described in [Table 24-75](#).

**Figure 24-66. USB0 Revision Register (USB0REV)**

31	30	29	28	27											
Scheme		Reserved			func										
R-1		R-0			R-EA2h										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R_rtl					X_major			Custom			Y_minor				
R-1					R-0			R-0			R-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-75. USB0 Revision Register (USB0REV) Field Descriptions**

Bits	Field	Value	Description
31-30	Scheme	1	Used to distinguish between old scheme and current Highlander 0.8
29-28	Reserved	0	Reserved
27-16	func	EA2h	Function indicates a software compatible module family.
15-11	R_rtl	1h	RTL revision. Will vary depending on release.
10-8	X_major	0h	Major revision
7-6	Custom	0h	Custom revision
5-0	Y_minor	0h	Minor revision

### 24.9.2.1.2 USB0 Control Register (USB0CTRL)

The USB0 control register (USB0CTRL) allows the CPU to control various aspects of the module. If uint is set high, then the Mentor controller generic interrupt for USB[9] will be generated (if enabled). This requires software to read the Mentor controller's registers to determine which interrupt USB[0] to USB[7] occurred. If uint is set low, then the usb20drd\_f module will automatically read the Mentor controller's registers and set the appropriate interrupt USB[0] to USB[7] (if enabled). The generic interrupt for USB[9] will not be generated.

The USB0 control register is shown in [Figure 24-67](#) and described in [Table 24-76](#).

**Figure 24-67. USB0 Control Register (USB0CTRL)**

31	30	29					16
dis_deb	dis_srp	Reserved					
R/W-0h	R/W-0h	R-0h					
15						8	
Reserved							
R-0h							
7	6	5	4	3	2	1	0
Reserved	soft reset isolation	rndis	uint	Reserved	clkfack	soft reset	
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W1-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-76. USB0 Control Register (USB0CTRL) Field Descriptions**

Bits	Field	Value	Description
31	dis_deb		Disable the VBUS debouncer circuit fix
30	dis_srp		Disable the DRD Session Request Protocol (SRP) AVALID circuit fix. When enabled (=0) this allows additional time for the VBUS signal to be measured against the VBUS thresholds. The time is specified in the USB0 SRP Fix Time Register.
29-6	Reserved		Always read as 0. Writes have no effect.
5	soft reset isolation		Soft reset isolation. When high this bit forces all USB0 signals that connect to the USBSS to zeros during a soft reset via bit 0 of this register. This bit should be set high prior to setting bit 0 and cleared after bit 0 is cleared.
4	rndis		Global RNDIS mode enable for all endpoints
3	uint	1 0	USB non-Highlander interrupt enable Non-Highlander Highlander
2	Reserved		Always read as 0. Writes have no effect.
1	clkfack		Clock stop fast ack enable
0	soft reset	Write 0 Write 1 Read 0 Read 1	Software reset of USB0 No action Initiate software reset Reset done, no action Reset ongoing

### 24.9.2.1.3 USB0 Status Register (USB0STAT)

The USB0 status register (USB0STAT) allows the CPU to check the voltage state level of USB0\_DRVVBUS pin. The USB0 status register is shown in [Figure 24-68](#) and described in [Table 24-77](#).

**Figure 24-68. USB0 Status Register (USB0STAT)**

31	Reserved	1	0
		R-0h	drvbus R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-77. USB0 Status Register (USB0STAT) Field Descriptions**

Bits	Field	Description
31-1	Reserved	Always read as 0. Writes have no effect.
0	drvbus	Current USB0_DRVVBUS value

### 24.9.2.1.4 USB0 IRQ\_MERGED\_STATUS Register (USB0IRQMSTAT)

The USB0 IRQ\_MERGED\_STATUS register (USB0IRQMSTAT) register contains a merged status for all the events for USB0. This register optimizes software accesses in a module where a large number of events are associated to one IRQ line. The merged status is read-only, and does not need to be actively cleared like the IRQ status. It will clear automatically.

The USB0 IRQ\_MERGED\_STATUS register is shown in [Figure 24-69](#) and described in [Table 24-78](#).

**Figure 24-69. USB0 IRQ\_MERGED\_STATUS Register (USB0IRQMSTAT)**

31	Reserved	2	1	0
		R-0h	Bank1 R-0h	Bank1 R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-78. USB0 IRQ\_MERGED\_STATUS Register (USB0IRQMSTAT) Field Descriptions**

Bits	Field	Unit	Description
31-2	Reserved		Always read as 0. Writes have no effect.
1	Bank1	0	No events pending from IRQ_STATUS_1
		1	At least one event is pending from IRQ_STATUS_1
0	Bank0	0	No events pending from IRQ_STATUS_0
		1	At least one event is pending from IRQ_STATUS_0


### 24.9.2.1.5 USB0 IRQ\_EOI Register (USB0IRQEOI)

The USB0 IRQ\_EOI register (USB0IRQEOI) allows the CPU to acknowledge completion of an interrupt by writing to the EOI. An eoi\_write signal will be generated and another interrupt will be triggered if interrupt sources remain.

This register will be reset one cycle after it has been written to.

The USB0 IRQ\_EOI register is shown in [Figure 24-70](#) and described in [Table 24-79](#).

**Figure 24-70. USB0 IRQ\_EOI Register (USB0IRQEOI)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-79. USB0 IRQ\_EOI Register (USB0IRQEOI) Field Descriptions**

Bits	Field	Description
31-1	Reserved	Always read as 0. Writes have no effect.
0	EOI for USB0	EOI for USB0 interrupt

**24.9.2.1.6 USB0\_IRQ\_STATUS\_RAW\_0 Register (USB0IRQSTATRAW0)**

The USB0\_IRQ\_STATUS\_RAW\_0 register (USB0IRQSTATRAW0) allows the USB0 interrupt sources to be manually triggered when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Set event

Read 0: No event pending

Read 1: Event pending

The USB0\_IRQ\_STATUS\_RAW\_0 register is shown in [Figure 24-71](#) and described in [Table 24-80](#).

**Figure 24-71. USB0\_IRQ\_STATUS\_RAW\_0 Register (USB0IRQSTATRAW0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-80. USB0\_IRQ\_STATUS\_RAW\_0 Register (USB0IRQSTATRAW0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt status for RX endpoint 15
30	RX EP 14	Interrupt status for RX endpoint 14
29	RX EP 13	Interrupt status for RX endpoint 13
28	RX EP 12	Interrupt status for RX endpoint 12
27	RX EP 11	Interrupt status for RX endpoint 11
26	RX EP 10	Interrupt status for RX endpoint 10
25	RX EP 9	Interrupt status for RX endpoint 9
24	RX EP 8	Interrupt status for RX endpoint 8
23	RX EP 7	Interrupt status for RX endpoint 7
22	RX EP 6	Interrupt status for RX endpoint 6
21	RX EP 5	Interrupt status for RX endpoint 5
20	RX EP 4	Interrupt status for RX endpoint 4
19	RX EP 3	Interrupt status for RX endpoint 3
18	RX EP 2	Interrupt status for RX endpoint 2
17	RX EP 1	Interrupt status for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt status for TX endpoint 15
14	TX EP 14	Interrupt status for TX endpoint 14
13	TX EP 13	Interrupt status for TX endpoint 13
12	TX EP 12	Interrupt status for TX endpoint 12
11	TX EP 11	Interrupt status for TX endpoint 11
10	TX EP 10	Interrupt status for TX endpoint 10

**Table 24-80. USB0\_IRQ\_STATUS\_RAW\_0 Register (USB0IRQSTATRAW0) Field Descriptions  
(continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
9	TX EP 9	Interrupt status for TX endpoint 9
8	TX EP 8	Interrupt status for TX endpoint 8
7	TX EP 7	Interrupt status for TX endpoint 7
6	TX EP 6	Interrupt status for TX endpoint 6
5	TX EP 5	Interrupt status for TX endpoint 5
4	TX EP 4	Interrupt status for TX endpoint 4
3	TX EP 3	Interrupt status for TX endpoint 3
2	TX EP 2	Interrupt status for TX endpoint 2
1	TX EP 1	Interrupt status for TX endpoint 1
0	TX EP 0	Interrupt status for TX endpoint 0

### 24.9.2.1.7 USB0\_IRQ\_STATUS\_RAW\_1 Register (USB0IRQSTATRAW1)

The USB0\_IRQ\_STATUS\_RAW\_1 register (USB0IRQSTATRAW1) allows the USB0 interrupt sources to be manually triggered when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Set event

Read 0: No event pending

Read 1: Event pending

The USB0\_IRQ\_STATUS\_RAW\_1 register is shown in [Figure 24-72](#) and described in [Table 24-81](#).

**Figure 24-72. USB0\_IRQ\_STATUS\_RAW\_1 Register (USB0IRQSTATRAW1)**

31	30	29	28	27	26	25	24	
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
23	22	21	20	19	18	17	16	
TX FIFO 7	TX FIFO 6	TX FIFO 5	TX FIFO 4	TX FIFO 3	TX FIFO 2	TX FIFO 1	TX FIFO 0	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	Reserved					10	9	8
R-0h						USB[9]	USB[8]	
7	6	5	4	3	2	1	0	
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-81. USB0\_IRQ\_STATUS\_RAW\_1 Register (USB0IRQSTATRAW1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt status for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt status for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt status for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt status for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt status for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt status for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt status for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt status for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt status for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt status for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt status for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt status for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt status for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt status for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt status for TX FIFO endpoint 1
16	TX FIFO 0	Interrupt status for TX FIFO endpoint 0
15-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt status for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt status for DRVVBUS level change
7	USB[7]	Interrupt status for VBUS < VBUS valid threshold
6	USB[6]	Interrupt status for SRP detected
5	USB[5]	Interrupt status for device disconnected (host mode)



**Table 24-81. USB0\_IRQ\_STATUS\_RAW\_1 Register (USB0IRQSTATRAW1) Field Descriptions (continued)**

Bits	Field	Description
4	USB[4]	Interrupt status for device connected (host mode)
3	USB[3]	Interrupt status for SOF started
2	USB[2]	Interrupt status for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt status for Resume signaling detected
0	USB[0]	Interrupt status for Suspend signaling detected

### 24.9.2.1.8 USB0\_IRQ\_STATUS\_0 Register (USB0IRQSTAT0)

The USB0\_IRQ\_STATUS\_0 register (USB0IRQSTAT0) allows the USB0 interrupt sources to be manually cleared when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Clear event

Read 0: No event pending

Read 1: Event pending

The USB0\_IRQ\_STATUS\_0 register is shown in [Figure 24-73](#) and described in [Table 24-82](#).

**Figure 24-73. USB0\_IRQ\_STATUS\_0 Register (USB0IRQSTAT0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-82. USB0\_IRQ\_STATUS\_0 Register (USB0IRQSTAT0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt status for RX endpoint 15
30	RX EP 14	Interrupt status for RX endpoint 14
29	RX EP 13	Interrupt status for RX endpoint 13
28	RX EP 12	Interrupt status for RX endpoint 12
27	RX EP 11	Interrupt status for RX endpoint 11
26	RX EP 10	Interrupt status for RX endpoint 10
25	RX EP 9	Interrupt status for RX endpoint 9
24	RX EP 8	Interrupt status for RX endpoint 8
23	RX EP 7	Interrupt status for RX endpoint 7
22	RX EP 6	Interrupt status for RX endpoint 6
21	RX EP 5	Interrupt status for RX endpoint 5
20	RX EP 4	Interrupt status for RX endpoint 4
19	RX EP 3	Interrupt status for RX endpoint 3
18	RX EP 2	Interrupt status for RX endpoint 2
17	RX EP 1	Interrupt status for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt status for TX endpoint 15
14	TX EP 14	Interrupt status for TX endpoint 14
13	TX EP 13	Interrupt status for TX endpoint 13
12	TX EP 12	Interrupt status for TX endpoint 12
11	TX EP 11	Interrupt status for TX endpoint 11
10	TX EP 10	Interrupt status for TX endpoint 10

**Table 24-82. USB0\_IRQ\_STATUS\_0 Register (USB0\_IRQSTAT0) Field Descriptions (continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
9	TX EP 9	Interrupt status for TX endpoint 9
8	TX EP 8	Interrupt status for TX endpoint 8
7	TX EP 7	Interrupt status for TX endpoint 7
6	TX EP 6	Interrupt status for TX endpoint 6
5	TX EP 5	Interrupt status for TX endpoint 5
4	TX EP 4	Interrupt status for TX endpoint 4
3	TX EP 3	Interrupt status for TX endpoint 3
2	TX EP 2	Interrupt status for TX endpoint 2
1	TX EP 1	Interrupt status for TX endpoint 1
0	TX EP 0	Interrupt status for TX endpoint 0

### 24.9.2.1.9 USB0\_IRQ\_STATUS\_1 Register (USB0IRQSTAT1)

The USB0\_IRQ\_STATUS\_1 register (USB0IRQSTAT1) allows the USB0 interrupt sources to be manually cleared when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Clear event

Read 0: No event pending

Read 1: Event pending

The USB0\_IRQ\_STATUS\_1 register is shown in [Figure 24-74](#) and described in [Table 24-83](#).

**Figure 24-74. USB0\_IRQ\_STATUS\_1 Register (USB0IRQSTAT1)**

31	30	29	28	27	26	25	24	
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
23	22	21	20	19	18	17	16	
TX FIFO 7	TX FIFO 6	TX FIFO 5	TX FIFO 4	TX FIFO 3	TX FIFO 2	TX FIFO 1	TX FIFO 0	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	Reserved					10	9	8
R-0h						USB[9]	USB[8]	
						R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-83. USB0\_IRQ\_STATUS\_1 Register (USB0IRQSTAT1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt status for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt status for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt status for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt status for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt status for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt status for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt status for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt status for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt status for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt status for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt status for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt status for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt status for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt status for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt status for TX FIFO endpoint 1
16	TX FIFO 0	Interrupt status for TX FIFO endpoint 0
15-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt status for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt status for DRVVBUS level change
7	USB[7]	Interrupt status for VBUS < VBUS valid threshold
6	USB[6]	Interrupt status for SRP detected
5	USB[5]	Interrupt status for device disconnected (host mode)

**Table 24-83. USB0\_IRQ\_STATUS\_1 Register (USB0IRQSTAT1) Field Descriptions (continued)**

Bits	Field	Description
4	USB[4]	Interrupt status for device connected (host mode)
3	USB[3]	Interrupt status for SOF started
2	USB[2]	Interrupt status for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt status for Resume signaling detected
0	USB[0]	Interrupt status for Suspend signaling detected

**24.9.2.1.10 USB0\_IRQ\_ENABLE\_SET\_0 Register (USB0IRQENABLESET0)**

The USB0\_IRQ\_ENABLE\_SET\_0 register (USB0IRQENABLESET0) allows the USB0 interrupt sources to be manually enabled when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt enabled value. General actions per bit:

Write 0: No action

Write 1: Interrupt enabled

Read 0: Interrupt disabled

Read 1: Interrupt enabled

The USB0\_IRQ\_ENABLE\_SET\_0 register is shown in [Figure 24-75](#) and described in [Table 24-84](#).

**Figure 24-75. USB0\_IRQ\_ENABLE\_SET\_0 Register (USB0IRQENABLESET0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-84. USB0\_IRQ\_ENABLE\_SET\_0 Register (USB0IRQENABLESET0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt enable for RX endpoint 15
30	RX EP 14	Interrupt enable for RX endpoint 14
29	RX EP 13	Interrupt enable for RX endpoint 13
28	RX EP 12	Interrupt enable for RX endpoint 12
27	RX EP 11	Interrupt enable for RX endpoint 11
26	RX EP 10	Interrupt enable for RX endpoint 10
25	RX EP 9	Interrupt enable for RX endpoint 9
24	RX EP 8	Interrupt enable for RX endpoint 8
23	RX EP 7	Interrupt enable for RX endpoint 7
22	RX EP 6	Interrupt enable for RX endpoint 6
21	RX EP 5	Interrupt enable for RX endpoint 5
20	RX EP 4	Interrupt enable for RX endpoint 4
19	RX EP 3	Interrupt enable for RX endpoint 3
18	RX EP 2	Interrupt enable for RX endpoint 2
17	RX EP 1	Interrupt enable for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt enable for TX endpoint 15
14	TX EP 14	Interrupt enable for TX endpoint 14
13	TX EP 13	Interrupt enable for TX endpoint 13
12	TX EP 12	Interrupt enable for TX endpoint 12
11	TX EP 11	Interrupt enable for TX endpoint 11
10	TX EP 10	Interrupt enable for TX endpoint 10
9	TX EP 9	Interrupt enable for TX endpoint 9

**Table 24-84. USB0\_IRQ\_ENABLE\_SET\_0 Register (USB0IRQENABLESET0) Field Descriptions (continued)**

Bits	Field	Description
8	TX EP 8	Interrupt enable for TX endpoint 8
7	TX EP 7	Interrupt enable for TX endpoint 7
6	TX EP 6	Interrupt enable for TX endpoint 6
5	TX EP 5	Interrupt enable for TX endpoint 5
4	TX EP 4	Interrupt enable for TX endpoint 4
3	TX EP 3	Interrupt enable for TX endpoint 3
2	TX EP 2	Interrupt enable for TX endpoint 2
1	TX EP 1	Interrupt enable for TX endpoint 1
0	TX EP 0	Interrupt enable for TX endpoint 0

**24.9.2.1.11 USB0\_IRQ\_ENABLE\_SET\_1 Register (USB0IRQENABLESET1)**

The USB0\_IRQ\_ENABLE\_SET\_1 register (USB0IRQENABLESET1) allows the USB0 interrupt sources to be manually enabled when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt enabled value. General actions per bit:

Write 0: No action

Write 1: Interrupt enabled

Read 0: Interrupt disabled

Read 1: Interrupt enabled

The USB0\_IRQ\_ENABLE\_SET\_1 register is shown in [Figure 24-76](#) and described in [Table 24-85](#).

**Figure 24-76. USB0\_IRQ\_ENABLE\_SET\_1 Register (USB0IRQENABLESET1)**

31	30	29	28	27	26	25	24	
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
23	22	21	20	19	18	17	16	
TX FIFO 7	TX FIFO 6	TX FIFO 5	TX FIFO 4	TX FIFO 3	TX FIFO 2	TX FIFO 1	TX FIFO 0	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	Reserved					10	9	8
R-0h						USB[9]	USB[8]	
						R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-85. USB0\_IRQ\_ENABLE\_SET\_1 Register (USB0IRQENABLESET1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt enable for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt enable for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt enable for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt enable for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt enable for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt enable for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt enable for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt enable for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt enable for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt enable for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt enable for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt enable for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt enable for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt enable for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt enable for TX FIFO endpoint 1
16	TX FIFO 0	Interrupt enable for TX FIFO endpoint 0
15-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt enable for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt enable for DRVVBUS level change
7	USB[7]	Interrupt enable for VBUS < VBUS valid threshold
6	USB[6]	Interrupt enable for SRP detected
5	USB[5]	Interrupt enable for device disconnected (host mode)
4	USB[4]	Interrupt enable for device connected (host mode)



**Table 24-85. USB0\_IRQ\_ENABLE\_SET\_1 Register (USB0IRQENABLESET1) Field Descriptions  
(continued)**

Bits	Field	Description
3	USB[3]	Interrupt enable for SOF started
2	USB[2]	Interrupt enable for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt enable for Resume signaling detected
0	USB[0]	Interrupt enable for Suspend signaling detected

**24.9.2.1.12 USB0\_IRQ\_ENABLE\_CLR\_0 Register (USB0IRQENABLECLR0)**

The USB0\_IRQ\_ENABLE\_CLR\_0 register (USB0IRQENABLECLR0) allows the USB0 interrupt sources to be manually disabled when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt enabled value. General actions per bit:

Write 0: No action

Write 1: Clear interrupt

The USB0\_IRQ\_ENABLE\_CLR\_0 register is shown in [Figure 24-77](#) and described in [Table 24-86](#).

**Figure 24-77. USB0\_IRQ\_ENABLE\_CLR\_0 Register (USB0IRQENABLECLR0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-86. USB0\_IRQ\_ENABLE\_CLR\_0 Register (USB0IRQENABLECLR0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Clear interrupt for RX endpoint 15
30	RX EP 14	Clear interrupt for RX endpoint 14
29	RX EP 13	Clear interrupt for RX endpoint 13
28	RX EP 12	Clear interrupt for RX endpoint 12
27	RX EP 11	Clear interrupt for RX endpoint 11
26	RX EP 10	Clear interrupt for RX endpoint 10
25	RX EP 9	Clear interrupt for RX endpoint 9
24	RX EP 8	Clear interrupt for RX endpoint 8
23	RX EP 7	Clear interrupt for RX endpoint 7
22	RX EP 6	Clear interrupt for RX endpoint 6
21	RX EP 5	Clear interrupt for RX endpoint 5
20	RX EP 4	Clear interrupt for RX endpoint 4
19	RX EP 3	Clear interrupt for RX endpoint 3
18	RX EP 2	Clear interrupt for RX endpoint 2
17	RX EP 1	Clear interrupt for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Clear interrupt for TX endpoint 15
14	TX EP 14	Clear interrupt for TX endpoint 14
13	TX EP 13	Clear interrupt for TX endpoint 13
12	TX EP 12	Clear interrupt for TX endpoint 12
11	TX EP 11	Clear interrupt for TX endpoint 11
10	TX EP 10	Clear interrupt for TX endpoint 10
9	TX EP 9	Clear interrupt for TX endpoint 9
8	TX EP 8	Clear interrupt for TX endpoint 8
7	TX EP 7	Clear interrupt for TX endpoint 7

**Table 24-86. USB0\_IRQ\_ENABLE\_CLR\_0 Register (USB0IRQENABLECLR0) Field Descriptions  
(continued)**

Bits	Field	Description
6	TX EP 6	Clear interrupt for TX endpoint 6
5	TX EP 5	Clear interrupt for TX endpoint 5
4	TX EP 4	Clear interrupt for TX endpoint 4
3	TX EP 3	Clear interrupt for TX endpoint 3
2	TX EP 2	Clear interrupt for TX endpoint 2
1	TX EP 1	Clear interrupt for TX endpoint 1
0	Reserved	Always read 0. Writes have no effect.

**24.9.2.1.13 USB0\_IRQ\_ENABLE\_CLR\_1 Register (USB0IRQENABLECLR1)**

The USB0\_IRQ\_ENABLE\_CLR\_1 register (USB0IRQENABLECLR1) allows the USB0 interrupt sources to be manually disabled when writing a 1 to a specific bit. A read of this register returns the USB0 interrupt enabled value. General actions per bit:

Write 0: No action

Write 1: Clear interrupt

The USB0\_IRQ\_ENABLE\_CLR\_1 register is shown in [Figure 24-78](#) and described in [Table 24-87](#).

**Figure 24-78. USB0\_IRQ\_ENABLE\_CLR\_1 Register (USB0IRQENABLECLR1)**

31	30	29	28	27	26	25	24	
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
23	22	21	20	19	18	17	16	
TX FIFO 7	TX FIFO 6	TX FIFO 5	TX FIFO 4	TX FIFO 3	TX FIFO 2	TX FIFO 1	TX FIFO 0	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	Reserved					10	9	8
R-0h						USB[9]	USB[8]	
						R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-87. USB0\_IRQ\_ENABLE\_CLR\_1 Register (USB0IRQENABLECLR1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Clear interrupt for TX FIFO endpoint 15
30	TX FIFO 14	Clear interrupt for TX FIFO endpoint 14
29	TX FIFO 13	Clear interrupt for TX FIFO endpoint 13
28	TX FIFO 12	Clear interrupt for TX FIFO endpoint 12
27	TX FIFO 11	Clear interrupt for TX FIFO endpoint 11
26	TX FIFO 10	Clear interrupt for TX FIFO endpoint 10
25	TX FIFO 9	Clear interrupt for TX FIFO endpoint 9
24	TX FIFO 8	Clear interrupt for TX FIFO endpoint 8
23	TX FIFO 7	Clear interrupt for TX FIFO endpoint 7
22	TX FIFO 6	Clear interrupt for TX FIFO endpoint 6
21	TX FIFO 5	Clear interrupt for TX FIFO endpoint 5
20	TX FIFO 4	Clear interrupt for TX FIFO endpoint 4
19	TX FIFO 3	Clear interrupt for TX FIFO endpoint 3
18	TX FIFO 2	Clear interrupt for TX FIFO endpoint 2
17	TX FIFO 1	Clear interrupt for TX FIFO endpoint 1
16	TX FIFO 0	Clear interrupt for TX FIFO endpoint 0
15-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Clear interrupt for Mentor controller USB_INT generic interrupt
8	USB[8]	Clear interrupt for DRVVBUS level change
7	USB[7]	Clear interrupt for VBUS < VBUS valid threshold
6	USB[6]	Clear interrupt for SRP detected
5	USB[5]	Clear interrupt for device disconnected (host mode)
4	USB[4]	Clear interrupt for device connected (host mode)
3	USB[3]	Clear interrupt for SOF started
2	USB[2]	Clear interrupt for Reset signaling detected (peripheral mode)

**Table 24-87. USB0\_IRQ\_ENABLE\_CLR\_1 Register (USB0IRQENABLECLR1) Field Descriptions  
(continued)**

Bits	Field	Description
		Babble detected (host mode)
1	USB[1]	Clear interrupt for Resume signaling detected
0	USB[0]	Clear interrupt for Suspend signaling detected

### 24.9.2.1.14 USB0 Tx Mode Register (USB0TXMODE)

The USB0 Tx mode register (USB0TXMODE) register allows the CPU to individually enable RNDIS/Generic/CDC modes for each endpoint. Using the global RNDIS enable in the Control Register overrides this register and enables RNDIS mode for all endpoints.

The USB0 Tx mode register is shown in [Figure 24-79](#) and described in [Table 24-88](#).

**Figure 24-79. USB0 Tx Mode Register (USB0TXMODE)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		Tx15_mode		Tx14_mode		Tx13_mode		Tx12_mode		Tx11_mode		Tx10_mode		Tx9_mode	
R-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Tx8_mode		Tx7_mode		Tx6_mode		Tx5_mode		Tx4_mode		Tx3_mode		Tx2_mode		Tx1_mode	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-88. USB0 Tx Mode Register (USB0TXMODE) Field Descriptions**

Bits	Field	Value	Description
31-30	Reserved	0	Always read as 0. Writes have no effect.
29-28	Tx15_mode	00	Transparent Mode on TX endpoint 15
		01	RNDIS MODE on TX endpoint 15
		10	CDC Mode on TX endpoint 15
		11	Generic RNDIS Mode on TX endpoint 15
27-26	Tx14_mode	00	Transparent Mode on TX endpoint 14
		01	RNDIS MODE on TX endpoint 14
		10	CDC Mode on TX endpoint 14
		11	Generic RNDIS Mode on TX endpoint 14
25-24	Tx13_mode	00	Transparent Mode on TX endpoint 13
		01	RNDIS MODE on TX endpoint 13
		10	CDC Mode on TX endpoint 13
		11	Generic RNDIS Mode on TX endpoint 13
23-22	Tx12_mode	00	Transparent Mode on TX endpoint 12
		01	RNDIS MODE on TX endpoint 12
		10	CDC Mode on TX endpoint 12
		11	Generic RNDIS Mode on TX endpoint 12
21-20	Tx11_mode	00	Transparent Mode on TX endpoint 11
		01	RNDIS MODE on TX endpoint 11
		10	CDC Mode on TX endpoint 11
		11	Generic RNDIS Mode on TX endpoint 11
19-18	Tx10_mode	00	Transparent Mode on TX endpoint 10
		01	RNDIS MODE on TX endpoint 10
		10	CDC Mode on TX endpoint 10
		11	Generic RNDIS Mode on TX endpoint 10

**Table 24-88. USB0 Tx Mode Register (USB0TXMODE) Field Descriptions (continued)**

Bits	Field	Value	Description
17-16	Tx9_mode	00	Transparent Mode on TX endpoint 9
		01	RNDIS MODE on TX endpoint 9
		10	CDC Mode on TX endpoint 9
		11	Generic RNDIS Mode on TX endpoint 9
15-14	Tx8_mode	00	Transparent Mode on TX endpoint 8
		01	RNDIS MODE on TX endpoint 8
		10	CDC Mode on TX endpoint 8
		11	Generic RNDIS Mode on TX endpoint 8
13-12	Tx7_mode	00	Transparent Mode on TX endpoint 7
		01	RNDIS MODE on TX endpoint 7
		10	CDC Mode on TX endpoint 7
		11	Generic RNDIS Mode on TX endpoint 7
11-10	Tx6_mode	00	Transparent Mode on TX endpoint 6
		01	RNDIS MODE on TX endpoint 6
		10	CDC Mode on TX endpoint 6
		11	Generic RNDIS Mode on TX endpoint 6
9-8	Tx5_mode	00	Transparent Mode on TX endpoint 5
		01	RNDIS MODE on TX endpoint 5
		10	CDC Mode on TX endpoint 5
		11	Generic RNDIS Mode on TX endpoint 5
7-6	Tx4_mode	00	Transparent Mode on TX endpoint 4
		01	RNDIS MODE on TX endpoint 4
		10	CDC Mode on TX endpoint 4
		11	Generic RNDIS Mode on TX endpoint 4
5-4	Tx3_mode	00	Transparent Mode on TX endpoint 3
		01	RNDIS MODE on TX endpoint 3
		10	CDC Mode on TX endpoint 3
		11	Generic RNDIS Mode on TX endpoint 3
3-2	Tx2_mode	00	Transparent Mode on TX endpoint 2
		01	RNDIS MODE on TX endpoint 2
		10	CDC Mode on TX endpoint 2
		11	Generic RNDIS Mode on TX endpoint 2
1-0	Tx1_mode	00	Transparent Mode on TX endpoint 1
		01	RNDIS MODE on TX endpoint 1
		10	CDC Mode on TX endpoint 1
		11	Generic RNDIS Mode on TX endpoint 1

### 24.9.2.1.15 USB0 Rx Mode Register (USB0RXMODE)

The USB0 Rx mode register (USB0RXMODE) register allows the CPU to individually enable RNDIS/Generic/CDC modes for each endpoint. Using the global RNDIS enable in the control register overrides this register and enable RNDIS mode for all endpoints.

The USB0 Rx mode register is shown in [Figure 24-80](#) and described in [Table 24-89](#).

**Figure 24-80. USB0 Rx Mode Register (USB0RXMODE)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		Rx15_mode		Rx14_mode		Rx13_mode		Rx12_mode		Rx11_mode		Rx10_mode		Rx9_mode	
R-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rx8_mode		Rx7_mode		Rx6_mode		Rx5_mode		Rx4_mode		Rx3_mode		Rx2_mode		Rx1_mode	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-89. USB0 Rx Mode Register (USB0RXMODE) Field Descriptions**

Bits	Field	Value	Description
31-30	Reserved	0	Always read as 0. Writes have no effect.
29-28	Rx15_mode	00	Transparent Mode on RX endpoint 15
		01	RNDIS MODE on RX endpoint 15
		10	CDC Mode on RX endpoint 15
		11	Generic RNDIS Mode on RX endpoint 15
27-26	Rx14_mode	00	Transparent Mode on RX endpoint 14
		01	RNDIS MODE on RX endpoint 14
		10	CDC Mode on RX endpoint 14
		11	Generic RNDIS Mode on RX endpoint 14
25-24	Rx13_mode	00	Transparent Mode on RX endpoint 13
		01	RNDIS MODE on RX endpoint 13
		10	CDC Mode on RX endpoint 13
		11	Generic RNDIS Mode on RX endpoint 13
23-22	Rx12_mode	00	Transparent Mode on RX endpoint 12
		01	RNDIS MODE on RX endpoint 12
		10	CDC Mode on RX endpoint 12
		11	Generic RNDIS Mode on RX endpoint 12
21-20	Rx11_mode	00	Transparent Mode on RX endpoint 11
		01	RNDIS MODE on RX endpoint 11
		10	CDC Mode on RX endpoint 11
		11	Generic RNDIS Mode on RX endpoint 11
19-18	Rx10_mode	00	Transparent Mode on RX endpoint 10
		01	RNDIS MODE on RX endpoint 10
		10	CDC Mode on RX endpoint 10
		11	Generic RNDIS Mode on RX endpoint 10



**Table 24-89. USB0 Rx Mode Register (USB0RXMODE) Field Descriptions (continued)**


Bits	Field	Value	Description
17-16	Rx9_mode	00	Transparent Mode on RX endpoint 9
		01	RNDIS MODE on RX endpoint 9
		10	CDC Mode on RX endpoint 9
		11	Generic RNDIS Mode on RX endpoint 9
15-14	Rx8_mode	00	Transparent Mode on RX endpoint 8
		01	RNDIS MODE on RX endpoint 8
		10	CDC Mode on RX endpoint 8
		11	Generic RNDIS Mode on RX endpoint 8
13-12	Rx7_mode	00	Transparent Mode on RX endpoint 7
		01	RNDIS MODE on RX endpoint 7
		10	CDC Mode on RX endpoint 7
		11	Generic RNDIS Mode on RX endpoint 7
11-10	Rx6_mode	00	Transparent Mode on RX endpoint 6
		01	RNDIS MODE on RX endpoint 6
		10	CDC Mode on RX endpoint 6
		11	Generic RNDIS Mode on RX endpoint 6
9-8	Rx5_mode	00	Transparent Mode on RX endpoint 5
		01	RNDIS MODE on RX endpoint 5
		10	CDC Mode on RX endpoint 5
		11	Generic RNDIS Mode on RX endpoint 5
7-6	Rx4_mode	00	Transparent Mode on RX endpoint 4
		01	RNDIS MODE on RX endpoint 4
		10	CDC Mode on RX endpoint 4
		11	Generic RNDIS Mode on RX endpoint 4
5-4	Rx3_mode	00	Transparent Mode on RX endpoint 3
		01	RNDIS MODE on RX endpoint 3
		10	CDC Mode on RX endpoint 3
		11	Generic RNDIS Mode on RX endpoint 3
3-2	Rx2_mode	00	Transparent Mode on RX endpoint 2
		01	RNDIS MODE on RX endpoint 2
		10	CDC Mode on RX endpoint 2
		11	Generic RNDIS Mode on RX endpoint 2
1-0	Rx1_mode	00	Transparent Mode on RX endpoint 1
		01	RNDIS MODE on RX endpoint 1
		10	CDC Mode on RX endpoint 1
		11	Generic RNDIS Mode on RX endpoint 1

### 24.9.2.1.16 USB0 Generic RNDIS EPn Size Register (USB0GENRNDISEPn)

The USB0 generic RNDIS EPn size register (USB0GENRNDISEPn) is programmed with a RNDIS packet size in bytes. When EP(n) is in Generic RNDIS mode, the received USB packets will be collected into a single CPPI packet that is completed when the number of bytes equal to the value of this register has been received, or a “short” packet is received. Note that this register must be programmed with a value that is an integer multiple of the endpoint size. The maximum value this register can be programmed with is 0x10000, or 65536. N can range from 1 to 15.

The USB0 generic RNDIS EPn size register is shown in [Figure 24-81](#) and described in [Table 24-90](#).

**Figure 24-81. USB0 Generic RNDIS EPn Size Register (USB0GENRNDISEPn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-90. USB0 Generic RNDIS EPn Size Register (USB0GENRNDISEPn) Field Descriptions**

Bits	Field	Description
31-17	Reserved	Always read as 0. Writes have no effect.
16-0	Ep(n)_size	Generic RNDIS packet size. n=1-15

### 24.9.2.1.17 USB0 Auto Req Register (USB0AUTOREQ)

The USB0 auto req register (USB0AUTOREQ) allows the CPU to enable an automatic IN token request generation for host mode RX operation per each RX endpoint. This feature has the DMA set the ReqPkt bit in the RXCSR when it clears the RxPktRdy bit after reading out a packet. The ReqPkt bit is used by the core to generate an IN token to receive data. By using this feature, the host can automatically generate an IN token after the DMA finishes receiving data and empties an endpoint buffer, thus receiving the next data packet as soon as possible from the connected device. Without this feature, the CPU will have to manually set the ReqPkt bit for every USB packet.

There are two modes that Auto Req can function: always or all except an EOP. The always mode will set the ReqPkt bit after every USB packet the DMA receives thus generating a new IN token after each USB packet. The EOP mode will set the ReqPkt bit after every USB packet that isn't an EOP (end of packet) in the CPPI descriptor. For RNDIS, CDC, and Generic RNDIS modes the auto req will stop when the EOP is received (either via a short packet for RNDIS, CDC, and Generic RNDIS or the count is reached for Generic RNDIS), making it useful for starting a large RNDIS packet and having it auto generate IN tokens until the end of the RNDIS packet. For transparent mode every USB packet is an EOP CPPI packet so the auto req never functions and acts like auto req is disabled.

The USB0 auto req register is shown in [Figure 24-82](#) and described in [Table 24-91](#).

**Figure 24-82. USB0 Auto Req Register (USB0AUTOREQ)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		Rx15_autoreq	Rx14_autoreq	Rx13_autoreq	Rx12_autoreq	Rx11_autoreq	Rx10_autoreq	Rx9_autoreq							
R-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rx8_autoreq	Rx7_autoreq	Rx6_autoreq	Rx5_autoreq	Rx4_autoreq	Rx3_autoreq	Rx2_autoreq	Rx1_autoreq								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-91. USB0 Auto Req Register (USB0AUTOREQ) Field Descriptions**

Bits	Field	Values	Description
31-30	Reserved	0	Always read as 0. Writes have no effect.
29-28	Rx15_autoreq		RX endpoint 15 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
27-26	Rx14_autoreq		RX endpoint 14 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
25-24	Rx13_autoreq		RX endpoint 13 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
23-22	Rx12_autoreq		RX endpoint 12 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always

**Table 24-91. USB0 Auto Req Register (USB0AUTOREQ) Field Descriptions (continued)**

Bits	Field	Values	Description
21-20	Rx11_autoreq		RX endpoint 11 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
19-18	Rx10_autoreq		RX endpoint 10 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
17-16	Rx9_autoreq		RX endpoint 9 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
15-14	Rx8_autoreq		RX endpoint 8 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
13-12	Rx7_autoreq		RX endpoint 7 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
11-10	Rx6_autoreq		RX endpoint 6 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
9-8	Rx5_autoreq		RX endpoint 5 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
7-6	Rx4_autoreq		RX endpoint 4 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
5-4	Rx3_autoreq		RX endpoint 3 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always

**Table 24-91. USB0 Auto Req Register (USB0AUTOREQ) Field Descriptions (continued)**

Bits	Field	Values	Description
3-2	Rx2_autoreq		RX endpoint 2 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
1-0	Rx1_autoreq	11	Auto req always
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always

### 24.9.2.1.18 USB0 SRP Fix Time Register (USB0SRPFIXTIME)

The USB0 SRP fix time register (USB0SRPFIXTIME) allows the CPU to configure the maximum amount of time the SRP fix logic blocks the AVAID from the PHY to the DRD core. This time allows the VBUS signal the ability to get below the thresholds and therefore remove the chance of voltage bounces which could give false threshold measurements.

The USB0 SRP fix time register is shown in [Figure 24-83](#) and described in [Table 24-92](#).

**Figure 24-83. USB0 SRP Fix Time Register (USB0SRPFIXTIME)**

31	0
srpfixtime	
R/W-0280de80h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-92. USB0 SRP Fix Time Register (USB0SRPFIXTIME) Field Descriptions**

Bits	Field	Description
31-0	srpfixtime	SRP Fix maximum time in 60 MHz cycles. Default is 700 ms.

### 24.9.2.1.19 USB0 Teardown Register (USB0TDOWN)

The USB0 teardown register (USB0TDOWN) controls the tearing down of rx and tx fifos in the USB controller. When a '1' is written to a valid bit in this register, the CPPI FIFO pointers for that endpoint are cleared, and the register automatically clears itself after 1 clock cycle. This register must be used in conjunction with the CPPI DMA Teardown mechanism. The host should also write the FlushFIFO bits in the TXCSR and RXCSR Mentor USB Controller registers to ensure a complete teardown of the endpoint. See the Mentor specification for details.

The USB0 teardown register is shown in [Figure 24-84](#) and described in [Table 24-93](#).

**Figure 24-84. USB0 Teardown Register (USB0TDOWN)**

31	17	16	15	0
tx_tdown		Rsvd	rx_tdown	
R/W-0h		R-0h	R/W-0h	
			Rsvd	
			R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-93. USB0 Teardown Register (USB0TDOWN) Field Descriptions**

Bits	Field	Description
31-17	tx_tdown	Tx Endpoint Teardown. Write '1' to corresponding bit to set. Read as '0'. Bit 31 = Endpoint 15 ... Bit 17 = Endpoint 1
16	Reserved	Always read as 0. Writes have no effect.
15-1	rx_tdown	RX Endpoint Teardown. Write '1' to corresponding bit to set. Read as '0'. Bit 15 = Endpoint 15 ... Bit 1 = Endpoint 1
0	Reserved	Always read as 0. Writes have no effect.

### 24.9.2.1.20 USB0 Threshold XDMA Idle Register

The USB0 Threshold XDMA Idle register provides a cycle threshold number that is programmable. This cycle threshold and cycle count is used by the XDMA state machine when the EP\_STATE machine is in the IDLE mode. When the threshold is reached, the XDMA leaves the G\_IDLE state and reads the TXCSR registers within the Mentor controller and possibly generates an interrupt for TX\_FIFO[15:0].

See the XDMA section in the Integration Specification for more details about the various state machines.

The USB0 threshold XDMA idle register is shown in [Figure 24-85](#) and described in [Table 24-94](#).

**Figure 24-85. USB0 Threshold XDMA Idle Register**

31	Reserved	8 7	thres_xdma_idle	0
	R-0h		R/W- 18h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 24-94. USB0 Threshold XDMA Idle Register Field Descriptions**

Bits	Field	Description
31-8	Reserved	Always read as 0. Writes have no effect.
7-0	thres_xdma_idle	Threshold XDMA Idle cycle parameter. Valid values are 0 to 255. Default is 24 cycles.

**24.9.2.1.21 USB0 PHY UTMI Register (USB0UTMI)**

The USB0 PHY UTMI register (USB0UTMI) controls various PHY UTMI signals. The UTMI interface is located between the PHY module and the Mentor Graphics Controller. These signals are inputs to the PHY but are not outputs from the Mentor Graphics Controller.

The USB0 PHY UTMI register is shown in [Figure 24-86](#) and described in [Table 24-95](#).

**Figure 24-86. USB0 PHY UTMI Register (USB0UTMI)**


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-95. USB0 PHY UTMI Register (USB0UTMI) Field Descriptions**

Bits	Field	Description
31-24	Reserved	Always read as 0. Writes have no effect.
23	txbitstufen	PHY UTMI input for signal txbitstufen
22	Reserved	Reserved, this bit has no function.
21	Reserved	Reserved, this bit has no function.
20	Reserved	Reserved, this bit has no function.
19	Reserved	Reserved, this bit has no function.
18	txenablen	PHY UTMI input for signal txenablen
17	Reserved	Reserved, this bit has no function.
16	Reserved	Reserved, this bit has no function.
15-8	Reserved	Reserved, this bit has no function.
7-3	Reserved	Reserved, this bit has no function.
2	Reserved	Reserved, this bit has no function.
1	Reserved	Reserved, this bit has no function.
0	Reserved	Reserved, this bit has no function.



### 24.9.2.1.22 USB0 MGC UTMI Loopback Register (USB0UTMILB)

The USB0 MGC UTMI loopback register (USB0UTMILB) contains most of the input and output UTMI signals for the Mentor Graphics Controller. The UTMI interface is located between the PHY module and the Mentor Graphics Controller.

In the loopback mode test register bits 11 to 0 control various UTMI signals that are input to the Mentor Graphics Controller.

In the loopback mode test register bits 28 to 16 observe various UTMI signals that are output from the Mentor Graphics Controller.

The USB0 MGC UTMI loopback register is shown in [Figure 24-87](#) and described in [Table 24-96](#).

**Figure 24-87. USB0 MGC UTMI Loopback Register (USB0UTMILB)**

31	29		28	27	26	25	24
Reserved			suspendm	suspendm		txvalid	xcvrsel
R-0h			R-0h	R-0h		R-0h	R-0h
23	22	21	20	19	18	17	16
xcvrsel	termssel	drvbus	chrgvbus	dischrgvbus	dppulldown	dmpulldown	idpullup
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
15	12		11	10	9	8	
Reserved			iddig	hostdiscon	sessend	avalid	
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
vbusvalid	rxerror	Reserved		linestate		Reserved	
R/W-0h	R/W-0h	R-0h		R/W-1h		R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-96. USB0 MGC UTMI Loopback Register (USB0UTMILB) Field Descriptions**

Bits	Field	Description
31-29	Reserved	Always read as 0. Writes have no effect.
28	suspendm	Loopback test observed value for suspendm
27-26	opmode	Loopback test observed value for opmode
25	txvalid	Loopback test observed value for txvalid
24-23	xcvrsel	Loopback test observed value for xcvrsel
22	termssel	Loopback test observed value for termssel
21	drvbus	Loopback test observed value for drvbus
20	chrgvbus	Loopback test observed value for chrgvbus
19	dischrgvbus	Loopback test observed value for dischrgvbus
18	dppulldown	Loopback test observed value for dppulldown
17	dmpulldown	Loopback test observed value for dmpulldown
16	idpullup	Loopback test observed value for idpullup
15-12	Reserved	Always read as 0. Writes have no effect.
11	iddig	Loopback test value for iddig
10	hostdiscon	Loopback test value for hostdiscon
9	sessend	Loopback test value for sessend
8	avalid	Loopback test value for avalid
7	vbusvalid	Loopback test value for vbusvalid
6	rxerror	Loopback test value for rxerror
5-4	Reserved	Always read as 0. Writes have no effect.
3-2	linestate	Loopback test value for linestate
1-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.2.1.23 USB0 Mode Register (USB0MODE)

The USB mode (USB0MODE) register allows the user a flexibility of controlling the role that the controller assumes. Via the setting of the USB0MODE, the user has the capability of allowing the control to be coming from a register field (USB0MODE[Bit8=iddig]) or from the USB\_ID pin which is indirectly controlled by the cable end. If USB0MODE=0, the state of the USB\_ID pin controls the role the controller assumes.


The loopback bit enables the loopback test. This test allows MGC0 to be connected to MGC1. It is important to set both loopback bits in both USB0/1 Mode registers. The USB0 MGC UTMI loopback register contains the various UTMI signals to be controlled and observed during loopback test.

The phy\_test bit enables the phy\_test mode. This test mode is intended to allow additional control of the UTMI inputs to the PHY. Currently, these inputs are drvbus, dppulldown, dmpulldown, and idpullup. When phy\_test is high, then the pin inputs for these signals control the inputs to the PHY instead of the Mentor controller outputs. The phy\_test mode is not active with loopback mode is active.

When phy\_test is active than the PHY inputs datainh is equal to datain. And txvalidh is equal to txvalid.

The USB0 mode register is shown in [Figure 24-88](#) and described in [Table 24-97](#).

**Figure 24-88. USB0 Mode Register (USB0MODE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-97. USB0 Mode Register (USB0MODE) Field Descriptions**

Bits	Field	Value	Description
31-9	Reserved		Always read as 0. Writes have no effect.
8	iddig	0 1	MGC input value for iddig A type B type
7-2	Reserved		Always read as 0. Writes have no effect.
1	phy_test	0 1	PHY test Normal mode PHY test mode
0	loopback	0 1	Loopback test mode Normal mode Loopback test mode

### 24.9.2.1.24 USB0 Mentor Core Registers

A description of the Mentor core registers is available in [Section 24.9.6](#). Two instantiations of the USB core exists, USB0 and USB1. These registers reside back to back within USB0 space. The core registers that are used by USB0 subsystem are defined within offsets 1400h-159Ch, while the core registers that are used by USB1 subsystem are defined within offset 1C00h-1D9Ch.

### 24.9.2.2 USB1 Controller Registers

Table 24-98 lists the registers for the USB1 controller submodule.

**Table 24-98. USB1 Controller Registers**

Address Offset	Acronym	USB1 Controller Register
1800h	USB1REV	USB1 Revision Register
1814h	USB1CTRL	USB1 Control Register
1818h	USB1STAT	USB1 Status Register
1820h	USB1IRQMSTAT	USB1 IRQ_MERGED_STATUS
1824h	USB1IRQEOI	USB1 IRQ_EOI
1828h	USB1IRQSTATRAW0	USB1 IRQ_STATUS_RAW_0
182Ch	USB1IRQSTATRAW1	USB1 IRQ_STATUS_RAW_1
1830h	USB1IRQSTAT0	USB1 IRQ_STATUS_0
1834h	USB1IRQSTAT1	USB1 IRQ_STATUS_1
1838h	USB1IRQENABLESET0	USB1 IRQ_ENABLE_SET_0
183Ch	USB1IRQENABLESET1	USB1 IRQ_ENABLE_SET_1
1840h	USB1IRQENABLECLR0	USB1 IRQ_ENABLE_CLR_0
1844h	USB1IRQENABLECLR1	USB1 IRQ_ENABLE_CLR_1
1870h	USB1TXMODE	USB1 Tx Mode Register
1874h	USB1RXMODE	USB1 Rx Mode Register
1880h	USB1GENRNDISEP1	USB1 Generic RNDIS Size EP1
1884h	USB1GENRNDISEP2	USB1 Generic RNDIS Size EP2
1888h	USB1GENRNDISEP3	USB1 Generic RNDIS Size EP3
188Ch	USB1GENRNDISEP4	USB1 Generic RNDIS Size EP4
1890h	USB1GENRNDISEP5	USB1 Generic RNDIS Size EP5
1894h	USB1GENRNDISEP6	USB1 Generic RNDIS Size EP6
1898h	USB1GENRNDISEP7	USB1 Generic RNDIS Size EP7
189Ch	USB1GENRNDISEP8	USB1 Generic RNDIS Size EP8
18A0h	USB1GENRNDISEP9	USB1 Generic RNDIS Size EP9
18A4h	USB1GENRNDISEP10	USB1 Generic RNDIS Size EP10
18A8h	USB1GENRNDISEP11	USB1 Generic RNDIS Size EP11
18ACh	USB1GENRNDISEP12	USB1 Generic RNDIS Size EP12
18B0h	USB1GENRNDISEP13	USB1 Generic RNDIS Size EP13
18B4h	USB1GENRNDISEP14	USB1 Generic RNDIS Size EP14
18B8h	USB1GENRNDISEP15	USB1 Generic RNDIS Size EP15
18D0h	USB1AUTOREQ	USB1 Auto Req Register
18D4h	USB1SRPFXITIME	USB1 SRP Fix Time
18D8h	USB1TDOWN	USB1 Teardown Register
18DCh		USB1 Threshold XDMA Idle Register
18E0h	USB1UTMI	USB1 PHY UTMI Register
18E4h	USB1UTMILB	USB1 MGC UTMI Loopback Register
18E8h	USB1MODE	USB1 Mode Register
1C00h–1C68h	...	USB1 Mentor Core Registers/FIFOs
1C6Ch	USB1HWVERS	USB1 Mentor Core HWVERS Register (see <a href="#">Section 24.9.7.2.6</a> )
1C70h–1D9Ch	...	USB1 Mentor Core Registers/FIFOs



### 24.9.2.2.2 USB1 Control Register (USB1CTRL)

The USB1 control register (USB1CTRL) allows the CPU to control various aspects of the module. If uint is set high, then the Mentor controller generic interrupt for USB[9] will be generated (if enabled). This requires software to read the Mentor controller's registers to determine which interrupt USB[0] to USB[7] occurred. If uint is set low, then the usb20drd\_f module will automatically read the Mentor controller's registers and set the appropriate interrupt USB[0] to USB[7] (if enabled). The generic interrupt for USB[9] will not be generated.

The USB1 control register is shown in [Figure 24-90](#) and described in [Table 24-100](#).

**Figure 24-90. USB1 Control Register (USB1CTRL)**

31	30	29					16
dis_deb	dis_srp	Reserved					
R/W-0h	R/W-0h	R-0h					
15					8		
Reserved							
R-0h							
7	6	5	4	3	2	1	0
Reserved	soft reset isolation	rndis	uint	Reserved	clkfack	soft reset	
R-0h	R/W-0h	R/W-0h	R/W-0h	R-0h	R/W-0h	R/W1-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-100. USB1 Control Register (USB1CTRL) Field Descriptions**

Bits	Field	Value	Description
31	dis_deb		Disable the VBUS debouncer circuit fix
30	dis_srp		Disable the DRD Session Request Protocol (SRP) AVALID circuit fix. When enabled (=0) this allows additional time for the VBUS signal to be measured against the VBUS thresholds. The time is specified in the USB1 SRP Fix Time Register.
29-06	Reserved	0	Always read as 0. Writes have no effect.
5	soft reset isolation		Soft reset isolation. When high this bit forces all USB1 signals that connect to the USBSS to zeros during a soft reset via bit 0 of this register. This bit should be set high prior to setting bit 0 and cleared after bit 0 is cleared.
4	rndis		Global RNDIS mode enable for all endpoints.
3	uint	0 1	USB non-highlander interrupt enable Highlander Non-highlander
2	Reserved	0	Always read as 0. Writes have no effect.
1	clkfack		Clock stop fast ack enable.
0	soft reset	Write 0 Write 1 Read 0 Read 1	Software reset of USB1. Write 0 = no action Write 1 = Initiate software reset Read 0 = Reset done, no action Read 1 = Reset ongoing

If uint is set high, then the Mentor controller generic interrupt for USB[9] will be generated (if enabled). This requires software to read the Mentor controller's registers to determine which interrupt USB[0] to USB[7] occurred.

If uint is set low, then the usb20drd\_f module will automatically read the Mentor controller's registers and set the appropriate interrupt USB[0] to USB[7] (if enabled). The generic interrupt for USB[9] will not be generated.

### 24.9.2.2.3 USB1 Status Register (USB1STAT)

The USB1 status register (USB1STAT) allows the CPU to check the voltage state level of USB1\_DRVVBUS pin.

This USB1 status register is shown in [Figure 24-91](#) and described in [Table 24-101](#).

**Figure 24-91. USB1 Status Register (USB1STAT)**

31	Reserved	1	0
	R-0h	drvbus	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-101. USB1 Status Register (USB1STAT) Field Descriptions**

Bits	Field	Description
31-1	Reserved	Always read as 0. Writes have no effect.
0	drvbus	Current USB1_DRVVBUS value

### 24.9.2.2.4 USB1 IRQ\_MERGED\_STATUS Register (USB1IRQMSTAT)

The USB1 IRQ\_MERGED\_STATUS register (USB1IRQMSTAT) contains a merged status for all the events for USB1. This register optimizes software accesses in a module where a large number of events are associated to one IRQ line. The merged status is read-only, and does not need to be actively cleared like the IRQ status. It will clear automatically.

The USB1 IRQ\_MERGED\_STATUS register is shown in [Figure 24-92](#) and described in [Table 24-102](#).

**Figure 24-92. USB1 IRQ\_MERGED\_STATUS Register (USB1IRQMSTAT)**

31	Reserved	2	1	0
	R-0h	Bank1	Bank0	R-0h R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-102. USB1 IRQ\_MERGED\_STATUS Register (USB1IRQMSTAT) Field Descriptions**


Bits	Field	Value	Description
31-2	Reserved	0	Always read as 0. Writes have no effect.
1	Bank1	0	No events pending from IRQ_STATUS_1
		1	At least one event is pending from IRQ_STATUS_1
0	Bank0	0	No events pending from IRQ_STATUS_0
		1	At least one event is pending from IRQ_STATUS_0

### 24.9.2.2.5 USB1 IRQ\_EOI Register (USB1IRQEOI)

The USB1 IRQ\_EOI register (USB1IRQEOI) allows the CPU to acknowledge completion of an interrupt by writing to the end of interrupt (EOI). An eoi\_write signal will be generated and another interrupt will be triggered if interrupt sources remain. This register will be reset one cycle after it has been written to.

The USB1 IRQ\_EOI register is shown in [Figure 24-93](#) and described in [Table 24-103](#).

**Figure 24-93. USB1 IRQ\_EOI Register (USB1IRQEOI)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-103. USB1 IRQ\_EOI Register (USB1IRQEOI) Field Descriptions**

Bits	Field	Description
31-1	Reserved	Always read as 0. Writes have no effect.
0	EOI for USB1	EOI for USB1 interrupt

**24.9.2.2.6 USB1\_IRQ\_STATUS\_RAW\_0 Register (USB1IRQSTATRAW0)**

The USB1\_IRQ\_STATUS\_RAW\_0 register (USB1IRQSTATRAW0) allows the USB1 interrupt sources to be manually triggered when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Set event

Read 0: No event pending

Read 1: Event pending

The USB1\_IRQ\_STATUS\_RAW\_0 register is shown in [Figure 24-94](#) and described in [Table 24-104](#).

**Figure 24-94. USB1\_IRQ\_STATUS\_RAW\_0 Register (USB1IRQSTATRAW0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	TX EP 0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-104. USB1\_IRQ\_STATUS\_RAW\_0 Register (USB1IRQSTATRAW0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt status for RX endpoint 15
30	RX EP 14	Interrupt status for RX endpoint 14
29	RX EP 13	Interrupt status for RX endpoint 13
28	RX EP 12	Interrupt status for RX endpoint 12
27	RX EP 11	Interrupt status for RX endpoint 11
26	RX EP 10	Interrupt status for RX endpoint 10
25	RX EP 9	Interrupt status for RX endpoint 9
24	RX EP 8	Interrupt status for RX endpoint 8
23	RX EP 7	Interrupt status for RX endpoint 7
22	RX EP 6	Interrupt status for RX endpoint 6
21	RX EP 5	Interrupt status for RX endpoint 5
20	RX EP 4	Interrupt status for RX endpoint 4
19	RX EP 3	Interrupt status for RX endpoint 3
18	RX EP 2	Interrupt status for RX endpoint 2
17	RX EP 1	Interrupt status for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt status for TX endpoint 15
14	TX EP 14	Interrupt status for TX endpoint 14
13	TX EP 13	Interrupt status for TX endpoint 13
12	TX EP 12	Interrupt status for TX endpoint 12
11	TX EP 11	Interrupt status for TX endpoint 11
10	TX EP 10	Interrupt status for TX endpoint 10



**Table 24-104. USB1\_IRQ\_STATUS\_RAW\_0 Register (USB1IRQSTATRAW0) Field Descriptions  
(continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
9	TX EP 9	Interrupt status for TX endpoint 9
8	TX EP 8	Interrupt status for TX endpoint 8
7	TX EP 7	Interrupt status for TX endpoint 7
6	TX EP 6	Interrupt status for TX endpoint 6
5	TX EP 5	Interrupt status for TX endpoint 5
4	TX EP 4	Interrupt status for TX endpoint 4
3	TX EP 3	Interrupt status for TX endpoint 3
2	TX EP 2	Interrupt status for TX endpoint 2
1	TX EP 1	Interrupt status for TX endpoint 1
0	TX EP 0	Interrupt status for TX endpoint 0

**24.9.2.2.7 USB1\_IRQ\_STATUS\_RAW\_1 Register (USB1IRQSTATRAW1)**

The USB1\_IRQ\_STATUS\_RAW\_1 register (USB1IRQSTATRAW1) allows the USB1 interrupt sources to be manually triggered when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Set event

Read 0: No event pending

Read 1: Event pending

The USB1\_IRQ\_STATUS\_RAW\_1 register is shown in [Figure 24-95](#) and described in [Table 24-105](#).

**Figure 24-95. USB1\_IRQ\_STATUS\_RAW\_1 Register (USB1IRQSTATRAW1)**

31	30	29	28	27	26	25	24	
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
23	22	21	20	19	18	17	16	
TX FIFO 7	TX FIFO 6	TX FIFO 5	TX FIFO 4	TX FIFO 3	TX FIFO 2	TX FIFO 1	TX FIFO 0	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	
15	Reserved					10	9	8
R-0h						USB[9]	USB[8]	
						R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0	
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-105. USB1\_IRQ\_STATUS\_RAW\_1 Register (USB1IRQSTATRAW1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt status for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt status for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt status for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt status for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt status for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt status for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt status for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt status for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt status for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt status for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt status for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt status for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt status for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt status for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt status for TX FIFO endpoint 1
16	TX FIFO 0	Interrupt status for TX FIFO endpoint 0
15-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt status for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt status for DRVVBUS level change
7	USB[7]	Interrupt status for VBUS < VBUS valid threshold
6	USB[6]	Interrupt status for SRP detected
5	USB[5]	Interrupt status for device disconnected (host mode)

**Table 24-105. USB1\_IRQ\_STATUS\_RAW\_1 Register (USB1IRQSTATRAW1) Field Descriptions (continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
4	USB[4]	Interrupt status for device connected (host mode)
3	USB[3]	Interrupt status for SOF started
2	USB[2]	Interrupt status for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt status for Resume signaling detected
0	USB[0]	Interrupt status for Suspend signaling detected

### 24.9.2.2.8 USB1\_IRQ\_STATUS\_0 Register (USB1IRQSTAT0)

The USB1\_IRQ\_STATUS\_0 register (USB1IRQSTAT0) allows the USB1 interrupt sources to be manually cleared when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Clear event

Read 0: No event pending

Read 1: Event pending

The USB1\_IRQ\_STATUS\_0 register is shown in [Figure 24-96](#) and described in [Table 24-106](#).

**Figure 24-96. USB1\_IRQ\_STATUS\_0 Register (USB1IRQSTAT0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	TX EP 0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-106. USB1\_IRQ\_STATUS\_0 Register (USB1IRQSTAT0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt status for RX endpoint 15
30	RX EP 14	Interrupt status for RX endpoint 14
29	RX EP 13	Interrupt status for RX endpoint 13
28	RX EP 12	Interrupt status for RX endpoint 12
27	RX EP 11	Interrupt status for RX endpoint 11
26	RX EP 10	Interrupt status for RX endpoint 10
25	RX EP 9	Interrupt status for RX endpoint 9
24	RX EP 8	Interrupt status for RX endpoint 8
23	RX EP 7	Interrupt status for RX endpoint 7
22	RX EP 6	Interrupt status for RX endpoint 6
21	RX EP 5	Interrupt status for RX endpoint 5
20	RX EP 4	Interrupt status for RX endpoint 4
19	RX EP 3	Interrupt status for RX endpoint 3
18	RX EP 2	Interrupt status for RX endpoint 2
17	RX EP 1	Interrupt status for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt status for TX endpoint 15
14	TX EP 14	Interrupt status for TX endpoint 14
13	TX EP 13	Interrupt status for TX endpoint 13
12	TX EP 12	Interrupt status for TX endpoint 12
11	TX EP 11	Interrupt status for TX endpoint 11
10	TX EP 10	Interrupt status for TX endpoint 10

**Table 24-106. USB1 IRQ\_STATUS\_0 Register (USBIRQSTAT0) Field Descriptions (continued)**

Bits	Field	Description
9	TX EP 9	Interrupt status for TX endpoint 9
8	TX EP 8	Interrupt status for TX endpoint 8
7	TX EP 7	Interrupt status for TX endpoint 7
6	TX EP 6	Interrupt status for TX endpoint 6
5	TX EP 5	Interrupt status for TX endpoint 5
4	TX EP 4	Interrupt status for TX endpoint 4
3	TX EP 3	Interrupt status for TX endpoint 3
2	TX EP 2	Interrupt status for TX endpoint 2
1	TX EP 1	Interrupt status for TX endpoint 1
0	TX EP 0	Interrupt status for TX endpoint 0

### 24.9.2.2.9 USB1\_IRQ\_STATUS\_1 Register (USB1IRQSTAT1)

The USB1\_IRQ\_STATUS\_1 register (USB1IRQSTAT1) allows the USB1 interrupt sources to be manually cleared when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt event pending value.

General actions per bit:

Write 0: No action

Write 1: Clear event

Read 0: No event pending

Read 1: Event pending

The USB1\_IRQ\_STATUS\_1 register is shown in [Figure 24-97](#) and described in [Table 24-107](#).

**Figure 24-97. USB1\_IRQ\_STATUS\_1 Register (USB1IRQSTAT1)**

31	30	29	28	27	26	25	24
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
TX FIFO 7	TX FIFO 6	TX FIFO 5	TX FIFO 4	TX FIFO 3	TX FIFO 2	TX FIFO 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
Reserved						USB[9]	USB[9]
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-107. USB1\_IRQ\_STATUS\_1 Register (USB1IRQSTAT1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt status for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt status for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt status for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt status for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt status for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt status for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt status for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt status for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt status for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt status for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt status for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt status for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt status for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt status for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt status for TX FIFO endpoint 1
16-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt status for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt status for DRVVBUS level change
7	USB[7]	Interrupt status for VBUS < VBUS valid threshold
6	USB[6]	Interrupt status for SRP detected
5	USB[5]	Interrupt status for device disconnected (host mode)
4	USB[4]	Interrupt status for device connected (host mode)

**Table 24-107. USB1\_IRQ\_STATUS\_1 Register (USB1IRQSTAT1) Field Descriptions (continued)**

Bits	Field	Description
3	USB[3]	Interrupt status for SOF started
2	USB[2]	Interrupt status for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt status for Resume signaling detected
0	USB[0]	Interrupt status for Suspend signaling detected

**24.9.2.2.10 USB1\_IRQ\_ENABLE\_SET\_0 Register (USB1IRQENABLESET0)**

The USB1\_IRQ\_ENABLE\_SET\_0 register (USB1IRQENABLESET0) allows the USB1 interrupt sources to be manually enabled when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt enabled value.

General actions per bit:

Write 0: No action

Write 1: Interrupt enabled

Read 0: Interrupt disabled

Read 1: Interrupt enabled

The USB1\_IRQ\_ENABLE\_SET\_0 register is shown in [Figure 24-98](#) and described in [Table 24-108](#).

**Figure 24-98. USB1\_IRQ\_ENABLE\_SET\_0 Register (USB1IRQENABLESET0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	TX EP 0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-108. USB1\_IRQ\_ENABLE\_SET\_0 Register (USB1IRQENABLESET0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt enable for RX endpoint 15
30	RX EP 14	Interrupt enable for RX endpoint 14
29	RX EP 13	Interrupt enable for RX endpoint 13
28	RX EP 12	Interrupt enable for RX endpoint 12
27	RX EP 11	Interrupt enable for RX endpoint 11
26	RX EP 10	Interrupt enable for RX endpoint 10
25	RX EP 9	Interrupt enable for RX endpoint 9
24	RX EP 8	Interrupt enable for RX endpoint 8
23	RX EP 7	Interrupt enable for RX endpoint 7
22	RX EP 6	Interrupt enable for RX endpoint 6
21	RX EP 5	Interrupt enable for RX endpoint 5
20	RX EP 4	Interrupt enable for RX endpoint 4
19	RX EP 3	Interrupt enable for RX endpoint 3
18	RX EP 2	Interrupt enable for RX endpoint 2
17	RX EP 1	Interrupt enable for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt enable for TX endpoint 15
14	TX EP 14	Interrupt enable for TX endpoint 14
13	TX EP 13	Interrupt enable for TX endpoint 13
12	TX EP 12	Interrupt enable for TX endpoint 12
11	TX EP 11	Interrupt enable for TX endpoint 11
10	TX EP 10	Interrupt enable for TX endpoint 10



**Table 24-108. USB1 IRQ\_ENABLE\_SET\_0 Register (USB1IRQENABLESET0) Field Descriptions (continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
9	TX EP 9	Interrupt enable for TX endpoint 9
8	TX EP 8	Interrupt enable for TX endpoint 8
7	TX EP 7	Interrupt enable for TX endpoint 7
6	TX EP 6	Interrupt enable for TX endpoint 6
5	TX EP 5	Interrupt enable for TX endpoint 5
4	TX EP 4	Interrupt enable for TX endpoint 4
3	TX EP 3	Interrupt enable for TX endpoint 3
2	TX EP 2	Interrupt enable for TX endpoint 2
1	TX EP 1	Interrupt enable for TX endpoint 1
0	TX EP 0	Interrupt enable for TX endpoint 0

**24.9.2.2.11 USB1\_IRQ\_ENABLE\_SET\_1 Register (USB1IRQENABLESET1)**

The USB1\_IRQ\_ENABLE\_SET\_1 register (USB1IRQENABLESET1) allows the USB1 interrupt sources to be manually enabled when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt enabled value.

General actions per bit:

Write 0: No action

Write 1: Interrupt enabled

Read 0: Interrupt disabled

Read 1: Interrupt enabled

The USB1\_IRQ\_ENABLE\_SET\_1 register is shown in [Figure 24-99](#) and described in [Table 24-109](#).

**Figure 24-99. USB1\_IRQ\_ENABLE\_SET\_1 Register (USB1IRQENABLESET1)**

31	30	29	28	27	26	25	24
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
Reserved						USB[9]	USB[9]
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-109. USB1\_IRQ\_ENABLE\_SET\_1 Register (USB1IRQENABLESET1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt enable for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt enable for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt enable for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt enable for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt enable for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt enable for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt enable for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt enable for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt enable for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt enable for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt enable for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt enable for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt enable for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt enable for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt enable for TX FIFO endpoint 1
16-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt enable for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt enable for DRVVBUS level change
7	USB[7]	Interrupt enable for VBUS < VBUS valid threshold
6	USB[6]	Interrupt enable for SRP detected
5	USB[5]	Interrupt enable for device disconnected (host mode)
4	USB[4]	Interrupt enable for device connected (host mode)

**Table 24-109. USB1 IRQ\_ENABLE\_SET\_1 Register (USB1IRQENABLESET1) Field Descriptions (continued)**

Bits	Field	Description
3	USB[3]	Interrupt enable for SOF started
2	USB[2]	Interrupt enable for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt enable for Resume signaling detected
0	USB[0]	Interrupt enable for Suspend signaling detected

**24.9.2.2.12 USB1\_IRQ\_ENABLE\_CLR\_0 Register (USB1IRQENABLECLR0)**

The USB1\_IRQ\_ENABLE\_CLR\_0 register (USB1IRQENABLECLR0) allows the USB1 interrupt sources to be manually disabled when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt enabled value.

General actions per bit:

Write 0: No action

Write 1: Disable interrupt

Read 0: Interrupt disabled

Read 1: Interrupt enabled

The USB1\_IRQ\_ENABLE\_CLR\_0 register is shown in [Figure 24-100](#) and described in [Table 24-110](#).

**Figure 24-100. USB1\_IRQ\_ENABLE\_CLR\_0 Register (USB1IRQENABLECLR0)**

31	30	29	28	27	26	25	24
RX EP 15	RX EP 14	RX EP 13	RX EP 12	RX EP 11	RX EP 10	RX EP 9	RX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
RX EP 7	RX EP 6	RX EP 5	RX EP 4	RX EP 3	RX EP 2	RX EP 1	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
TX EP 15	TX EP 14	TX EP 13	TX EP 12	TX EP 11	TX EP 10	TX EP 9	TX EP 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
TX EP 7	TX EP 6	TX EP 5	TX EP 4	TX EP 3	TX EP 2	TX EP 1	TX EP 0
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-110. USB1\_IRQ\_ENABLE\_CLR\_0 Register (USB1IRQENABLECLR0) Field Descriptions**

Bits	Field	Description
31	RX EP 15	Interrupt enable for RX endpoint 15
30	RX EP 14	Interrupt enable for RX endpoint 14
29	RX EP 13	Interrupt enable for RX endpoint 13
28	RX EP 12	Interrupt enable for RX endpoint 12
27	RX EP 11	Interrupt enable for RX endpoint 11
26	RX EP 10	Interrupt enable for RX endpoint 10
25	RX EP 9	Interrupt enable for RX endpoint 9
24	RX EP 8	Interrupt enable for RX endpoint 8
23	RX EP 7	Interrupt enable for RX endpoint 7
22	RX EP 6	Interrupt enable for RX endpoint 6
21	RX EP 5	Interrupt enable for RX endpoint 5
20	RX EP 4	Interrupt enable for RX endpoint 4
19	RX EP 3	Interrupt enable for RX endpoint 3
18	RX EP 2	Interrupt enable for RX endpoint 2
17	RX EP 1	Interrupt enable for RX endpoint 1
16	Reserved	Always read 0. Writes have no effect.
15	TX EP 15	Interrupt enable for TX endpoint 15
14	TX EP 14	Interrupt enable for TX endpoint 14
13	TX EP 13	Interrupt enable for TX endpoint 13
12	TX EP 12	Interrupt enable for TX endpoint 12
11	TX EP 11	Interrupt enable for TX endpoint 11
10	TX EP 10	Interrupt enable for TX endpoint 10

**Table 24-110. USB1\_IRQ\_ENABLE\_CLR\_0 Register (USB1IRQENABLECLR0) Field Descriptions  
(continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
9	TX EP 9	Interrupt enable for TX endpoint 9
8	TX EP 8	Interrupt enable for TX endpoint 8
7	TX EP 7	Interrupt enable for TX endpoint 7
6	TX EP 6	Interrupt enable for TX endpoint 6
5	TX EP 5	Interrupt enable for TX endpoint 5
4	TX EP 4	Interrupt enable for TX endpoint 4
3	TX EP 3	Interrupt enable for TX endpoint 3
2	TX EP 2	Interrupt enable for TX endpoint 2
1	TX EP 1	Interrupt enable for TX endpoint 1
0	TX EP 0	Interrupt enable for TX endpoint 0

**24.9.2.2.13 USB1\_IRQ\_ENABLE\_CLR\_1 Register (USB1IREENABLECLR1)**

The USB1\_IRQ\_ENABLE\_CLR\_1 register (USB1IREENABLECLR1) allows the USB1 interrupt sources to be manually disabled when writing a 1 to a specific bit. A read of this register returns the USB1 interrupt enabled value.

General actions per bit:

Write 0: No action

Write 1: Disable interrupt

Read 0: Interrupt disabled

Read 1: Interrupt enabled

The USB1\_IRQ\_ENABLE\_CLR\_1 register is shown in [Figure 24-101](#) and described in [Table 24-111](#).

**Figure 24-101. USB1\_IRQ\_ENABLE\_CLR\_1 Register (USB1IREENABLECLR1)**

31	30	29	28	27	26	25	24
TX FIFO 15	TX FIFO 14	TX FIFO 13	TX FIFO 12	TX FIFO 11	TX FIFO 10	TX FIFO 9	TX FIFO 8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
23	22	21	20	19	18	17	16
TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	TX FIFO 15	Reserved
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h
15	14	13	12	11	10	9	8
Reserved						USB[9]	USB[9]
R-0h						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
USB[7]	USB[6]	USB[5]	USB[4]	USB[3]	USB[2]	USB[1]	USB[0]
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-111. USB1\_IRQ\_ENABLE\_CLR\_1 Register (USB1IREENABLECLR1) Field Descriptions**

Bits	Field	Description
31	TX FIFO 15	Interrupt enable for TX FIFO endpoint 15
30	TX FIFO 14	Interrupt enable for TX FIFO endpoint 14
29	TX FIFO 13	Interrupt enable for TX FIFO endpoint 13
28	TX FIFO 12	Interrupt enable for TX FIFO endpoint 12
27	TX FIFO 11	Interrupt enable for TX FIFO endpoint 11
26	TX FIFO 10	Interrupt enable for TX FIFO endpoint 10
25	TX FIFO 9	Interrupt enable for TX FIFO endpoint 9
24	TX FIFO 8	Interrupt enable for TX FIFO endpoint 8
23	TX FIFO 7	Interrupt enable for TX FIFO endpoint 7
22	TX FIFO 6	Interrupt enable for TX FIFO endpoint 6
21	TX FIFO 5	Interrupt enable for TX FIFO endpoint 5
20	TX FIFO 4	Interrupt enable for TX FIFO endpoint 4
19	TX FIFO 3	Interrupt enable for TX FIFO endpoint 3
18	TX FIFO 2	Interrupt enable for TX FIFO endpoint 2
17	TX FIFO 1	Interrupt enable for TX FIFO endpoint 1
16-10	Reserved	Always read 0. Writes have no effect.
9	USB[9]	Interrupt enable for Mentor controller USB_INT generic interrupt
8	USB[8]	Interrupt enable for DRVVBUS level change
7	USB[7]	Interrupt enable for VBUS < VBUS valid threshold
6	USB[6]	Interrupt enable for SRP detected
5	USB[5]	Interrupt enable for device disconnected (host mode)
4	USB[4]	Interrupt enable for device connected (host mode)

**Table 24-111. USB1 IRQ\_ENABLE\_CLR\_1 Register (USB1IREENABLECLR1) Field Descriptions (continued)**

<b>Bits</b>	<b>Field</b>	<b>Description</b>
3	USB[3]	Interrupt enable for SOF started
2	USB[2]	Interrupt enable for Reset signaling detected (peripheral mode) Babble detected (host mode)
1	USB[1]	Interrupt enable for Resume signaling detected
0	USB[0]	Interrupt enable for Suspend signaling detected

### 24.9.2.2.14 USB1 Tx Mode Register (USB1TXMODE)

The USB1 Tx mode register (USB1TXMODE) allows the CPU to individually enable RNDIS/Generic/CDC modes for each endpoint. Using the global RNDIS enable in the Control Register overrides this register and enable RNDIS mode for all endpoints.

The USB1 Tx mode register is shown in [Figure 24-102](#) and described in [Table 24-112](#).

**Figure 24-102. USB1 Tx Mode Register (USB1TXMODE)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		Tx15_mode		Tx14_mode		Tx13_mode		Tx12_mode		Tx11_mode		Tx10_mode		Tx9_mode	
R-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Tx8_mode		Tx7_mode		Tx6_mode		Tx5_mode		Tx4_mode		Tx3_mode		Tx2_mode		Tx1_mode	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-112. USB1 Tx Mode Register (USB1TXMODE) Field Descriptions**

Bits	Field	Value	Description
31-30	Reserved	0	Always read as 0. Writes have no effect.
29-28	Tx15_mode	00	Transparent Mode on TX endpoint 15
		01	RNDIS MODE on TX endpoint 15
		10	CDC Mode on TX endpoint 15
		11	Generic RNDIS Mode on TX endpoint 15
27-26	Tx14_mode	00	Transparent Mode on TX endpoint 14
		01	RNDIS MODE on TX endpoint 14
		10	CDC Mode on TX endpoint 14
		11	Generic RNDIS Mode on TX endpoint 14
25-24	Tx13_mode	00	Transparent Mode on TX endpoint 13
		01	RNDIS MODE on TX endpoint 13
		10	CDC Mode on TX endpoint 13
		11	Generic RNDIS Mode on TX endpoint 13
23-22	Tx12_mode	00	Transparent Mode on TX endpoint 12
		01	RNDIS MODE on TX endpoint 12
		10	CDC Mode on TX endpoint 12
		11	Generic RNDIS Mode on TX endpoint 12
21-20	Tx11_mode	00	Transparent Mode on TX endpoint 11
		01	RNDIS MODE on TX endpoint 11
		10	CDC Mode on TX endpoint 11
		11	Generic RNDIS Mode on TX endpoint 11
19-18	Tx10_mode	00	Transparent Mode on TX endpoint 10
		01	RNDIS MODE on TX endpoint 10
		10	CDC Mode on TX endpoint 10
		11	Generic RNDIS Mode on TX endpoint 10



**Table 24-112. USB1 Tx Mode Register (USB1TXMODE) Field Descriptions (continued)**

Bits	Field	Value	Description
17-16	Tx9_mode	00	Transparent Mode on TX endpoint 9
		01	RNDIS MODE on TX endpoint 9
		10	CDC Mode on TX endpoint 9
		11	Generic RNDIS Mode on TX endpoint 9
15-14	Tx8_mode	00	Transparent Mode on TX endpoint 8
		01	RNDIS MODE on TX endpoint 8
		10	CDC Mode on TX endpoint 8
		11	Generic RNDIS Mode on TX endpoint 8
13-12	Tx7_mode	00	Transparent Mode on TX endpoint 7
		01	RNDIS MODE on TX endpoint 7
		10	CDC Mode on TX endpoint 7
		11	Generic RNDIS Mode on TX endpoint 7
11-10	Tx6_mode	00	Transparent Mode on TX endpoint 6
		01	RNDIS MODE on TX endpoint 6
		10	CDC Mode on TX endpoint 6
		11	Generic RNDIS Mode on TX endpoint 6
9-8	Tx5_mode	00	Transparent Mode on TX endpoint 5
		01	RNDIS MODE on TX endpoint 5
		10	CDC Mode on TX endpoint 5
		11	Generic RNDIS Mode on TX endpoint 5
7-6	Tx4_mode	00	Transparent Mode on TX endpoint 4
		01	RNDIS MODE on TX endpoint 4
		10	CDC Mode on TX endpoint 4
		11	Generic RNDIS Mode on TX endpoint 4
5-4	Tx3_mode	00	Transparent Mode on TX endpoint 3
		01	RNDIS MODE on TX endpoint 3
		10	CDC Mode on TX endpoint 3
		11	Generic RNDIS Mode on TX endpoint 3
3-2	Tx2_mode	00	Transparent Mode on TX endpoint 2
		01	RNDIS MODE on TX endpoint 2
		10	CDC Mode on TX endpoint 2
		11	Generic RNDIS Mode on TX endpoint 2
1-0	Tx1_mode	00	Transparent Mode on TX endpoint 1
		01	RNDIS MODE on TX endpoint 1
		10	CDC Mode on TX endpoint 1
		11	Generic RNDIS Mode on TX endpoint 1

### 24.9.2.2.15 USB1 Rx Mode Register (USB1RXMODE)

The USB1 Rx mode register (USB1RXMODE) allows the CPU to individually enable RNDIS/Generic/CDC modes for each endpoint. Using the global RNDIS enable in the control register overrides this register and enable RNDIS mode for all endpoints.

The USB1 Rx mode register is shown in [Figure 24-103](#) and described in [Table 24-113](#).

**Figure 24-103. USB1 Rx Mode Register (USB1RXMODE)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved		Rx15_mode		Rx14_mode		Rx13_mode		Rx12_mode		Rx11_mode		Rx10_mode		Rx9_mode	
R-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rx8_mode		Rx7_mode		Rx6_mode		Rx5_mode		Rx4_mode		Rx3_mode		Rx2_mode		Rx1_mode	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-113. USB1 Rx Mode Register (USB1RXMODE) Field Descriptions**

Bits	Field	Value	Description
31-30	Reserved	0	Always read as 0. Writes have no effect.
29-28	Rx15_mode	00	Transparent Mode on RX endpoint 15
		01	RNDIS MODE on RX endpoint 15
		10	CDC Mode on RX endpoint 15
		11	Generic RNDIS Mode on RX endpoint 15
27-26	Rx14_mode	00	Transparent Mode on RX endpoint 14
		01	RNDIS MODE on RX endpoint 14
		10	CDC Mode on RX endpoint 14
		11	Generic RNDIS Mode on RX endpoint 14
25-24	Rx13_mode	00	Transparent Mode on RX endpoint 13
		01	RNDIS MODE on RX endpoint 13
		10	CDC Mode on RX endpoint 13
		11	Generic RNDIS Mode on RX endpoint 13
23-22	Rx12_mode	00	Transparent Mode on RX endpoint 12
		01	RNDIS MODE on RX endpoint 12
		10	CDC Mode on RX endpoint 12
		11	Generic RNDIS Mode on RX endpoint 12
21-20	Rx11_mode	00	Transparent Mode on RX endpoint 11
		01	RNDIS MODE on RX endpoint 11
		10	CDC Mode on RX endpoint 11
		11	Generic RNDIS Mode on RX endpoint 11
19-18	Rx10_mode	00	Transparent Mode on RX endpoint 10
		01	RNDIS MODE on RX endpoint 10
		10	CDC Mode on RX endpoint 10
		11	Generic RNDIS Mode on RX endpoint 10

**Table 24-113. USB1 Rx Mode Register (USB1RXMODE) Field Descriptions (continued)**


Bits	Field	Value	Description
17-16	Rx9_mode	00	Transparent Mode on RX endpoint 9
		01	RNDIS MODE on RX endpoint 9
		10	CDC Mode on RX endpoint 9
		11	Generic RNDIS Mode on RX endpoint 9
15-14	Rx8_mode	00	Transparent Mode on RX endpoint 8
		01	RNDIS MODE on RX endpoint 8
		10	CDC Mode on RX endpoint 8
		11	Generic RNDIS Mode on RX endpoint 8
13-12	Rx7_mode	00	Transparent Mode on RX endpoint 7
		01	RNDIS MODE on RX endpoint 7
		10	CDC Mode on RX endpoint 7
		11	Generic RNDIS Mode on RX endpoint 7
11-10	Rx6_mode	00	Transparent Mode on RX endpoint 6
		01	RNDIS MODE on RX endpoint 6
		10	CDC Mode on RX endpoint 6
		11	Generic RNDIS Mode on RX endpoint 6
9-8	Rx5_mode	00	Transparent Mode on RX endpoint 5
		01	RNDIS MODE on RX endpoint 5
		10	CDC Mode on RX endpoint 5
		11	Generic RNDIS Mode on RX endpoint 5
7-6	Rx4_mode	00	Transparent Mode on RX endpoint 4
		01	RNDIS MODE on RX endpoint 4
		10	CDC Mode on RX endpoint 4
		11	Generic RNDIS Mode on RX endpoint 4
5-4	Rx3_mode	00	Transparent Mode on RX endpoint 3
		01	RNDIS MODE on RX endpoint 3
		10	CDC Mode on RX endpoint 3
		11	Generic RNDIS Mode on RX endpoint 3
3-2	Rx2_mode	00	Transparent Mode on RX endpoint 2
		01	RNDIS MODE on RX endpoint 2
		10	CDC Mode on RX endpoint 2
		11	Generic RNDIS Mode on RX endpoint 2
1-0	Rx1_mode	00	Transparent Mode on RX endpoint 1
		01	RNDIS MODE on RX endpoint 1
		10	CDC Mode on RX endpoint 1
		11	Generic RNDIS Mode on RX endpoint 1

### 24.9.2.2.16 USB1 Generic RNDIS EP N Size Register (USB1GENRNDISEPn)

The USB1 generic RNDIS EP N size register (USB1GENRNDISEPn) is programmed with a RNDIS packet size in bytes. When EP(N) is in Generic RNDIS mode, the received USB packets will be collected into a single CPPI packet that is completed when the number of bytes equal to the value of this register has been received, or a "short" packet is received. Note that this register must be programmed with a value that is an integer multiple of the endpoint size. The maximum value this register can be programmed with is 10000h, or 65536. N can range from 1 to 15.

The USB1 generic RNDIS EP N size register is shown in [Figure 24-104](#) and described in [Table 24-114](#).

**Figure 24-104. USB1 Generic RNDIS EP N Size Register (USB1GENRNDISEPn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-114. USB1 Generic RNDIS EP N Size Register (USB1GENRNDISEPn) Field Descriptions**

Bits	Field	Description
31-17	Reserved	Always read as 0. Writes have no effect.
16-0	Ep(N)_size	Generic RNDIS packet size.

### 24.9.2.2.17 USB1 Auto Req Register (USB1AUTOREQ)

The USB1 auto req register (USB1AUTOREQ) allows the CPU to enable an automatic IN token request generation for host mode RX operation per each RX endpoint. This feature has the DMA set the ReqPkt bit in the RXCSR when it clears the RxPktRdy bit after reading out a packet. The ReqPkt bit is used by the core to generate an IN token to receive data. By using this feature, the host can automatically generate an IN token after the DMA finishes receiving data and empties an endpoint buffer, thus receiving the next data packet as soon as possible from the connected device. Without this feature, the CPU will have to manually set the ReqPkt bit for every USB packet.

There are two modes that Auto Req can function: always or all except an EOP. The always mode will set the ReqPkt bit after every USB packet the DMA receives thus generating a new IN token after each USB packet. The EOP mode will set the ReqPkt bit after every USB packet that isn't an EOP (end of packet) in the CPPI descriptor. For RNDIS, CDC, and Generic RNDIS modes the auto req will stop when the EOP is received (either via a short packet for RNDIS, CDC, and Generic RNDIS or the count is reached for Generic RNDIS), making it useful for starting a large RNDIS packet and having it auto generate IN tokens until the end of the RNDIS packet. For transparent mode, every USB packet is an EOP CPPI packet, so the auto req never functions and acts like auto req is disabled.

The USB1 auto req register is shown in [Figure 24-105](#) and described in [Table 24-115](#).

**Figure 24-105. USB1 Auto Req Register (USB1AUTOREQ)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	Rx15_autoreq	Rx14_autoreq	Rx13_autoreq	Rx12_autoreq	Rx11_autoreq	Rx10_autoreq	Rx9_autoreq								
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rx8_autoreq	Rx7_autoreq	Rx6_autoreq	Rx5_autoreq	Rx4_autoreq	Rx3_autoreq	Rx2_autoreq	Rx1_autoreq								
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-115. USB1 Auto Req Register (USB1AUTOREQ) Field Descriptions**

Bits	Field	Values	Description
31-30	Reserved	0	Always read as 0. Writes have no effect.
29-28	Rx15_autoreq	00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
27-26	Rx14_autoreq	00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
25-24	Rx13_autoreq	00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
23-22	Rx12_autoreq	00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always

**Table 24-115. USB1 Auto Req Register (USB1AUTOREQ) Field Descriptions (continued)**

Bits	Field	Values	Description
21-20	Rx11_autoreq		RX endpoint 11 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
19-18	Rx10_autoreq		RX endpoint 10 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
17-16	Rx9_autoreq		RX endpoint 9 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
15-14	Rx8_autoreq		RX endpoint 8 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
13-12	Rx7_autoreq		RX endpoint 7 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
11-10	Rx6_autoreq		RX endpoint 6 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
9-8	Rx5_autoreq		RX endpoint 5 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
7-6	Rx4_autoreq		RX endpoint 4 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always
5-4	Rx3_autoreq		RX endpoint 3 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always

**Table 24-115. USB1 Auto Req Register (USB1AUTOREQ) Field Descriptions (continued)**

Bits	Field	Values	Description
3-2	Rx2_autoreq		RX endpoint 2 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
1-0	Rx1_autoreq	11	Auto req always
			RX endpoint 1 Auto Req enable
		00	No auto req
		01	Auto req on all but EOP
		10	Reserved
		11	Auto req always

### 24.9.2.2.18 USB1 SRP Fix Time Register (USB1SRPFIXTIME)

The USB1 SRP fix time register (USB1SRPFIXTIME) allows the CPU to configure the maximum amount of time the SRP fix logic blocks the AVAID from the PHY to the DRD core. This time allows the VBUS signal the ability to get below the thresholds and therefore remove the chance of voltage bounces which could give false threshold measurements.

The USB1 SRP fix time register is shown in [Figure 24-106](#) and described in [Table 24-116](#).

**Figure 24-106. USB1 SRP Fix Time Register (USB1SRPFIXTIME)**

31	srpfixtime	0
R/W-0280de80h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-116. USB1 SRP Fix Time Register (USB1SRPFIXTIME) Field Descriptions**

Bits	Field	Description
31-0	srpfixtime	SRP Fix maximum time in 60 MHz cycles. Default is 700 ms.

### 24.9.2.2.19 USB1 Teardown Register (USB1TDOWN)

The USB1 teardown register (USB1TDOWN) controls the tearing down of rx and tx fifos in the USB controller. When a '1' is written to a valid bit in this register, the CPPI FIFO pointers for that endpoint are cleared, and the register automatically clears itself after 1 clock cycle. This register must be used in conjunction with the CPPI DMA Teardown mechanism. The Host should also write the FlushFIFO bits in the TXCSR and RXCSR Mentor USB Controller registers to ensure a complete teardown of the endpoint. See the Mentor specification for details.

The USB1 teardown register is shown in [Figure 24-107](#) and described in [Table 24-117](#).

**Figure 24-107. USB1 Teardown Register (USB1TDOWN)**

31	17	16	15	0
tx_tdown	Rsvd	rx_tdown	Rsvd	
R/W-0h	R-0h	R/W-0h	R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-117. USB1 Teardown Register (USB1TDOWN) Field Descriptions**

Bits	Field	Description
31-17	tx_tdown	Tx Endpoint Teardown. Write '1' to corresponding bit to set. Read as '0'. Bit 31 = Endpoint 15 ... Bit 17 = Endpoint 1
16	Reserved	Always read as 0. Writes have no effect.
15-1	rx_tdown	RX Endpoint Teardown. Write '1' to corresponding bit to set. Read as '0'. Bit 15 = Endpoint 15 ... Bit 1 = Endpoint 1
0	Reserved	Always read as 0. Writes have no effect.



### 24.9.2.2.20 USB1 Threshold XDMA Idle Register

The USB1 Threshold XDMA Idle register provides a cycle threshold number that is programmable. This cycle threshold and cycle count is used by the XDMA state machine when the EP\_STATE machine is in the IDLE mode. When the threshold is reached, the XDMA leaves the G\_IDLE state and reads the TXCSR registers within the Mentor controller and possibly generates an interrupt for TX\_FIFO[15:0].

See the XDMA section in the Integration Specification for more details about the various state machines.

The USB1 threshold XDMA idle register is shown in [Figure 24-108](#) and described in [Table 24-118](#).

**Figure 24-108. USB1 Threshold XDMA Idle Register**

31	Reserved	8 7	thres_xdma_idle	0
	R-0h		R/W- 18h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-118. USB1 Threshold XDMA Idle Register Field Descriptions**


Bits	Field	Description
31-8	Reserved	Always read as 0. Writes have no effect.
7-0	thres_xdma_idle	Threshold XDMA Idle cycle parameter. Valid values are 0 to 255. Default is 24 cycles.

### 24.9.2.2.21 USB1 PHY UTMI Register (USB1UTMI)

The USB1 PHY UTMI register (USB1UTMI) controls various PHY UTMI signals. The UTMI interface is located between the PHY module and the Mentor Graphics Controller. These signals are inputs to the PHY but are not outputs from the Mentor Graphics Controller.

The USB1 PHY UTMI register is shown in [Figure 24-109](#) and described in [Table 24-119](#).

**Figure 24-109. USB1 PHY UTMI Register (USB1UTMI)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-119. USB1 PHY UTMI Register (USB1UTMI) Field Descriptions**

Bits	Field	Description
31-24	Reserved	Always read as 0. Writes have no effect.
23	txbitstufen	PHY UTMI input for signal txbitstufen
22	Reserved	Reserved, this bit has no function.
21	Reserved	Reserved, this bit has no function.
20	Reserved	Reserved, this bit has no function.
19	Reserved	Reserved, this bit has no function.
18	txenablen	PHY UTMI input for signal txenablen
17	Reserved	Reserved, this bit has no function.
16	Reserved	Reserved, this bit has no function.
15-8	Reserved	Reserved, this bit has no function.
7-3	Reserved	Reserved, this bit has no function.
2	Reserved	Reserved, this bit has no function.
1	Reserved	Reserved, this bit has no function.
0	Reserved	Reserved, this bit has no function.

### 24.9.2.2.22 USB1 MGC UTMI Loopback Register (USB1UTMILB)

The USB1 MGC UTMI loopback register (USB1UTMILB) contains most of the input and output UTMI signals for the Mentor Graphics Controller. The UTMI interface is located between the PHY module and the Mentor Graphics Controller.

In the loopback mode test register bits 11 to 0 control various UTMI signals that are input to the Mentor Graphics Controller.

In the loopback mode test register bits 28 to 16 observe various UTMI signals that are output from the Mentor Graphics Controller.

The USB1 MGC UTMI loopback register is shown in [Figure 24-110](#) and described in [Table 24-120](#).

**Figure 24-110. USB1 MGC UTMI Loopback Register (USB1UTMILB)**

31	Reserved		29	28	27	26	25	24
R-0h			suspendm	opmode		txvalid	xcvrsel	
R-0h			R-0h	R-0h		R-0h	R-0h	
23	22	21	20	19	18	17	16	
xcvrsel	termssel	drvbus	chrgvbus	dischrgvbus	dppulldown	dmpulldown	idpullup	
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	
15	Reserved		12	11	10	9	8	
R-0h			iddig	hostdiscon	sessend	avalid		
R-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h		
7	6	5	4	3	2	1	0	
vbusvalid	rxerror	Reserved		linestate		Reserved		
R/W-0h	R/W-0h	R-0h		R/W-0h		R-0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-120. USB1 MGC UTMI Loopback Register (USB1UTMILB) Field Descriptions**

Bits	Field	Description
31-29	Reserved	Always read as 0. Writes have no effect.
28	suspendm	Loopback test observed value for suspendm
27-26	opmode	Loopback test observed value for opmode
25	txvalid	Loopback test observed value for txvalid
24-23	xcvrsel	Loopback test observed value for xcvrsel
22	termssel	Loopback test observed value for termssel
21	drvbus	Loopback test observed value for drvbus
20	chrgvbus	Loopback test observed value for chrgvbus
19	dischrgvbus	Loopback test observed value for dischrgvbus
18	dppulldown	Loopback test observed value for dppulldown
17	dmpulldown	Loopback test observed value for dmpulldown
16	idpullup	Loopback test observed value for idpullup
15-12	Reserved	Always read as 0. Writes have no effect.
11	iddig	Loopback test value for iddig
10	hostdiscon	Loopback test value for hostdiscon
9	sessend	Loopback test value for sessend
8	avalid	Loopback test value for avalid
7	vbusvalid	Loopback test value for vbusvalid
6	rxerror	Loopback test value for rxerror
5-4	Reserved	Always read as 0. Writes have no effect.
3-2	linestate	Loopback test value for linestate
1-0	Reserved	Always read as 0. Writes have no effect.

### 24.9.2.2.23 USB1 Mode Register (USB1MODE)

The USB1 mode register (USB1MODE) allows the user a flexibility of controlling the role that the controller assumes. Via the setting of the USB1MODE, the user has the capability of allowing the control to be coming from a register field (USB1MODE[Bit8=iddig]) or from the USB\_ID pin which is indirectly controlled by the cable end. if USB1MODE=0, the state of the USB\_ID pin controls the role the controller assumes.


The loopback bit enables the loopback test. This test allows MGC1 to be connected to MGC0. It is important to set both loopback bits in both USB0/1 Mode registers. The USB0 MGC UTMI Loopback Register contains the various UTMI signals to be controlled and observed during loopback test.

The phy\_test bit enables the phy\_test mode. This test mode is intended to allow additional control of the UTMI inputs to the PHY. Currently, these inputs are drvbus, dppulldown, dmpulldown, and idpullup. When phy\_test is high, then the pin inputs for these signals control the inputs to the PHY instead of the Mentor controller outputs. The phy\_test mode is not active with loopback mode is active.

When phy\_test is active then the PHY inputs datainh is equal to datain and txvalidh is equal to txvalid.

The USB1 mode register is shown in [Figure 24-111](#) and described in [Table 24-121](#).

**Figure 24-111. USB1 Mode Register (USB1MODE)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-121. USB1 Mode Register (USB1MODE) Field Descriptions**

Bits	Field	Value	Description
31-9	Reserved		Always read as 0. Writes have no effect.
8	iddig	0 1	MGC input value for iddig A type B type
7-2	Reserved		Always read as 0. Writes have no effect.
1	phy_test	0 1	PHY test Normal mode PHY test mode
0	loopback	0 1	Loopback test mode Normal mode Loopback test mode

### 24.9.2.2.24 USB1 Mentor Core Registers

A description of the mentor core registers is available in [Section 24.9.6](#). Two instantiations of the USB core exists, USB0 and USB1. These registers reside back to back within USB0 space. The core registers that are used by USB0 subsystem are defined within offsets 1400h-159Ch, while the core registers that are used by USB1 subsystem are defined within offsets 1C00h-1D9Ch.

### 24.9.3 CPPI DMA Controller Registers

Table 24-122 lists the registers for the CPPI DMA Controller submodule.

**Table 24-122. CPPI DMA Controller Registers**

Address Offset	Acronym	CPPI DMA Controller Register
2000h	DMAREVID	Revision Register
2004h	TDFDQ	Teardown Free Descriptor Queue Control Register
2008h	DMAEMU	Emulation Control Register
2800h	TXGCR0	Tx Channel 0 Global Configuration Register
2808h	RXGCR0	Rx Channel 0 Global Configuration Register
280Ch	RXHPCRA0	Rx Channel 0 Host Packet Configuration Register A
2810h	RXHPCRB0	Rx Channel 0 Host Packet Configuration Register B
2820h	TXGCR1	Tx Channel 1 Global Configuration Register
2828h	RXGCR1	Rx Channel 1 Global Configuration Register
282Ch	RXHPCRA1	Rx Channel 1 Host Packet Configuration Register A
2830h	RXHPCRB1	Rx Channel 1 Host Packet Configuration Register B
2840h	TXGCR2	Tx Channel 2 Global Configuration Register
2848h	RXGCR2	Rx Channel 2 Global Configuration Register
284Ch	RXHPCRA2	Rx Channel 2 Host Packet Configuration Register A
2850h	RXHPCRB2	Rx Channel 2 Host Packet Configuration Register B
2860h	TXGCR3	Tx Channel 3 Global Configuration Register
2868h	RXGCR3	Rx Channel 3 Global Configuration Register
286Ch	RXHPCRA3	Rx Channel 3 Host Packet Configuration Register A
2870h	RXHPCRB3	Rx Channel 3 Host Packet Configuration Register B
2880h-2B9Fh	...	...
2BA0h	TXGCR29	Tx Channel 29 Global Configuration Register
2BA8h	RXGCR29	Rx Channel 29 Global Configuration Register
2BACH	RXHPCRA29	Rx Channel 29 Host Packet Configuration Register A
2BB0h	RXHPCRB29	Rx Channel 29 Host Packet Configuration Register B

### 24.9.3.1 CPPI DMA Revision Register (DMAREVID)

The CPPI DMA revision register (DMAREVID) contains the major and minor revisions for the module. The CPPI DMA revision register is shown in [Figure 24-112](#) and described in [Table 24-123](#).

**Figure 24-112. CPPI DMA Revision Register (DMAREVID)**

31	30	29		16	15		11	10	8	7		0
Rsvd	modID				revrtl	revmaj	revmin					
R-0h	R-53h				R-1h	R-1h	R-1h					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-123. CPPI DMA Revision Register (DMAREVID) Field Descriptions**

Bits	Field	Description
31-30	Reserved	Always read as 0. Writes have no effect.
29-16	modID	Module ID field
15-11	revrtl	RTL revision. Will vary depending on release.
10-8	revmaj	Major revision.
7-0	revmin	Minor revision.

### 24.9.3.2 CPPI DMA Teardown Free Descriptor Queue Control Register (TDFDQ)

The CPPI DMA teardown free descriptor queue control register (TDFDQ) is used to inform the DMA of the location in memory or descriptor array which is to be used for signaling of a teardown complete for each Tx and Rx channel. The CPPI DMA teardown free descriptor queue control register is shown in [Figure 24-113](#) and described in [Table 24-124](#).

**Figure 24-113. CPPI DMA Teardown Free Descriptor Queue Control Register (TDFDQ)**

31		14	13	12	11		0
Reserved			td_desc_qmgr	td_desc_qnum			
R-0h			R/W-0h	R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-124. CPPI DMA Teardown Free Descriptor Queue Control Register (TDFDQ) Field Descriptions**

Bits	Field	Description
31-14	Reserved	Reserved
13-12	td_desc_qmgr	This field controls which of the four Queue Managers the DMA will access in order to allocate a channel teardown descriptor from the teardown descriptor queue.
11-0	td_desc_qnum	This field controls which of the 2K queues in the indicated queue manager should be read in order to allocate channel teardown descriptors.

### 24.9.3.3 CPPI DMA Emulation Control Register (DMAEMU)

The CPPI DMA emulation control register (DMAEMU) is used to control the behavior of the DMA when the emususp input is asserted. The CPPI DMA emulation control register is shown in [Figure 24-114](#) and described in [Table 24-125](#).

**Figure 24-114. CPPI DMA Emulation Control Register (DMAEMU)**

31	Reserved	2	1	0
R-0h			soft	free
			R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-125. CPPI DMA Emulation Control Register (DMAEMU) Field Descriptions**

Bits	Field	Value	Description
31-2	Reserved	0	Always read as 0. Writes have no effect.
1	soft	0	Control for emulation pause request Forces emu_pause_req low
		1	Does not force emu_pause_req low
0	free	0	Enable for emulation suspend Emulation halt disabled
		1	Emulation halt enabled

### 24.9.3.4 Tx Channel N Global Configuration Register (TXGCRn)

The Tx channel N global configuration register (TXGCRn) are used to initialize the behavior of each of the Tx CPPI DMA channels. N,n ranges from 0 to 14. The Tx channel N global configuration register is shown in [Figure 24-115](#) and described in [Table 24-126](#).

**Figure 24-115. Tx Channel N Global Configuration Register (TXGCRn)**

31	30	29	28	16
tx_enable	tx_teardown	tx_pause	Reserved	
R/W-0h	R/W-0h	R/W-0h	R-0h	
15	14	13	12	11
Reserved		tx_default_qmgr	tx_default_qnum	
R-0h		W-0h	W-0h	

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 24-126. Tx Channel N Global Configuration Register (TXGCRn) Field Descriptions**

Bits	Field Name		Description
31	tx_enable	0	This field enables or disables the channel Channel is disabled
		1	Channel is enabled This field will be cleared after a channel teardown is complete.
30	tx_teardown	0 - 1	Setting this bit will request the channel to be torn down. This field will remain set after a channel teardown is complete.
29	tx_pause	0 - 1	Setting this bit causes the CPPI DMA to be suspended for tx channels. If a pause is being requested and the channel is not in a packet then drop the credit.
28-14	Reserved	0	Reserved
13-12	tx_default_qmgr	0 - 3	This field controls the default queue manager number that will be used to queue teardown descriptors back to the host.

**Table 24-126. Tx Channel N Global Configuration Register (TXGCRn) Field Descriptions (continued)**

Bits	Field Name		Description
11-0	tx_default_qnum	0 - FFFh	This field controls the default queue number within the selected queue manager onto which teardown descriptors will be queued back to the host.

### 24.9.3.5 Rx Channel N Global Configuration Register (RXGCRn)

The Rx channel global configuration registers are used to initialize the global (non descriptor type specific) behavior of each of the Rx CPPI DMA channels. If the enable bit is being set, the Rx Channel Global Configuration Register should only be written after all of the other Rx Configuration Registers have been initialized. N,n ranges from 0 to 14.

The Rx channel N global configuration register is shown in [Figure 24-116](#) and described in [Table 24-127](#)

**Figure 24-116. Rx Channel N Global Configuration Register (RXGCRn)**

31	30	29	28	26	25	24
rx_enable	rx_teardown	rx_pause	rx_max_buffer_cnt		Reserved	rx_error_handling
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R-0h	W-0h
23						16
rx_sop_offset						
W-0h						
15	14	13	12	11	8	
rx_default_desc_type		rx_default_rq_qmgr		rx_default_rq_qnum		
W-0h		W-0h		W-0h		
7						0
rx_default_rq_qnum						
W-0h						

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 24-127. Rx Channel N Global Configuration Register (RXGCRn) Field Descriptions**

Bits	Field Name	Value	Description
31	rx_enable	0	Channel is disabled
		1	Channel is enabled
		This field will be cleared after a channel teardown is complete.	
30	rx_teardown	0 - 1	This field indicates whether or not an Rx teardown operation is complete. This field should be cleared when a channel is initialized. This field will be set after a channel teardown is complete.
29	rx_pause	0 - 1	Setting this bit causes the CPPI DMA to be suspended for rx channels. If a pause is being requested and the channel is not in a packet then drop the credit.
28-26	rx_max_buffer_cnt	This bit is used to control an optional Rx mode of operation where packets are delimited based on an integer number of buffers in addition to the EOP bit in the CPPI FIFO information word 0.	
		0	Mode is disabled – the DMA will delimit Rx packets only using the SOP and EOP fields in the info word 0.
		1h	The DMA ignores the SOP bit and closes up a packet after a single buffer has been filled OR if the EOP field is set in the info word 0.
		2h	The DMA ignores the SOP bit and closes up a packet after two buffers have been filled OR if the EOP field is set in the info word 0.
		3h	The DMA ignores the SOP bit and closes up a packet after three buffers have been filled OR if the EOP field is set in the info word 0.
4h	The DMA ignores the SOP bit and closes up a packet after four buffers have been filled OR if the EOP field is set in the info word 0.		



**Table 24-127. Rx Channel N Global Configuration Register (RXGCRn) Field Descriptions (continued)**

Bits	Field Name	Value	Description
		5h-7h	Reserved
25	Reserved	0	Reserved
24	rx_error_handling	0 1	<p>This bit controls the error handling mode for the channel and is only used when channel errors (i.e. descriptor or buffer starvation occurs):</p> <p>0 Starvation errors result in dropping packet and reclaiming any used descriptor or buffer resources back to the original queues/pools they were allocated to</p> <p>1 Starvation errors result in subsequent re-try of the descriptor allocation operation. In this mode, the DMA will return to the IDLE state without saving it's internal operational state back to the internal state RAM and without issuing an advance operation on the FIFO interface. This results in the DMA re-initiating the FIFO block transfer at a later time with the intention that additional free buffers and/or descriptors will have been added.</p> <p>Regardless of the value of this bit, the DMA will assert the cdma_rx_sof_overrun (for SOP) or cdma_rx_mof_overrun (for non-SOP) when</p>
23-16	rx_sop_offset	0 - FFh	This field specifies the number of bytes that are to be skipped in the SOP buffer before beginning to write the payload. This value must be less than the minimum size of a buffer in the system. Valid values are 0 – 255 bytes.
15-14	rx_default_desc_type	0 1h 2h-3h	<p>This field indicates the default descriptor type to use:</p> <p>0 Reserved</p> <p>1h Host</p> <p>2h-3h Reserved</p> <p>The actual descriptor type that will be used for reception can be overridden by information provided in the CPPI FIFO data block.</p>
13-12	rx_default_rq_qmgr	0 - 3h	This field indicates the default receive queue manager that this channel should use. The actual receive queue manager index can be overridden by information provided in the CPPI FIFO data block.
11-0	rx_default_rq_qnum	0 - FFFh	This field indicates the default receive queue that this channel should use. The actual receive queue that will be used for reception can be overridden by information provided in the CPPI FIFO data block.

### 24.9.3.6 Rx Channel N Host Packet Configuration Register A (RXHPCRAN)

The Rx channel host packet configuration A registers are used to initialize the behavior of each of the Rx CPPI DMA channels for reception of host type packets. N,n ranges from 0 to 14.

The Rx channel host packet configuration A registers are shown in [Figure 24-117](#) and described in [Table 24-128](#)

**Figure 24-117. Rx Channel N Host Packet Configuration Register A (RXHPCRAN)**

31	30	29	28	27	16
Reserved	rx_host_fdq1_qmgr		rx_host_fdq1_qnum		
R-0h	W-0h		W-0h		
15	14	13	12	11	0
Reserved	rx_host_fdq0_qmgr		rx_host_fdq0_qnum		
R-0h	W-0h		W-0h		

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 24-128. Rx Channel N Host Packet Configuration Register A (RXHPCRAN) Field Descriptions**

Bits	Field Name	Description
31-30	Reserved	Reserved
29-28	rx_host_fdq1_qmgr	This field specifies which Buffer Manager should be used for the second Rx buffer in a host type packet.
27-16	rx_host_fdq1_qnum	This field specifies which Free Descriptor / Buffer Pool should be used for the second Rx buffer in a host type packet.
15-14	Reserved	Reserved
13-12	rx_host_fdq0_qmgr	This field specifies which Buffer Manager should be used for the first Rx buffer in a host type packet.
11-0	rx_host_fdq0_qnum	This field specifies which Free Descriptor / Buffer Pool should be used for the first Rx buffer in a host type packet.

### 24.9.3.7 Rx Channel N Host Packet Configuration Register B (RXHPCRn)

The Rx channel host packet configuration B registers are used to initialize the behavior of each of the Rx CPPI DMA channels for reception of host type packets. N,n ranges from 0 to 14.

The Rx channel host packet configuration B registers are shown in [Figure 24-118](#) and described in [Table 24-129](#)

**Figure 24-118. Rx Channel N Host Packet Configuration Register B (RXHPCRn)**

31	30	29	28	27	16
Reserved	rx_host_fdq3_qmgr				rx_host_fdq3_qnum
R-0h	W-0h				W-0h
15	14	13	12	11	0
Reserved	rx_host_fdq2_qmgr				rx_host_fdq2_qnum
R-0h	W-0h				W-0h

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 24-129. Rx Channel N Host Packet Configuration Register B (RXHPCRn) Field Descriptions**

Bits	Field Name	Description
31-30	Reserved	Reserved
29-28	rx_host_fdq3_qmgr	This field specifies which Manager should be used for the fourth or later Rx buffers in a host type packet.
27-16	rx_host_fdq3_qnum	This field specifies which Free Descriptor Queue should be used for the fourth or later Rx buffers in a host type packet.
15-14	Reserved	Reserved
13-12	rx_host_fdq2_qmgr	This field specifies which Buffer Manager should be used for the third Rx buffer in a host type packet.
11-0	rx_host_fdq2_qnum	This field specifies which Free Descriptor / Buffer Pool should be used for the third Rx buffer in a host type packet.

## 24.9.4 CPPI DMA Scheduler Registers

Table 24-130 lists the registers for the CPPI DMA Scheduler submodule.

**Table 24-130. CPPI DMA Scheduler Registers**

Address Offset	Acronym	CPPI DMA Scheduler Register
3000h	DMA_SCHED_CTRL	CPPI DMA Scheduler Control Register
3800h-38FCh	WORD0-WORD63	CPPI DMA Scheduler Table Word 0-Word 63

### 24.9.4.1 CPPI DMA Scheduler Control Register (DMA\_SCHED\_CTRL)

The CPPI DMA scheduler control revision register contains the major and minor revisions for the module.

The revision register is shown in Figure 24-119 and described in Table 24-131.

**Figure 24-119. CPPI DMA Scheduler Control Register (DMA\_SCHED\_CTRL)**

31	30	8	7	0
enable	Reserved		last_entry	
R/W-0h	R-0h		R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-131. CPPI DMA Scheduler Control Register (DMA\_SCHED\_CTRL) Field Descriptions**

Bits	Field Name	Value	Description
31	enable	0 1	This is the enable bit for the scheduler and is encoded as follows: Scheduler is disabled and will no longer fetch entries from the scheduler table or pass credits to the DMA controller. Scheduler is enabled. This bit should only be set after the table has been initialized.
30-8	Reserved	0	Reserved
7-0	last_entry	0 1 ... 254 255	This field indicates the last valid entry in the scheduler table. There are 64 words in the table and there are 4 entries in each word. The table can be programmed with any integer number of entries from 1 to 256. The corresponding encoding for this field is as follows: 1 entry 2 entries ... 255 entries 256 entries

### 24.9.4.2 CPPI DMA Scheduler Table Word N (WORDn)

The CPPI DMA scheduler table word N (WORDn) registers are used to initialize the behavior of each of the Tx DMA channels. N ranges from 0 to 63.

The CPPI DMA scheduler table word N (WORDn) registers are shown in [Figure 24-120](#) and described in [Table 24-132](#).

**Figure 24-120. CPPI DMA Scheduler Table Word N (WORDn)**

31	30	29	28	24
entry3_rxtx	Reserved		entry3_channel	
W-0h	R-0h		W-0h	
23	22	21	20	16
entry2_rxtx	Reserved		entry2_channel	
W-0h	R-0h		W-0h	
15	14	13	12	8
entry1_rxtx	Reserved		entry1_channel	
W-0h	R-0h		W-0h	
7	6	5	4	0
entry0_rxtx	Reserved		entry0_channel	
W-0h	R-0h		W-0h	

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**Table 24-132. CPPI DMA Scheduler Table Word N (WORDn) Field Descriptions**

Bits	Field Name	Value	Description
31	entry3_rxtx	0 1	This bit indicates if this entry is for a Tx or an Rx channel and is encoded as follows: Tx Channel Rx Channel
30-29	Reserved	0	Reserved
28-24	entry3_channel	0 - 1Fh	This field indicates the channel number that is to be given an opportunity to transfer data. If this is a Tx entry, the DMA will be presented with a scheduling 'credit' for that exact Tx channel. If this is an Rx entry, the DMA will be presented with a scheduling credit for the Rx FIFO that is associated with this channel. For Rx FIFOs which carry traffic for more than 1 Rx DMA channel, the exact channel number that is given in the Rx credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry.
23	entry2_rxtx	0 1	This bit indicates if this entry is for a Tx or an Rx channel and is encoded as follows: Tx Channel Rx Channel
22-21	Reserved	0	Reserved
20-16	entry2_channel	0 - 1Fh	This field indicates the channel number that is to be given an opportunity to transfer data. If this is a Tx entry, the DMA will be presented with a scheduling 'credit' for that exact Tx channel. If this is an Rx entry, the DMA will be presented with a scheduling credit for the Rx FIFO that is associated with this channel. For Rx FIFOs which carry traffic for more than 1 Rx DMA channel, the exact channel number that is given in the Rx credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry.
15	entry1_rxtx	0 1	This bit indicates if this entry is for a Tx or an Rx channel and is encoded as follows: Tx Channel Rx Channel
14-13	Reserved	0	

**Table 24-132. CPPI DMA Scheduler Table Word N (WORDn) Field Descriptions (continued)**

Bits	Field Name	Value	Description
12-8	entry1_channel	0 - 1Fh	This field indicates the channel number that is to be given an opportunity to transfer data. If this is a Tx entry, the DMA will be presented with a scheduling 'credit' for that exact Tx channel. If this is an Rx entry, the DMA will be presented with a scheduling credit for the Rx FIFO that is associated with this channel. For Rx FIFOs which carry traffic for more than 1 Rx DMA channel, the exact channel number that is given in the Rx credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry.
7	entry0_rxtx	0 1	This bit indicates if this entry is for a Tx or an Rx channel and is encoded as follows: 0 Tx Channel 1 Rx Channel
6-5	Reserved	0	Reserved
4-0	entry0_channel	0 - 1Fh	This field indicates the channel number that is to be given an opportunity to transfer data. If this is a Tx entry, the DMA will be presented with a scheduling 'credit' for that exact Tx channel. If this is an Rx entry, the DMA will be presented with a scheduling credit for the Rx FIFO that is associated with this channel. For Rx FIFOs which carry traffic for more than 1 Rx DMA channel, the exact channel number that is given in the Rx credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry.

## 24.9.5 CPPI DMA Queue Manager Registers

Table 24-133 lists the registers for the CPPI DMA Queue Manager submodule.

**Table 24-133. CPPI DMA Queue Manager Registers**


Address Offset	Queue Manager Register
4000h	Qmgr Revision Register
4008h	Qmgr Queue Diversion Register
4020h	Qmgr Free Descriptor/Buffer Starvation Count Qmgr Register 0
4024h	Qmgr Free Descriptor/Buffer Starvation Count Register 1
4028h	Qmgr Free Descriptor/Buffer Starvation Count Register 2
402Ch	Qmgr Free Descriptor/Buffer Starvation Count Register 3
4030h	Qmgr Free Descriptor/Buffer Starvation Count Qmgr Register 4
4034h	Qmgr Free Descriptor/Buffer Starvation Count Register 5
4038h	Qmgr Free Descriptor/Buffer Starvation Count Register 6
403Ch	Qmgr Free Descriptor/Buffer Starvation Count Register 7
4080h	Qmgr Linking RAM Region 0 Base Address Register
4084h	Qmgr Linking RAM Region 0 Size Register
4088h	Qmgr Linking RAM Region 1 Base Address Register
4090h	Qmgr Queue Pending Register 0
4094h	Qmgr Queue Pending Register 1
4098h	Qmgr Queue Pending Register 2
409Ch	Qmgr Queue Pending Register 3
40A0h	Qmgr Queue Pending Register 4
5000h + 16 x R	Memory Region R Base Address Register
5000h + 16 x R + 4	Memory Region R Control Register
6000h + 16 x N	Queue Manager Queue N Register A
6004h + 16 x N	Queue Manager Queue N Register B
6008h + 16 x N	Queue Manager Queue N Register C
600Ch + 16 x N	Queue N Register D
7000h + 16 x N	Queue N Status Register A
7004h + 16 x N	Queue N Status Register B
7008h + 16 x N	Queue N Status Register C

### 24.9.5.1 Queue Manager Revision Register (QMGRREVID)

The queue manager revision register contains the major and minor revisions for the module. It does not support byte accesses.

The revision register is shown in [Figure 24-121](#) and described in [Table 24-134](#).

**Figure 24-121. Queue Manager Revision Register (QMGRREVID)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-134. Queue Manager Revision Register (QMGRREVID) Field Descriptions**


Bits	Field Name	Description
31-30	scheme	Scheme that this register is compliant with
29-28	Reserved	Reserved
27-16	function	Function
15-11	revrtl	RTL revision
10-8	revmaj	Major revision
7-6	revcustom	Custom revision
5-0	revmin	Minor revision

### 24.9.5.2 Queue Manager Queue Diversion Register (DIVERSION)

The queue manager queue diversion register is used to transfer the contents of one queue onto another queue. It does not support byte accesses.

The queue manager queue diversion register is shown in [Figure 24-122](#) and described in [Table 24-135](#).

**Figure 24-122. Queue Manager Queue Diversion Register (DIVERSION)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-135. Queue Manager Queue Diversion Register (DIVERSION) Field Descriptions**

Bits	Field Name	Description
31	head_tail	Indicates whether queue contents should be merged on to head or tail of destination queue. Clear this field for head and set for tail.
30	Reserved	Reserved
29-16	dest_qnum	Destination Queue Number
15-14	Reserved	Reserved
13-0	source_qnum	Source Queue Number



### 24.9.5.3 Queue Manager Free Descriptor/Buffer Starvation Count Register 0 (FDBSC0)

The free descriptor/buffer queue starvation count register 0 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 0-3. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 0 is shown in [Figure 24-123](#) and described in [Table 24-136](#).

**Figure 24-123. Queue Manager Free Descriptor/Buffer Starvation Count Register 0 (FDBSC0)**

31	24 23	16 15	8 7	0
fdbq3_starve_cnt	fdbq2_starve_cnt	fdbq1_starve_cnt	fdbq0_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-136. Queue Manager Free Descriptor/Buffer Starvation Count Register 0 (FDBSC0) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq3_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 3 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq2_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 2 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq1_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 1 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq0_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 0 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.4 Queue Manager Free Descriptor/Buffer Starvation Count Register 1 (FDBSC1)

The free descriptor/buffer queue starvation count register 1 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 4-7. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 1 is shown in [Figure 24-124](#) and described in [Table 24-137](#).

**Figure 24-124. Queue Manager Free Descriptor/Buffer Starvation Count Register 1 (FDBSC1)**

31	24 23	16 15	8 7	0
fdbq7_starve_cnt	fdbq6_starve_cnt	fdbq5_starve_cnt	fdbq4_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-137. Queue Manager Free Descriptor/Buffer Starvation Count Register 1 (FDBSC1) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq7_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 7 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq6_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 6 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq5_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 5 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq4_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 4 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.5 Queue Manager Free Descriptor/Buffer Starvation Count Register 2 (FDBSC2)

The free descriptor/buffer queue starvation count register 2 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 8-11. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 2 is shown in [Figure 24-125](#) and described in [Table 24-138](#).

**Figure 24-125. Queue Manager Free Descriptor/Buffer Starvation Count Register 2 (FDBSC2)**

31	24 23	16 15	8 7	0
fdbq11_starve_cnt	fdbq10_starve_cnt	fdbq9_starve_cnt	fdbq8_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-138. Queue Manager Free Descriptor/Buffer Starvation Count Register 2 (FDBSC2) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq11_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 11 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq10_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 10 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq9_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 9 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq8_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 8 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.6 Queue Manager Free Descriptor/Buffer Starvation Count Register 3 (FDBSC3)

The free descriptor/buffer queue starvation count register 3 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 12-15. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 3 is shown in [Figure 24-126](#) and described in [Table 24-139](#).

**Figure 24-126. Queue Manager Free Descriptor/Buffer Starvation Count Register 3 (FDBSC3)**

31	24 23	16 15	8 7	0
fdbq15_starve_cnt	fdbq14_starve_cnt	fdbq13_starve_cnt	fdbq12_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-139. Queue Manager Free Descriptor/Buffer Starvation Count Register 3 (FDBSC3) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq15_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 15 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq14_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 14 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq13_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 13 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq12_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 12 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.7 Queue Manager Free Descriptor/Buffer Starvation Count Register 4 (FDBSC4)

The free descriptor/buffer queue starvation count register 4 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 16-19. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 4 is shown in [Figure 24-127](#) and described in [Table 24-140](#).

**Figure 24-127. Queue Manager Free Descriptor/Buffer Starvation Count Register 4 (FDBSC4)**

31	24 23	16 15	8 7	0
fdbq19_starve_cnt	fdbq18_starve_cnt	fdbq17_starve_cnt	fdbq16_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-140. Queue Manager Free Descriptor/Buffer Starvation Count Register 4 (FDBSC4) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq19_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 19 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq18_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 18 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq17_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 17 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq16_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 16 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.8 Queue Manager Free Descriptor/Buffer Starvation Count Register 5 (FDBSC5)

The free descriptor/buffer queue starvation count register 5 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 20-23. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 5 is shown in [Figure 24-128](#) and described in [Table 24-141](#).

**Figure 24-128. Queue Manager Free Descriptor/Buffer Starvation Count Register 5 (FDBSC5)**

31	24 23	16 15	8 7	0
fdbq23_starve_cnt	fdbq22_starve_cnt	fdbq21_starve_cnt	fdbq20_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-141. Queue Manager Free Descriptor/Buffer Starvation Count Register 5 (FDBSC5) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq23_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 23 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq22_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 22 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq21_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 21 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq20_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 20 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.9 Queue Manager Free Descriptor/Buffer Starvation Count Register 6 (FDBSC6)

The free descriptor/buffer queue starvation count register 6 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 24-27. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 6 is shown in [Figure 24-129](#) and described in [Table 24-142](#).

**Figure 24-129. Queue Manager Free Descriptor/Buffer Starvation Count Register 6 (FDBSC6)**

31	24 23	16 15	8 7	0
fdbq27_starve_cnt	fdbq26_starve_cnt	fdbq25_starve_cnt	fdbq24_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-142. Queue Manager Free Descriptor/Buffer Starvation Count Register 6 (FDBSC6) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq27_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 27 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq26_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 26 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq25_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 25 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7-0	fdbq24_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 24 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.10 Queue Manager Free Descriptor/Buffer Starvation Count Register 7 (FDBSC7)

The free descriptor/buffer queue starvation count register 7 provides statistics about how many starvation events are occurring on the Rx free descriptor/buffer queues 28-31. It does not support byte accesses.

The free descriptor/buffer queue starvation count register 7 is shown in [Figure 24-130](#) and described in [Table 24-143](#).

**Figure 24-130. Queue Manager Free Descriptor/Buffer Starvation Count Register 7 (FDBSC7)**

31	24 23	16 15	8 7	0
fdbq31_starve_cnt	fdbq30_starve_cnt	fdbq29_starve_cnt	fdbq28_starve_cnt	
RC-0h	RC-0h	RC-0h	RC-0h	

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-143. Queue Manager Free Descriptor/Buffer Starvation Count Register 7 (FDBSC7) Field Descriptions**

Bits	Field Name	Description
31-24	fdbq31_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 31 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
23-16	fdbq30_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 30 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
15-8	fdbq29_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 29 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.
7:0	fdbq28_starve_cnt	This field increments each time the Free Descriptor/Buffer Queue 28 is read while it is empty via the CPPI DMA. This field is cleared when read via the CPU.

### 24.9.5.11 Queue Manager Linking RAM Region 0 Base Address Register (LRAM0BASE)

The Linking RAM region 0 base address register is used to set the base address for the first portion of the Linking RAM. This address must be 32-bit aligned. It is used by the Queue Manager to calculate the 32-bit linking address for a given descriptor index. It does not support byte accesses.

The Linking RAM region 0 base address register is shown in [Figure 24-131](#) and described in [Table 24-144](#).

**Figure 24-131. Queue Manager Linking RAM Region 0 Base Address Register (LRAM0BASE)**

31	2 1 0
region0_base	Rsvd
R/W-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; RC = Read Clear; -n = value after reset

**Table 24-144. Queue Manager Linking RAM Region 0 Base Address Register (LRAM0BASE) Field Descriptions**

Bits	Field Name	Description
31-2	region0_base	This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory.
1-0	Reserved	Reserved. All data accesses must be words.

### 24.9.5.12 Queue Manager Linking RAM Region 0 Size Register (LRAM0SIZE)

The Linking RAM region 0 size register is used to set the size of the array of linking pointers that are located in Region 0 of Linking RAM. The size specified the number of descriptors for which linking information is stored in this region. It does not support byte accesses.

The Linking RAM region 0 size register is shown in [Figure 24-132](#) and described in [Table 24-145](#).

**Figure 24-132. Queue Manager Linking RAM Region 0 Size Register (LRAM0SIZE)**

31	14 13	0
Reserved	region0_size	
R-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-145. Queue Manager Linking RAM Region 0 Size Register (LRAM0SIZE) Field Descriptions**

Bits	Field Name	Description
31-14	Reserved	Reserved
13-0	region0_size	This field indicates the number of entries that are contained in the linking RAM region 0. A descriptor with index less than region0_size value has its linking location in region 0. A descriptor with index greater than region0_size has its linking location in region 1. The queue manager will add the index (left shifted by 2 bits) to the appropriate regionX_base_addr to get the absolute 32-bit address to the linking location for a descriptor.

### 24.9.5.13 Queue Manager Linking RAM Region 1 Base Address Register (LRAM1BASE)

The Linking RAM region 1 base address register is used to set the base address for the second portion of the Linking RAM. This base address is used by the Queue Manager to calculate the 32-bit linking address from the descriptor index. All descriptors with index higher than that given in Linking RAM 0 Size register have linking information stored in linking RAM region 1. It does not support byte accesses.

The Linking RAM region 1 base address register is shown in [Figure 24-133](#) and described in [Table 24-146](#).

**Figure 24-133. Queue Manager Linking RAM Region 1 Base Address Register (LRAM1BASE)**

31	region1_base	2 1 0
	R/W-0h	Rsvd R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-146. Queue Manager Linking RAM Region 1 Base Address Register (LRAM1BASE) Field Descriptions**

Bits	Field Name	Description
31-2	region1_base	This field stores the base address for the second region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in off-chip memory.
1-0	Reserved	Reserved

### 24.9.5.14 Queue Manager Queue Pending Register 0 (PEND0)

The queue pending register 0 can be read to find the pending status for queues 31 to 0. It does not support byte accesses.

The queue pending register 0 is shown in [Figure 24-134](#) and described in [Table 24-147](#).

**Figure 24-134. Queue Manager Queue Pending Register 0 (PEND0)**

31	qpend0	0
	R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-147. Queue Manager Queue Pending Register 0 (PEND0) Field Descriptions**


Bits	Field Name	Description
31-0	qpend0	This field indicates the queue pending status for queues[31:0].

### 24.9.5.15 Queue Manager Queue Pending Register 1 (PEND1)

The queue pending register 1 can be read to find the pending status for queues 63 to 32. It does not support byte accesses.

The queue pending register 1 is shown in [Figure 24-135](#) and described in [Table 24-148](#).

**Figure 24-135. Queue Manager Queue Pending Register 1 (PEND1)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-148. Queue Manager Queue Pending Register 1 (PEND1) Field Descriptions**


Bits	Field Name	Description
31-0	qpend1	This field indicates the queue pending status for queues[63:32]

### 24.9.5.16 Queue Manager Queue Pending Register 2 (PEND2)

The queue pending register 2 can be read to find the pending status for queues 95 to 64. It does not support byte accesses.

The queue pending register 2 is shown in [Figure 24-136](#) and described in [Table 24-149](#).

**Figure 24-136. Queue Manager Queue Pending Register 2 (PEND2)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-149. Queue Manager Queue Pending Register 2 (PEND1) Field Descriptions**


Bits	Field Name	Description
31-0	qpend2	This field indicates the queue pending status for queues[95:64]

### 24.9.5.17 Queue Manager Queue Pending Register 3 (PEND3)

The queue pending register 3 can be read to find the pending status for queues 127 to 96. It does not support byte accesses.

The queue pending register 3 is shown in [Figure 24-137](#) and described in [Table 24-150](#).

**Figure 24-137. Queue Manager Queue Pending Register 3 (PEND3)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-150. Queue Manager Queue Pending Register 3 (PEND3) Field Descriptions**


Bits	Field Name	Description
31-0	qpend3	This field indicates the queue pending status for queues[127:96]

### 24.9.5.18 Queue Manager Queue Pending Register 4 (PEND4)

The queue pending register 4 can be read to find the pending status for queues 159 to 128. It does not support byte accesses.

The queue pending register 4 is shown in [Figure 24-138](#) and described in [Table 24-151](#).

**Figure 24-138. Queue Manager Queue Pending Register 4 (PEND4)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-151. Queue Manager Queue Pending Register 4 (PEND4) Field Descriptions**


Bits	Field Name	Description
31-0	qpend4	This field indicates the queue pending status for queues[159:128]

### 24.9.5.19 Queue Manager Memory Region R Base Address Register (QMEMRBASER)

The memory region R base address register is written by the host to set the base address of memory region R. This memory region will store a number of descriptors of a particular size as determined by the Memory Region R Control Register. It does not support byte accesses. R ranges from 0 to 15.

The memory region R base address register is shown in [Figure 24-139](#) and described in [Table 24-152](#).

**Figure 24-139. Queue Manager Memory Region R Base Address Register (QMEMRBASER)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-152. Queue Manager Memory Region R Base Address Register (QMEMRBASER) Field Descriptions**

Bits	Field Name	Description
31-5	reg	This field contains the base address of the memory region R.
4-0	Reserved	Reserved



### 24.9.5.20 Queue Manager Memory Region R Control Register (QMEMRCTRLr)

The memory region R control register is written by the host to configure various parameters of this memory region. It does not support byte accesses. R ranges from 0 to 15.

The memory region R control register is shown in [Figure 24-140](#) and described in [Table 24-153](#).

**Figure 24-140. Queue Manager Memory Region R Control Register (QMEMRCTRLr)**

31	30	29	16	15	12	11	8	7	3	2	0
Rsvd		start_index			Reserved		desc_size		Reserved		reg_size
R-0h		R/W-0h			R-0h		R/W-0h		R-0h		R/W-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-153. Queue Manager Memory Region R Control Register (QMEMRCTRLr) Field Descriptions**


Bits	Field Name	Description	Type	Reset Value
31-30	Reserved	Reserved	R	0h
29-16	start_index	This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts.	R/W	0h
15-12	Reserved	Reserved	R	0h
11:08	desc_size	This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as $2^{(5+desc\_size)}$ number of bytes. The settings of desc_size from 9-15 are reserved.	R/W	0h
7-3	Reserved	Reserved	R	0h
2-0	reg_size	This field indicates the size of the memory region (in terms of number of descriptors). It is an encoded value that specifies region size as $2^{(5+reg\_size)}$ number of descriptors.	R/W	0h

### 24.9.5.21 Queue Manager Queue N Register A (CTRLAn)

The queue N register A is an optional register that is only implemented for a queue if the queue supports entry/byte count feature. The entry count feature provides a count of the number of entries that are currently valid in the queue. It does not support byte accesses. N ranges from 0 to 155.

The queue N register A is shown in [Figure 24-141](#) and described in [Table 24-154](#).

**Figure 24-141. Queue Manager Queue N Register A (CTRLAn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-154. Queue Manager Queue N Register A (CTRLAn) Field Descriptions**


Bits	Field Name	Description
31-14	Reserved	Reserved
13-0	queue_entry_count	This field indicates how many packets are currently queued on the queue. This count is incremented by 1 whenever a packet is added to the queue. This count is decremented by 1 whenever a packet is popped from the queue.

### 24.9.5.22 Queue Manager Queue N Register B (CTRLBn)

The Queue N Register B is an optional register that is only implemented for a queue if the queue supports a total byte count feature. The total byte count feature provides a count of the total number of bytes in all of the packets that are currently valid in the queue. This register must be read prior to reading Queue N register D during packet pop operation if the total size information is desired. It does not support byte accesses. N ranges from 0 to 155.

The queue N register B is shown in [Figure 24-142](#) and described in [Table 24-155](#).

**Figure 24-142. Queue Manager Queue N Register B (CTRLBn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-155. Queue Manager Queue N Register B (CTRLBn) Field Descriptions**


Bits	Field Name	Description
31-28	Reserved	Reserved
27-0	queue_byte_count	This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue.

**24.9.5.23 Queue Manager Queue N Register C (CTRLCn)**

The Queue N Register C is used to provide additional information about the packet that is being pushed or popped from the queue. This register provides an option for the packet to be pushed onto either the tail of the queue (default) or the head of the queue (override). This register must be written prior to writing the Queue N register D during packet write operations. This register must be read prior to reading Queue N register D during pop operations if the packet size information is desired. It does not support byte accesses. N ranges from 0 to 155.

The queue N register C is shown in [Figure 24-143](#) and described in [Table 24-156](#).

**Figure 24-143. Queue Manager Queue N Register C (CTRLCn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-156. Queue Manager Queue N Register C (CTRLCn) Field Descriptions**


Bits	Field Name	Description
31	head_tail	Head/Tail Push Control. Set to 0 in order to push packet onto tail of queue and set to 1 in order to push packet onto head of queue.
30-14	Reserved	Reserved
13-0	packet_size	This field indicates packet size of the head element of a queue. This field indicates packet size for packet pop operation.

**24.9.5.24 Queue Manager Queue N Register D (CTRLDn)**

The queue N register D is written to add a packet to the queue and read to pop a packets off a queue. The packet is only pushed or popped to/from the queue when the queue register D is written. It does not support byte accesses. N ranges from 0 to 155.

The queue N register D is shown in [Figure 24-144](#) and described in [Table 24-157](#).

**Figure 24-144. Queue Manager Queue N Register D (CTRLDn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-157. Queue Manager Queue N Register D (CTRLDn) Field Descriptions**


Bits	Field Name	Description
31-5	desc_ptr	Descriptor pointer. It will be read as zero if the queue is empty. It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty.
4-0	desc_size	Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes. This field will return a 0x0 when an empty queue is read.

### 24.9.5.25 Queue Manager Queue N Status Register A (QSTATAn)

The Queue N Status Register A is an optional register that is only implemented for a queue if the queue supports entry/byte count feature. The entry count feature provides a count of the number of entries that are currently valid in the queue. It does not support byte accesses. N ranges from 0 to 155.

The queue N status register A is shown in [Figure 24-145](#) and described in [Table 24-158](#).

**Figure 24-145. Queue Manager Queue N Register A (QSTATAn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-158. Queue Manager Queue N Status Register A (QSTATAn) Field Descriptions**


Bits	Field Name	Description
31-14	Reserved	Reserved
13-0	queue_entry_count	This field indicates how many packets are currently queued on the queue.

### 24.9.5.26 Queue Manager Queue N Status Register B (QSTATBn)

The Queue N Status Register B is an optional register that is only implemented for a queue if the queue supports a total byte count feature. The total byte count feature provides a count of the total number of bytes in all of the packets that are currently valid in the queue. It does not support byte accesses. N ranges from 0 to 155.

The queue N status register B is shown in [Figure 24-146](#) and described in [Table 24-159](#).

**Figure 24-146. Queue Manager Queue N Status Register B (QSTATBn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-159. Queue Manager Queue N Status Register B (QSTATBn) Field Descriptions**


Bits	Field Name	Description
31-28	Reserved	Reserved
27-0	queue_byte_count	This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue.

### 24.9.5.27 Queue Manager Queue N Status Register C (QSTATCn)

The Queue N Status Register C specifies the packet size for the head element of a queue. It does not support byte accesses. N ranges from 0 to 155.

The queue N status register C is shown in [Figure 24-147](#) and described in [Table 24-160](#).

**Figure 24-147. Queue Manager Queue N Status Register C (QSTATCn)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-160. Queue Manager Queue N Status Register C (QSTATCn) Field Descriptions**

Bits	Field Name	Description
31-14	Reserved	Reserved
13-0	packet_size	This field indicates packet size of the head element of a queue.

## 24.9.6 USB Mentor Core Registers

The Mentor Control register map is divided into the following sections:

- **Common USB registers (0h–Fh)** – These registers provide control and status for the complete core.
- **Indexed Endpoint Control/Status registers (10h–1Fh)** – These registers provide control and status for the currently selected endpoint. The registers mapped into this section depend on whether the core is in Peripheral mode or in Host mode and on the value of the Index register.
- **FIFOs (20h–5Fh)** – This address range provides access to the endpoint FIFOs.
- **Additional Control and Configuration registers (60h–7Fh)** – These registers provide additional device status and control.
- **Target Endpoint Control Registers (80h–FFh)** – These registers provide target function and hub address details for each of the endpoints.
- **Non-Indexed Endpoint Control/Status registers (100h and above)** – The registers available at 10h–1Fh, accessible independently of the setting of the Index register. 100h–10Fh, EP0 registers; 110h–11Fh, EP1 registers; 120h–12Fh, EP2; and so on.

Two instances of the Mentor Core registers exist within USB0 space. Since both USB modules operate independent of each other, each USB core has its own set of registers. USB0 Mentor Base Address is 0x4740\_1400 while USB1 Mentor Core Registers Base address is 0x4740\_1C00. Below offset of the core registers The absolute address is computed by summing the CORE\_OFFSET with USBn\_OFFSET.

### 24.9.6.1 Common USB Registers

These registers provide control and status for the complete core. [Table 24-161](#) lists the registers.

**Table 24-161. Common USB Registers**

Core Address Offset	Common USB Registers
0h	Function Address Register
1h	Power Management Register
2h	Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 15
4h	Interrupt Register for Receive Endpoints 1 to 15
6h	Interrupt Enable Register for INTRTX
8h	Interrupt Enable Register for INTRRX
Ah	Interrupt Register for Common USB Interrupts
Bh	Interrupt Enable Register for INTRUSB
Ch	Frame Number Register
Eh	Index Register for Selecting the Endpoint Status and Control Registers
Fh	Register to Enable the USB 2.0 Test Modes

### 24.9.6.1.1 Function Address Register (USBn\_FADDR)

The function address register (USBn\_FADDR) is an 8-bit register that should be written with the 7-bit address of the peripheral part of the transaction.

Since USB cores are configured with multipoint support, this register only applies to operations carried out when the controller is in peripheral mode. In Host mode, this register is ignored.

The function address register is shown in [Figure 24-148](#) and described in [Table 24-162](#).

**Figure 24-148. Function Address Register (USBn\_FADDR)**

7	6	0
Reserved	FUNCADDR	
R-0h	W-0-7Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-162. Function Address Register (USBn\_FADDR) Field Descriptions**

Bits	Field Name	Description
7	Reserved	Reserved
6-0	FUNCADDR	7-bit address of the peripheral part of the transaction. When used in peripheral mode, this register should be written with the address received through a SET_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

### 24.9.6.1.2 Power Management Register (USBn\_POWER)

The power management register (USBn\_POWER) is an 8-bit register that is used for controlling suspend and resume signaling, and some basic operational aspects of the USB core. This register is shown in [Figure 24-149](#) and described in [Table 24-163](#).

**Figure 24-149. Power Management Register (USBn\_POWER)**

7	6	5	4	3	2	1	0
ISOUPDATE	SOFTCONN	HSEN	HSMODE	RESET	RESUME	SUSPENDM	ENSUSPM
R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-163. Power Management Register (USBn\_POWER) Field Descriptions**

Bits	Field Name	Description
7	ISOUPDATE	When set, the USB controller will wait for an SOF token from the time TxPktRdy is set before sending the packet. If an IN token is received before an SOF token, then a zero length data packet will be sent. Note: this is only valid in Peripheral Mode. This bit only affects endpoints performing Isochronous transfers.
6	SOFTCONN	If Soft Connect/Disconnect feature is enabled, then the USB D+/D-lines are enabled when this bit is set and tri-stated when this bit is cleared. Note: This is only valid in Peripheral Mode.
5	HSEN	When set, the USB controller negotiates for high-speed mode when the device is reset by the hub. If not set, the device will only operate in full-speed mode.
4	HSMODE	This bit is set when the USB controller has successfully negotiated for high-speed mode.
3	RESET	This bit is set when reset signaling is present on the bus. Note: this bit is Read/Write in Host Mode, but read-only in peripheral mode.
2	RESUME	Set to generate resume signaling when the controller is in suspend mode. The bit should be cleared after 10 ms (a maximum of 15 ms) to end resume signaling. In Host mode, this bit is also automatically set when resume signaling from the target is detected while the USB controller is suspended.
1	SUSPENDM	In Host mode, this bit should be set to enter suspend mode. In peripheral mode, this bit is set on entry into suspend mode. It is cleared when the interrupt register is read, or the RESUME bit is set.
0	ENSUSPM	Set to enable the SUSPENDM output.

### 24.9.6.1.3 Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 15 (USBn\_INTRTX)

The interrupt register for endpoint 0 plus transmit endpoints 1 to 15 (USBn\_INTRTX) is a 16-bit read-only register that indicates which interrupts are currently active for endpoint 0 and the TX endpoints 1–15. Note also that all active interrupts are cleared when this register is read.

The interrupt register for endpoint 0 plus transmit endpoints 1 to 15 is shown in [Figure 24-150](#) and described in [Table 24-164](#).

**Figure 24-150. Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 15 (USBn\_INTRTX)**

15	14	13	12	11	10	9	8
EP15TX	EP14TX	EP13TX	EP12TX	EP11TX	EP10TX	EP9TX	EP8TX
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h
7	6	5	4	3	2	1	0
EP7TX	EP6TX	EP5TX	EP4TX	EP3TX	EP2TX	EP1TX	EP0
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-164. Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 15 (USBn\_INTRTX) Field Descriptions**

Bits	Field Name	Description
15	EP15TX	Transmit endpoint 15 interrupt active
14	EP14TX	Transmit endpoint 14 interrupt active
:	:	:
4	EP4TX	Transmit endpoint 4 interrupt active
3	EP3TX	Transmit endpoint 3 interrupt active
2	EP2TX	Transmit endpoint 2 interrupt active
1	EP1TX	Transmit endpoint 1 interrupt active
0	EP0	Endpoint 0 (transmit or receive) interrupt active



#### 24.9.6.1.4 Interrupt Register for Receive Endpoints 1 to 15 (INTRRX)

The interrupt register for receive endpoints 1 to 15 (INTRRX) is a 16-bit read-only register that indicates which of the interrupts for Rx Endpoints 1 – 15 are currently active. Note also that all active interrupts are cleared when this register is read.

The interrupt register for receive endpoints 1 to 15 is shown in [Figure 24-151](#) and described in [Table 24-165](#).

**Figure 24-151. Interrupt Register for Receive Endpoints 1 to 15 (INTRRX)**

15	14	13	12	11	10	9	8
EP15RX	EP14RX	EP13RX	EP12RX	EP11RX	EP10RX	EP9RX	EP8RX
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h
7	6	5	4	3	2	1	0
EP7RX	EP6RX	EP5RX	EP4RX	EP3RX	EP2RX	EP1RX	Reserved
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-165. Interrupt Register for Receive Endpoints 1 to 15 (INTRRX) Field Descriptions**

Bits	Field Name	Description
15	EP15RX	Receive endpoint 15 interrupt active
14	EP14RX	Receive endpoint 14 interrupt active
:	:	:
4	EP4RX	Receive endpoint 4 interrupt active
3	EP3RX	Receive endpoint 3 interrupt active
2	EP2RX	Receive endpoint 2 interrupt active
1	EP1RX	Receive endpoint 1 interrupt active
0	Reserved	Reserved

### 24.9.6.1.5 Interrupt Enable Register for INTRTX (INTRTXE)

The interrupt enable register for INTRTX (INTRTXE) is a 16-bit register that provides interrupt enable bits for the interrupts in InrTx. On reset, the bits corresponding to endpoint 0 and the TX endpoints are set to 1. This register is shown in [Figure 24-152](#) and described in [Table 24-166](#).

**Figure 24-152. Interrupt Enable Register for INTRTX (INTRTXE)**

15	14	13	12	11	10	9	8
EP15TX	EP14TX	EP13TX	EP12TX	EP11TX	EP10TX	EP9TX	EP8TX
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h
7	6	5	4	3	2	1	0
EP7TX	EP6TX	EP5TX	EP4TX	EP3TX	EP2TX	EP1TX	EP0
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-166. Interrupt Enable Register for INTRTX (INTRTXE) Field Descriptions**

Bits	Field Name	Description
15	EP15TX	Transmit endpoint 15 interrupt enable
14	EP14TX	Transmit endpoint 14 interrupt enable
:	:	:
4	EP4TX	Transmit endpoint 4 interrupt enable
3	EP3TX	Transmit endpoint 3 interrupt enable
2	EP2TX	Transmit endpoint 2 interrupt enable
1	EP1TX	Transmit endpoint 1 interrupt enable
0	EP0	Endpoint 0 interrupt active

### 24.9.6.1.6 Interrupt Enable Register for INTRRX (INTRXE)

The interrupt enable register for INTRRX (INTRXE) is a 16-bit register that provides interrupt enable bits for the interrupts in USBn\_INTRRX. On reset, the bits corresponding to the Rx endpoints are set to 1. This register is shown in [Figure 24-153](#) and described in [Table 24-167](#).

**Figure 24-153. Interrupt Enable Register for INTRRX (INTRXE)**

15	14	13	12	11	10	9	8
EP15RX	EP14RX	EP13RX	EP12RX	EP11RX	EP10RX	EP9RX	EP8RX
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h
7	6	5	4	3	2	1	0
EP7RX	EP6RX	EP5RX	EP4RX	EP3RX	EP2RX	EP1RX	Reserved
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-167. Interrupt Enable Register for INTRRX (INTRXE) Field Descriptions**

Bits	Field Name	Description
15	EP15RX	Receive endpoint 15 interrupt enable
14	EP14RX	Receive endpoint 14 interrupt enable
:	:	:
4	EP4RX	Receive endpoint 4 interrupt enable
3	EP3RX	Receive endpoint 3 interrupt enable
2	EP2RX	Receive endpoint 2 interrupt enable
1	EP1RX	Receive endpoint 1 interrupt enable
0	Reserved	Reserved

### 24.9.6.1.7 Interrupt Register for Common USB Interrupts (USB<sub>n</sub>\_INTRUSB)

The interrupt register for common USB interrupts (USB<sub>n</sub>\_INTRUSB) is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts will be cleared when this register is read. This register is shown in [Figure 24-154](#) and described in [Table 24-168](#).

**Figure 24-154. Interrupt Register for Common USB Interrupts (USB<sub>n</sub>\_INTRUSB)**

7	6	5	4	3	2	1	0
VBUSERR	SESSREQ	DISCON	CONN	SOF	RESET_BABBLE	RESUME	SUSPEND
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-168. Interrupt Register for Common USB Interrupts (USB<sub>n</sub>\_INTRUSB) Field Descriptions**

Bits	Field Name	Description
7	VBUSERR	Set when VBus drops below the VBus valid threshold during a session. Only valid when the USB controller is 'A' device. All active interrupts will be cleared when this register is read.
6	SESSREQ	Set when session request signaling has been detected. Only valid when USB controller is 'A' device.
5	DISCON	Set in host mode when a device disconnect is detected. Set in peripheral mode when a session ends.
4	CONN	Set when a device connection is detected. Only valid in host mode.
3	SOF	Set when a new frame starts.
2	RESET_BABBLE	Set in peripheral mode when reset signaling is detected on the bus set in host mode when babble is detected.
1	RESUME	Set when resume signaling is detected on the bus while the USB controller is in suspend mode.
0	SUSPEND	Set when suspend signaling is detected on the bus only valid in peripheral mode.

### 24.9.6.1.8 Interrupt Enable Register for INTRUSB (USB<sub>n</sub>\_INTRUSBE)

The interrupt enable register for INTRUSB (USB<sub>n</sub>\_INTRUSBE) is an 8-bit register that provides interrupt enable bits for each of the interrupts in USB<sub>n</sub>\_INTRUSB. This register is shown in [Figure 24-155](#) and described in [Table 24-169](#).

**Figure 24-155. Interrupt Enable Register for INTRUSB (USB<sub>n</sub>\_INTRUSBE)**

7	6	5	4	3	2	1	0
VBUSERR	SESSREQ	DISCON	CONN	SOF	RESET_BABBLE	RESUME	SUSPEND
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 24-169. Interrupt Enable Register for INTRUSB (USB<sub>n</sub>\_INTRUSBE) Field Descriptions**

Bits	Field Name	Description
7	VBUSERR	Vbus error interrupt enable
6	SESSREQ	Session request interrupt enable
5	DISCON	Disconnect interrupt enable
4	CONN	Connect interrupt enable
3	SOF	Start of frame interrupt enable
2	RESET_BABBLE	Reset interrupt enable
1	RESUME	Resume interrupt enable
0	SUSPEND	Suspend interrupt enable

**24.9.6.1.9 Frame Number Register (USBn\_FRAME)**

The frame number register (USBn\_FRAME) is a 16-bit read-only register that holds the last received frame number. This register is shown in [Figure 24-156](#) and described in [Table 24-170](#).

**Figure 24-156. Frame Number Register (USBn\_FRAME)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-170. Frame Number Register (USBn\_FRAME) Field Descriptions**

Bits	Field Name	Description
15-11	Reserved	Reserved
10-0	FRAMENUMBER	Last received frame number


**24.9.6.1.10 Index Register for Selecting the Endpoint Status and Control Registers (USBn\_INDEX)**

Each TX endpoint and each Rx endpoint have their own set of control/status registers located between Core\_Offset 0x0100 – 0x01FF. In addition one set of TX control/status and one set of Rx control/status registers appear at Core\_Offset 0x0010 – 0x0019. This block of memory can be used as a proxy to access endpoint configuration registers. Index is a 4-bit register that determines which endpoint control/status registers are accessed.

Before accessing an endpoint's control/status registers at Core\_Offset 0x0010 – 0x0019, the endpoint number should be written to the Index register to ensure that the correct control/status registers appear in the memory map.

The index register for selecting the endpoint status and control registers is shown in [Figure 24-157](#) and described in [Table 24-171](#).

**Figure 24-157. Index Register for Selecting the Endpoint Status and Control Registers (USBn\_INDEX)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-171. Index Register for Selecting the Endpoint Status and Control Registers (USBn\_INDEX) Field Descriptions**

Bits	Field Name	Description
7-4	Reserved	Reserved
3-0	EPSEL	Each transmit endpoint and each receive endpoint have their own set of control/status registers. EPSEL determines which endpoint control/status registers are accessed. Before accessing an endpoint's control/status registers, the endpoint number should be written to the Index register to ensure that the correct control/status registers appear in the memory-map.

### 24.9.6.1.11 Register to Enable the USB 2.0 Test Modes (USBn\_TESTMODE)

The register to enable the USB 2.0 test modes (USBn\_TESTMODE) is an 8-bit register that is primarily used to put the USB controller into one of the four test modes for high-speed operation described in the USB 2.0 specification – in response to a SET FEATURE: TESTMODE command. It is not used in normal operation.

The register to enable the USB 2.0 test modes is shown in [Figure 24-158](#) and described in [Table 24-172](#).

**Figure 24-158. Register to Enable the USB 2.0 Test Modes (USBn\_TESTMODE)**

7	6	5	4	3	2	1	0
FORCE_HOST	FIFO_ACCESS	FORCE_FS	FORCE_HS	TEST_PACKET	TEST_K	TEST_J	TEST_SE0_NAK
R/W-0-1h	W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-172. Register to Enable the USB 2.0 Test Modes (USBn\_TESTMODE) Field Descriptions**

Bits	Field Name	Description
7	FORCE_HOST	Set this bit to forcibly put the USB controller into Host mode when SESSION bit is set, regardless of whether it is connected to any peripheral. The controller remains in Host mode until the session bit is cleared, even if a device is disconnected. And if the FORCE_HOST bit remains set, it re-enters Host mode next time the SESSION bit is set. The operating speed is determined using the FORCE_HS and FORCE_FS bits.
6	FIFO_ACCESS	Set this bit to transfer the packet in EP0 Tx FIFO to EP0 Receive FIFO. It is cleared automatically.
5	FORCE_FS	Set this bit to force the USB controller into full-speed mode when it receives a USB reset.
4	FORCE_HS	Set this bit to force the USB controller into high-speed mode when it receives a USB reset.
3	TEST_PACKET	Set this bit to enter the Test_Packet test mode. In this mode, the USB controller repetitively transmits a 53-byte test packet on the bus, the form of which is defined in the Universal Serial Bus Specification Revision 2.0. Note: The test packet has a fixed format and must be loaded into the endpoint 0 FIFO before the test mode is entered.
2	TEST_K	Set this bit to enter the Test_K test mode. In this mode, the USB controller transmits a continuous K on the bus.
1	TEST_J	Set this bit to enter the Test_J test mode. In this mode, the USB controller transmits a continuous J on the bus.
0	TEST_SE0_NAK	Set this bit to enter the Test_SE0_NAK test mode. In this mode, the USB controller remains in high-speed mode, but responds to any valid IN token with a NAK.

**24.9.6.2 Indexed Register Space**

This is a block of the core register space that is used as a proxy to access the configuration and status registers of an endpoint. Mapping is done by programming the INDEX register with the endpoint number. [Table 24-173](#) lists the registers.

**Table 24-173. Indexed Region Registers**


Core Address Offset	Indexed Region Registers
10h	Maximum Packet Size for Peripheral/Host Transmit Endpoint
12h	Control Status Register for Endpoint 0 in Peripheral Mode
12h	Control Status Register for Endpoint 0 in Host Mode
12h	Control Status Register for Peripheral Transmit Endpoint
12h	Control Status Register for Host Transmit Endpoint
14h	Maximum Packet Size for Peripheral/Host Receive Endpoint
16h	Control Status Register for Peripheral Receive Endpoint
16h	Control Status Register for Host Receive Endpoint
18h	Count 0 Register
18h	Receive Count Register
1Ah	Type Register (Host mode only)
1Ah	Transmit Type Register (Host mode only)
1Bh	NAKLimit0 Register (Host mode only)
1Bh	Transmit Interval Register (Host mode only)
1Ch	Receive Type Register (Host mode only)
1Dh	Receive Interval Register (Host mode only)
1Fh	Configuration Data Register

**24.9.6.2.1 Maximum Packet Size for Peripheral/Host Transmit Endpoint Register (USBn\_TXMAXP)**

The maximum packet size for peripheral/host transmit endpoint register (USBn\_TXMAXP) defines the maximum amount of data that can be transferred through the selected Tx endpoint in a single operation. There is a TxMaxP register for each Tx endpoint (except Endpoint 0). Endpoint 0 resource is hardened in design and max packet size is set to 64 bytes and no user configuration is required or does not exist.

The maximum packet size for peripheral/host transmit endpoint register is shown in [Figure 24-159](#) and described in [Table 24-174](#).

**Figure 24-159. Maximum Packet Size for Peripheral/Host Transmit Endpoint Register (USBn\_TXMAXP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-174. Maximum Packet Size for Peripheral/Host Transmit Endpoint (USBn\_TXMAXP) Field Descriptions**

Bits	Field Name	Description
15-11	Reserved	Reserved
10-0	MAXPAYLOAD	The maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes, but is subject to the constraints placed by the USB specification on packet sizes for bulk, interrupt, and isochronous transfers in full-speed and high-speed operations. The value written to this register should match the wMaxPacketSize field of the standard endpoint descriptor for the associated endpoint. A mismatch could cause unexpected results.

### 24.9.6.2.2 Control Status Register for Endpoint 0 in Peripheral Mode (USBn\_PERI\_CSR0)

The control status register for endpoint 0 in peripheral mode (USBn\_PERI\_CSR0) is a 16-bit register that provides control and status bits for endpoint 0 when USB controller assumes the role of a peripheral. This register is shown in [Figure 24-160](#) and described in [Table 24-175](#).

**Figure 24-160. Control Status Register for Endpoint 0 in Peripheral Mode (USBn\_PERI\_CSR0)**

Reserved								9	8
R-0h								W-0-1h	
7	6	5	4	3	2	1	0		
SERV_ SETUPEND	SERV_ RXPKTRDY	SENDSTALL	SETUPEND	DATAEND	SENTSTALL	TXPKTRDY	RXPKTRDY		
W-0-1h	W-0-1h	W-0-1h	R-0-1h	W-0-1h	R/W-0-1h	R/W-0-1h	R-0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-175. Control Status Register for Endpoint 0 in Peripheral Mode (USBn\_PERI\_CSR0) Field Descriptions**

Bits	Field Name	Description
15-9	Reserved	Reserved
8	FLUSHFIFO	Set this bit to flush the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit is cleared. Note: FLUSHFIFO has no effect unless TXPKTRDY/RXPKTRDY is set.
7	SERV_SETUPEND	Set this bit to clear the SETUPEND bit. It is cleared automatically.
6	SERV_RXPKTRDY	Set this bit to clear the RXPKTRDY bit. It is cleared automatically.
5	SENDSTALL	Set this bit to terminate the current transaction. The STALL handshake will be transmitted and then this bit will be cleared automatically.
4	SETUPEND	This bit will be set when a control transaction ends before the DATAEND bit has been set. An interrupt is generated, and the FIFO will be flushed at this time. The bit is cleared by the writing a 1 to the SERV_SETUPEND bit.
3	DATAEND	Set this bit to 1: a. When setting TXPKTRDY for the last data packet. b. When clearing RXPKTRDY after unloading the last data packet. c. When setting TXPKTRDY for a zero length data packet. It is cleared automatically.
2	SENTSTALL	This bit is set when a STALL handshake is transmitted. This bit should be cleared.
1	TXPKTRDY	Set this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared.
0	RXPKTRDY	This bit is set when a data packet has been received. An interrupt is generated when this bit is set. This bit is cleared by setting the SERV_RXPKTRDY bit.



### 24.9.6.2.3 Control Status Register for Endpoint 0 in Host Mode (USBn\_HOST\_CSR0)

The control status register for endpoint 0 in host mode (USBn\_HOST\_CSR0) is a 16-bit register that provides control and status bits for endpoint 0 when USB controller assumes the role of a host. This register is shown in [Figure 24-161](#) and described in [Table 24-176](#).

**Figure 24-161. Control Status Register for Endpoint 0 in Host Mode (USBn\_HOST\_CSR0)**

15 Reserved				12		11 DSPING		10 DATATOGWREN		9 DATATOG		8 FLUSHFIFO	
R-0h				R/W-0-1h		W-0-1h		R/W-0-1h		W-0-1h			
7 NAK_TIMEOUT		6 STATUSPKT		5 REQPKT		4 ERROR		3 SETUPPKT		2 RXSTALL		1 TXPKTRDY	
W-0-1h		R/W-0-1h		R/W-0-1h		W-0-1h		R/W-0-1h		R/W-0-1h		R/W-0-1h	
0 RXPKTRDY													

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-176. Control Status Register for Endpoint 0 in Host Mode (USBn\_HOST\_CSR0) Field Descriptions**

Bits	Field Name	Description
15-12	Reserved	Reserved
11	DSPING	The CPU writes a 1 to the DSPING bit to instruct the core not to issue PING tokens in the data and status phases of a high-speed control transfer (for use with devices that do not respond to PING).
10	DATATOGWREN	Write 1 to this bit to enable the DATATOG bit to be written. This bit is automatically cleared once the new value is written to DATATOG.
9	DATATOG	When read, this bit indicates the current state of the EP0 data toggle. If DATATOGWREN is high, this bit can be written with the required setting of the data toggle. If DATATOGWREN is low, any value written to this bit is ignored.
8	FLUSHFIFO	Write 1 to this bit to flush the next packet to be transmitted/read from the Endpoint 0 FIFO. The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit is cleared. Note: FLUSHFIFO has no effect unless TXPKTRDY/RXPKTRDY is set.
7	NAK_TIMEOUT	This bit will be set when endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the NAKLIMIT0 register. This bit should be cleared to allow the endpoint to continue.
6	STATUSPKT	Set this bit at the same time as the TXPKTRDY or REQPKT bit is set, to perform a status stage transaction. Setting this bit ensures that the data toggle is set so that a DATA1 packet is used for the Status Stage transaction.
5	REQPKT	Set this bit to request an IN transaction. It is cleared when RXPKTRDY is set.
4	ERROR	This bit is set when three attempts have been made to perform a transaction with no response from the peripheral. You should clear this bit. An interrupt is generated when this bit is set.
3	SETUPPKT	Set this bit, at the same time as the TXPKTRDY bit is set, to send a SETUP token instead of an OUT token for the transaction.
2	RXSTALL	This bit is set when a STALL handshake is received. You should clear this bit.
1	TXPKTRDY	Set this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared.
0	RXPKTRDY	This bit is set when a data packet has been received. An interrupt is generated when this bit is set. Clear this bit by setting the SERV_RXPKTRDY bit.

### 24.9.6.2.4 Control Status Register for Peripheral Transmit Endpoint (USBn\_PERI\_TXCSR)

The control status register for peripheral transmit endpoint (USBn\_PERI\_TXCSR) is a 16-bit register that provides control and status bits for transfers through the currently-selected Tx endpoint when controller assumes the role of a peripheral. There is a TXCSR register for each configured Tx endpoint (not including Endpoint 0).

The control status register for peripheral transmit endpoint is shown in [Figure 24-162](#) and described in [Table 24-177](#).

**Figure 24-162. Control Status Register for Peripheral Transmit Endpoint (USBn\_PERI\_TXCSR)**

15	14	13	12	11	10	9	8
AUTOSET	ISO	MODE	DMAEN	FRCDATATOG	DMAMODE	Reserved	
R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R-0h	
7	6	5	4	3	2	1	0
Reserved	CLRDATATOG	SENTSTALL	SENDSTALL	FLUSHFIFO	UNDERRUN	FIFONOTEMPTY	TXPKTRDY
R-0h	W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-177. Control Status Register for Peripheral Transmit Endpoint (USBn\_PERI\_TXCSR) Field Descriptions**

Bits	Field Name	Description
15	AUTOSET	DMA Mode: The CPU needs to set the AUTOSET bit prior to enabling the Tx DMA. CPU Mode: If the CPU sets the AUTOSET bit, the TXPKTRDY bit will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then the TXPKTRDY bit will have to be set manually.
14	ISO	Set this bit to enable the Tx endpoint for Isochronous transfers, and clear it to enable the Tx endpoint for Bulk or Interrupt transfers.
13	MODE	Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx. Note: This bit has any effect only where the same endpoint FIFO is used for both Transmit and Receive transactions.
12	DMAEN	Set this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints.
10	DMAMODE	This bit should always be set to 1 when the DMA is enabled.
9-7	Reserved	Reserved
6	CLRDATATOG	Write a 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit is set automatically when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared. You should clear this bit.
4	SENDSTALL	Write a 1 to this bit to issue a STALL handshake to an IN token. Clear this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is being used for Isochronous transfers.
3	FLUSHFIFO	Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit is cleared. Note: FlushFIFO has no effect unless the TXPKTRDY bit is set. Also note that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.
2	UNDERRUN	This bit is set automatically if an IN token is received when TXPKTRDY is not set. You should clear this bit.
1	FIFONOTEMPTY	This bit is set when there is at least 1 packet in the Tx FIFO. You should clear this bit.
0	TXPKTRDY	Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared.

### 24.9.6.2.5 Control Status Register for Host Transmit Endpoint (USBn\_HOST\_TXCSR)

The control status register for host transmit endpoint (USBn\_HOST\_TXCSR) is a 16-bit register that provides control and status bits for transfers through the currently-selected Tx endpoint when controller assumes the role of a host. There is a TXCSR register for each configured Tx endpoint (not including Endpoint 0).

The control status register for host transmit endpoint is shown in [Figure 24-163](#) and described in [Figure 24-163](#).

**Figure 24-163. Control Status Register for Host Transmit Endpoint (USBn\_HOST\_TXCSR)**

15	14	13	12	11	10	9	8
AUTOSET	Reserved	MODE	DMAEN	FRCDATATOG	DMAMODE	DATATOGWREN	DATATOG
R/W-0-1h	R-0h		R/W-0-1h		R/W-0-1h	W-0-1h	R/W-0-1h
7	6	5	4	3	2	1	0
NAK_TIMEOUT	CLRDATATOG	RXSTALL	SETUPPKT	FLUSHFIFO	ERROR	FIFONOTEMPTY	TXPKTRDY
R/W-0-1h	W-0-1h	R/W-0-1h	R/W-0-1h	W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-178. Control Status Register for Host Transmit Endpoint (USBn\_HOST\_TXCSR) Field Descriptions**


Bits	Field Name	Description
15	AUTOSET	DMA Mode: The CPU needs to set the AUTOSET bit prior to enabling the Tx DMA. CPU Mode: If the CPU sets the AUTOSET bit, the TXPKTRDY bit will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then the TXPKTRDY bit will have to be set manually.
14	Reserved	Reserved
13	MODE	Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx. Note: This bit has any effect only where the same endpoint FIFO is used for both Transmit and Receive transactions.
12	DMAEN	Set this bit to enable the DMA request for the Tx endpoint.
11	FRCDATATOG	Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints.
10	DMAMODE	This bit should always be set to 1 when the DMA is enabled.
9	DATATOGWREN	Write 1 to this bit to enable the DATATOG bit to be written. This bit is automatically cleared once the new value is written to DATATOG.
8	DATATOG	When read, this bit indicates the current state of the Tx EP data toggle. If DATATOGWREN is high, this bit can be written with the required setting of the data toggle. If DATATOGWREN is low, any value written to this bit is ignored.
7	NAK_TIMEOUT	This bit will be set when the Tx endpoint is halted following the receipt of NAK responses for longer than the time set as the NAKLIMIT by the TXINTERVAL register. It should be cleared to allow the endpoint to continue. Note: This is valid only for Bulk endpoints.
6	CLRDATATOG	Write a 1 to this bit to reset the endpoint data toggle to 0.
5	RXSTALL	This bit is set when a STALL handshake is received. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). You should clear this bit.
4	SETUPPKT	Set this bit at the same time as TXPKTRDY is set, to send a SETUP token instead of an OUT token for the transaction. Note: Setting this bit also clears the DATATOG bit.
3	FLUSHFIFO	Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit (below) is cleared. Note: FlushFIFO has no effect unless the TXPKTRDY bit is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO.
2	ERROR	The USB controller sets this bit when 3 attempts have been made to send a packet and no handshake packet has been received. You should clear this bit. An interrupt is generated when the bit is set. This is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONOTEMPTY	The USB controller sets this bit when there is at least 1 packet in the Tx FIFO.
0	TXPKTRDY	Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared.

### 24.9.6.2.6 Maximum Packet Size for Peripheral/Host Receive Endpoint Register (USB<sub>n</sub>\_RXMAXP)

The maximum packet size for peripheral/host receive endpoint register (USB<sub>n</sub>\_RXMAXP) defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single operation. There is a RxMaxP register for each Rx endpoint (except Endpoint 0). Endpoint 0 resource is hardened in design and max packet size is set to 64 bytes and no user configuration is required or does not exist.

The maximum packet size for peripheral/host receive endpoint register is shown in [Figure 24-164](#) and described in [Table 24-179](#).

**Figure 24-164. Maximum Packet Size for Peripheral/Host Receive Endpoint Register (USB<sub>n</sub>\_RXMAXP)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-179. Maximum Packet Size for Peripheral Host Receive Endpoint (USB<sub>n</sub>\_RXMAXP) Field Descriptions**

Bit	Field	Description
15-11	Reserved	Reserved
10-0	MAXPAYLOAD	Defines the maximum amount of data that can be transferred through the selected Receive endpoint in a single frame/microframe (high-speed transfers). The value set can be up to 1024 bytes, but is subject to the constraints placed by the USB specification on packet sizes for bulk, interrupt, and isochronous transfers in full-speed and high-speed operations. The value written to this register should match the wMaxPacketSize field of the standard endpoint descriptor for the associated endpoint. A mismatch could cause unexpected results.

### 24.9.6.2.7 Control Status Register for Peripheral Receive Endpoint (USB<sub>n</sub>\_PERI\_RXCSR)

The control status register for peripheral receive endpoint (USB<sub>n</sub>\_PERI\_RXCSR) is a 16-bit register that provides control and status bits for transfers through the currently-selected Tx endpoint when controller assumes the role of a peripheral. There is a RXCSR register for each configured Rx endpoint (not including endpoint 0).

The control status register for peripheral receive endpoint is shown in [Figure 24-165](#) and described in [Table 24-180](#).

**Figure 24-165. Control Status Register for Peripheral Receive Endpoint (USB<sub>n</sub>\_PERI\_RXCSR)**

15	14	13	12
AUTOCLEAR	ISO	DMAEN	DISNYET
R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h
11	10	9	8
DMAMODE	DATATOGWREN	DATATOG	Reserved
R/W-0-1h	W-0-1h	R/W-0-1h	R-0h
7	6	5	4
CLRDATATOG	SENTSTALL	SENDSTALL	FLUSHFIFO
W-0-1h	R/W-0-1h	R/W-0-1h	W-0-1h
3	2	1	0
DATAERROR	OVERRUN	FIFOFULL	RXPKTRDY
R-0-1h	R/W-0-1h	R-0-1h	R/W-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-180. Control Status Register for Peripheral Receive Endpoint (USB<sub>n</sub>\_PERI\_RXCSR) Field Descriptions**

Bit	Field	Description
15	AUTOCLEAR	DMA Mode: The CPU sets the AUTOCLEAR bit prior to enabling the Rx DMA. CPU Mode: If the CPU sets the AUTOCLEAR bit, then the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Receive FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually.
14	ISO	Set this bit to enable the Receive endpoint for Isochronous transfers, and clear it to enable the Receive endpoint for bulk/interrupt transfers.
13	DMAEN	Set this bit to enable the DMA request for the Receive endpoints.
12	DISNYET	DISNYET: Applies only for bulk/interrupt transactions: The CPU sets this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the FIFO becomes full. Note: This bit only has any effect in high-speed mode, in which mode it should be set for all Interrupt endpoints. PID_ERROR: Applies only for ISO Transactions: The core sets this bit to indicate a PID error in the received packet.
11	DMAMODE	Always clear this bit to 0.
10	DATATOGWREN	Write 1 to this bit to enable the DATATOG bit to be written. This bit is automatically cleared once the new value is written to DATATOG.
9	DATATOG	When read, this bit indicates the current state of the Receive EP data toggle. If DATATOGWREN is high, this bit can be written with the required setting of the data toggle. If DATATOGWREN is low, any value written to this bit is ignored.
8	Reserved	Reserved
7	CLRDATATOG	Write a 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared. You should clear this bit.
5	SENDSTALL	Write a 1 to this bit to issue a STALL handshake. Clear this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is being used for Isochronous transfers.
4	FLUSHFIFO	Write a 1 to this bit to flush the next packet to be read from the endpoint Receive FIFO. The FIFO pointer is reset and the RXPKTRDY bit is cleared. Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO.

**Table 24-180. Control Status Register for Peripheral Receive Endpoint (USBn\_PERI\_RXCSR)**
**Field Descriptions (continued)**

Bit	Field	Description
3	DATAERROR	This bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXPKTRDY is cleared. Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.
2	OVERRUN	This bit is set if an OUT packet cannot be loaded into the Receive FIFO. You should clear this bit. Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns zero.
1	FIFOFULL	This bit is set when no more packets can be loaded into the Receive FIFO.
0	RXPKTRDY	This bit is set when a data packet has been received. You should clear this bit when the packet has been unloaded from the Receive FIFO. An interrupt is generated when the bit is set.

### 24.9.6.2.8 Control Status Register for Host Receive Endpoint (USBn\_HOST\_RXCSR)

The control status register for host receive endpoint (USBn\_HOST\_RXCSR) is a 16-bit register that provides control and status bits for transfers through the currently-selected Rx endpoint when controller assumes the role of a host. There is a TXCSR register for each configured Rx endpoint (not including endpoint 0).

The control status register for host receive endpoint is shown in [Figure 24-166](#) and described in [Table 24-181](#).

**Figure 24-166. Control Status Register for Host Receive Endpoint (USBn\_HOST\_RXCSR)**

15	14	13	12
AUTOCLEAR	AUTOREQ	DMAEN	DISNYET
R/W-0-1h	R/W-0-1h	R/W-0-1h	R/W-0-1h
11	10	9	8
DMAMODE	DATATOGWREN	DATATOG	Reserved
R/W-0-1h	W-0-1h	R/W-0-1h	R-0h
7	6	5	4
CLRDATATOG	RXSTALL	REQPKT	FLUSHFIFO
W-0-1h	R/W-0-1h	R/W-0-1h	W-0-1h
3	2	1	0
DATAERR_NAKTIMEOUT	ERROR	FIFOFULL	RXPKTRDY
R-0-1h	R/W-0-1h	R-0-1h	R/W-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-181. Control Status Register for Host Receive Endpoint (USBn\_HOST\_RXCSR)  
Field Descriptions**

Bit	Field	Description
15	AUTOCLEAR	DMA Mode: The CPU sets the AUTOCLEAR bit prior to enabling the Rx DMA. CPU Mode: If the CPU sets the AUTOCLEAR bit, then the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Receive FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually.
14	AUTOREQ	If the CPU sets the AUTOREQ bit, then the REQPKT bit will be automatically set when the RXPKTRDY bit is cleared. Note: This bit is automatically cleared when a short packet is received.
13	DMAEN	Set this bit to enable the DMA request for the Receive endpoints.
12	DISNYET	Set this bit to disable the sending of NYET handshakes. When set, all successfully received Receive packets are ACKED including at the point at which the FIFO becomes full. Note: This bit only has any effect in high-speed mode, in which mode it should be set for all Interrupt endpoints.
11	DMAMODE	Always clear this bit to 0.
10	DATATOGWREN	Write 1 to this bit to enable the DATATOG bit to be written. This bit is automatically cleared once the new value is written to DATATOG.
9	DATATOG	When read, this bit indicates the current state of the Receive EP data toggle. If DATATOGWREN is high, this bit can be written with the required setting of the data toggle. If DATATOGWREN is low, any value written to this bit is ignored.
8	Reserved	Reserved
7	CLRDATATOG	Write a 1 to this bit to reset the endpoint data toggle to 0.
6	RXSTALL	When a STALL handshake is received, this bit is set and an interrupt is generated. You should clear this bit.
5	REQPKT	Write a 1 to this bit to request an IN transaction. It is cleared when RXPKTRDY is set.
4	FLUSHFIFO	Write a 1 to this bit to flush the next packet to be read from the endpoint Receive FIFO. The FIFO pointer is reset and the RXPKTRDY bit is cleared. Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO.

**Table 24-181. Control Status Register for Host Receive Endpoint (USBn\_HOST\_RXCSR)**
**Field Descriptions (continued)**

Bit	Field	Description
3	DATAERR_NAKTIME OUT	When operating in ISO mode, this bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error and cleared when RXPKTRDY is cleared. In Bulk mode, this bit will be set when the Receive endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the RXINTERVAL register. You should clear this bit to allow the endpoint to continue.
2	ERROR	The USB controller sets this bit when three attempts have been made to receive a packet and no data packet has been received. You should clear this bit. An interrupt is generated when the bit is set. Note: This bit is only valid when the transmit endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.
1	FIFOFULL	This bit is set when no more packets can be loaded into the Receive FIFO.
0	RXPKTRDY	This bit is set when a data packet has been received. You should clear this bit when the packet has been unloaded from the Receive FIFO. An interrupt is generated when the bit is set.

**24.9.6.2.9 Count 0 Register (USBn\_COUNT0)**

The count 0 register (USBn\_COUNT0) is a 7-bit read-only register that indicates the number of received data bytes in the Endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while RxPktRdy (bit 0) is set. This register is shown in [Figure 24-167](#) and described in [Table 24-182](#).

**Figure 24-167. Count 0 Register (USBn\_COUNT0)**

15	7	6	0
Reserved R-0h		EP0RXCOUNT R-0-7h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-182. Count 0 Register (USBn\_COUNT0) Field Descriptions**

Bit	Field	Description
15-7	Reserved	Reserved
6-0	EP0RXCOUNT	Indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of USBn_PERI_CSR0 or USBn_HOST_CSR0 is set.



**24.9.6.2.10 Receive Count Register (USBn\_RXCOUNT)**

The receive count register (USBn\_RXCOUNT) is a 13-bit read-only register that holds the number of received data bytes in the packet currently in line to be read from the Rx FIFO for endpoints other than endpoint 0.

Note: The value returned changes as the FIFO is unloaded and is only valid while RxPktRdy (bit 0) is set.

The receive count register is shown in [Figure 24-168](#) and described in [Table 24-183](#).

**Figure 24-168. Receive Count Register (USBn\_RXCOUNT)**

15	13	12	0
Reserved		EPRXCOUNT	
R-0h		R-0-1FFFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-183. Receive Count Register (USBn\_RXCOUNT) Field Descriptions**

Bit	Field	Description
15-13	Reserved	Reserved
12-0	EPRXCOUNT	Holds the number of received data bytes in the packet in the Receive FIFO. The value returned changes as the contents of the FIFO change and is only valid while RXPkTRDY of PERI_RXCSR or HOST_RXCSR is set.

**24.9.6.2.11 Type Register (Host Mode Only) (USBn\_HOST\_TYPE0)**

The type register (Host mode only) (USBn\_HOST\_TYPE0) is an 8-bit register, meaningful only when controller assumes the role of a host, of which only bits 6 and 7 are implemented. These bits should be written with the operating speed of the targeted device. This register is shown in [Figure 24-169](#) and described in [Table 24-184](#).

**Figure 24-169. Type Register (Host Mode Only) (USBn\_HOST\_TYPE0)**

7	6	5	0
SPEED		Reserved	
R/W-0-3h		R-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-184. Type Register (Host Mode Only) (USBn\_HOST\_TYPE0) Field Descriptions**

Bit	Field	Value	Description
7-6	SPEED		Operating Speed of Target Device
		0h	Illegal
		1h	High
		2h	Full
		3h	Low
5-0	Reserved	0	Reserved

### 24.9.6.2.12 Transmit Type Register (Host Mode Only) (USBn\_HOST\_TXTYPE)

The transmit type register (Host mode only) (USBn\_HOST\_TXTYPE) is an 8-bit register that should be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently-selected Tx endpoint, and its operating speed. There is a TxType register for each configured Tx endpoint (except Endpoint 0).

The transmit type register is shown in [Figure 24-170](#) and described in [Table 24-185](#).

**Figure 24-170. Transmit Type Register (Host Mode Only) (USBn\_HOST\_TXTYPE)**

7	6	5	4	3	0
SPEED		PROT		TENDPN	
R/W-0-3h		R/W-0-3h		R/W-0-Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-185. Transmit Type Register (Host Mode Only) (USBn\_HOST\_TXTYPE) Field Descriptions**


Bit	Field	Value	Description
7-6	SPEED	0h	Illegal
		1h	High
		2h	Full
		3h	Low
5-4	PROT	0h	Control
		1h	Isochronous
		2h	Bulk
		3h	Interrupt
3-0	TENDPN		Set this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during device enumeration.

**24.9.6.2.13 NAKLimit0 Register (Host Mode Only) (USBn\_HOST\_NAKLIMIT0)**

The NAKLimit0 register (Host mode only) (USBn\_HOST\_NAKLIMIT0) is a 5-bit register that sets the number of frames/microframes (high-speed transfers) after which endpoint 0 should timeout on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their TxInterval and RxInterval registers.) The number of frames/microframes selected is  $2^{(m-1)}$  (where  $m$  is the value set in the register, valid values 2 – 16). If the host receives NAK responses from the target for more frames than the number represented by the Limit set in this register, the endpoint will be halted. Note: A value of 0 or 1 disables the NAK timeout function.

The NAKLimit0 register is shown in [Figure 24-171](#) and described in [Table 24-186](#).

**Figure 24-171. NAKLimit0 Register (Host Mode Only) (USBn\_HOST\_NAKLIMIT0)**



LEGEND: R/W = Read/Write; R = Read only; - $n$  = value after reset

**Table 24-186. NAKLimit0 Register (Host Mode Only) (USBn\_HOST\_NAKLIMIT0) Field Descriptions**

Bit	Field	Description
7-5	Reserved	Reserved
4-0	EP0NAKLIMIT	Sets the number of frames/microframes (high-speed transfers) after which endpoint 0 should time out on receiving a stream of NAK responses. The number of frames/microframes selected is $2^{(m-1)}$ (where $m$ is the value set in the register, valid values 2-16). If the host receives NAK responses from the target for more frames than the number represented by the Limit set in this register, the endpoint will be halted. Note: A value of 0 or 1 disables the NAK timeout function.

### 24.9.6.2.14 Transmit Interval Register (Host Mode Only) (USBn\_HOST\_TXINTERVAL)

The transmit interval register (Host mode only) (USBn\_HOST\_TXINTERVAL) is an 8-bit register (meaningful only when controller assumes the role of a host) that, for interrupt and isochronous transfers, defines the polling interval for the currently-selected Tx endpoint. For bulk endpoints, this register sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a TxInterval register for each configured Tx endpoint (except endpoint 0).

The transmit interval register is shown in [Figure 24-172](#) and described in [Table 24-187](#).

**Figure 24-172. Transmit Interval Register (Host Mode Only) (USBn\_HOST\_TXINTERVAL)**

7	POLINTVL_NAKLIMIT	0
R/W-0-FFh		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-187. Transmit Interval Register (Host Mode Only) (USBn\_HOST\_TXINTERVAL)  
Field Descriptions**

Bit	Field	Description																				
7-0	POLINTVL_NAKLIMIT	For interrupt and isochronous transfers, defines the polling interval for the currently-selected transmit endpoint. For bulk endpoints, sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a transmit interval register for each configured transmit endpoint (except endpoint 0). In each case, the value that is set defines a number of frames/microframes (high-speed transfers), as follows:																				
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Transfer Type</th> <th>Speed</th> <th>Valid values (m)</th> <th>Interpretation</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">Interrupt</td> <td style="text-align: center;">Low Speed or Full Speed</td> <td style="text-align: center;">1-255</td> <td style="text-align: center;">Polling interval is m frames</td> </tr> <tr> <td></td> <td></td> <td style="text-align: center;">1-16</td> <td style="text-align: center;">Polling interval is 2<sup>(-1)</sup> microframes</td> </tr> <tr> <td style="text-align: center;">Isochronous</td> <td style="text-align: center;">Full Speed or High Speed</td> <td style="text-align: center;">1-16</td> <td style="text-align: center;">Polling interval is 2<sup>(-1)</sup> frames/microframes</td> </tr> <tr> <td style="text-align: center;">Bulk</td> <td style="text-align: center;">Full Speed or High Speed</td> <td style="text-align: center;">2-16</td> <td style="text-align: center;">NAK Limit is 2<sup>(-1)</sup>frames/microframes</td> </tr> </tbody> </table>	Transfer Type	Speed	Valid values (m)	Interpretation	Interrupt	Low Speed or Full Speed	1-255	Polling interval is m frames			1-16	Polling interval is 2 <sup>(-1)</sup> microframes	Isochronous	Full Speed or High Speed	1-16	Polling interval is 2 <sup>(-1)</sup> frames/microframes	Bulk	Full Speed or High Speed	2-16	NAK Limit is 2 <sup>(-1)</sup> frames/microframes
		Transfer Type	Speed	Valid values (m)	Interpretation																	
		Interrupt	Low Speed or Full Speed	1-255	Polling interval is m frames																	
				1-16	Polling interval is 2 <sup>(-1)</sup> microframes																	
Isochronous	Full Speed or High Speed	1-16	Polling interval is 2 <sup>(-1)</sup> frames/microframes																			
Bulk	Full Speed or High Speed	2-16	NAK Limit is 2 <sup>(-1)</sup> frames/microframes																			
		1-16	Polling interval is 2 <sup>(-1)</sup> microframes																			
		1-16	Polling interval is 2 <sup>(-1)</sup> frames/microframes																			
		2-16	NAK Limit is 2 <sup>(-1)</sup> frames/microframes																			
Note: A value of 0 or 1 disables the NAK timeout function.																						

### 24.9.6.2.15 Receive Type Register (Host Mode Only) (USBn\_HOST\_RXTYPE)

The receive type register (Host mode only) (USBn\_HOST\_RXTYPE) is an 8-bit register that should be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently-selected Rx endpoint, and its operating speed. There is a RxType register for each configured Rx endpoint (except endpoint 0).

The receive type register is shown in [Figure 24-173](#) and described in [Table 24-188](#).

**Figure 24-173. Receive Type Register (Host Mode Only) (USBn\_HOST\_RXTYPE)**

7	6	5	4	3	0
SPEED		PROT		RENDPN	
R/W-0-3h		R/W-0-3h		R/W-0-Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-188. Receive Type Register (Host Mode Only) (USBn\_HOST\_RXTYPE) Field Descriptions**

Bits	Field Name	Value	Description
7-6	SPEED		Operating Speed of Target Device
		0h	Illegal
		1h	High
		2h	Full
5-4	PROT	3h	Low
			Set this to select the required protocol for the transmit endpoint
		0h	Control
		1h	Isochronous
3-0	RENDPN	2h	Bulk
		3h	Interrupt
			Set this value to the endpoint number contained in the Receive endpoint descriptor returned to the USB controller during device enumeration

### 24.9.6.2.16 Receive Interval Register (Host Mode Only) (USBn\_HOST\_RXINTERVAL)

The receive interval register (Host mode only) (USBn\_HOST\_RXINTERVAL) is an 8-bit register (only meaningful in host mode only) that, for Interrupt and Isochronous transfers, defines the polling interval for the currently-selected Rx endpoint. For bulk endpoints, this register sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a RxInterval register for each configured Rx endpoint (except endpoint 0).

The receive interval register is shown in [Figure 24-174](#) and described in [Table 24-189](#).

**Figure 24-174. Receive Interval Register (Host Mode Only) (USBn\_HOST\_RXINTERVAL)**

7	POLINTVL_NAKLIMIT	0
R/W-0-FFh		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-189. Transmit Interval Register (Host Mode Only) (USBn\_HOST\_RXINTERVAL)  
Field Descriptions**

Bit	Field	Description			
7-0	POLINTVL_NAKLIMIT	For interrupt and isochronous transfers, defines the polling interval for the currently-selected transmit endpoint. For bulk endpoints, sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a transmit interval register for each configured transmit endpoint (except endpoint 0). In each case, the value that is set defines a number of frames/microframes (high-speed transfers), as follows:			
		Transfer Type	Speed	Valid values (m)	Interpretation
		Interrupt	Low Speed or Full Speed	1-255	Polling interval is m frames
			High Speed	1-16	Polling interval is 2 <sup>(-1)</sup> microframes
		Isochronous	Full Speed or High Speed	1-16	Polling interval is 2 <sup>(-1)</sup> frames/microframes
	Bulk	Full Speed or High Speed	2-16	NAK Limit is 2 <sup>(-1)</sup> frames/microframes	
Note: A value of 0 or 1 disables the NAK timeout function.					

### 24.9.6.2.17 Configuration Data Register (USB<sub>n</sub>\_CONFIGDATA)

The configuration data register (USB<sub>n</sub>\_CONFIGDATA) is an 8-bit read-only register that returns information about the selected core configuration. This register information can only be accessed from Indexed Region and INDEX has to be programmed, with zero, selecting endpoint 0. This register is shown in [Figure 24-175](#) and described in [Table 24-190](#).

**Figure 24-175. Configuration Data Register (USB<sub>n</sub>\_CONFIGDATA)**

7	6	5	4	3	2	1	0
MPRXE	MPTXE	BIGENDIAN	HBRXE	HBTXE	DYNFIFO	SOFTCONE	UTMIDATAWIDTH
R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h	R-0-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-190. Configuration Data Register (USB<sub>n</sub>\_CONFIGDATA) Field Descriptions**

Bit	Field	Value	Description
7	MPRXE	0	Indicates automatic amalgamation of bulk packets. (INDEX register needs to be set to zero.) Automatic amalgamation of bulk packets is not selected.
		1	Automatic amalgamation of bulk packets is selected.
6	MPTXE	0	Indicates automatic splitting of bulk packets. (INDEX register needs to be set to zero.) Automatic splitting of bulk packets is not selected.
		1	Automatic splitting of bulk packets is selected.
5	BIGENDIAN	0	Indicates endian ordering. (INDEX register needs to be set to zero.) Little-endian ordering is selected.
		1	Big-endian ordering is selected.
4	HBRXE	0	Indicates high-bandwidth Rx ISO endpoint support. (INDEX register needs to be set to zero.) High-bandwidth Rx ISO endpoint support is not selected.
		1	High-bandwidth Rx ISO endpoint support is selected.
3	HBTXE	0	Indicates high-bandwidth Tx ISO endpoint support. (INDEX register needs to be set to zero.) High-bandwidth Tx ISO endpoint support is not selected.
		1	High-bandwidth Tx ISO endpoint support is selected.
2	DYNFIFO	0	Indicates dynamic FIFO sizing. (INDEX register needs to be set to zero.) Dynamic FIFO sizing option is not selected.
		1	Dynamic FIFO sizing option is selected.
1	SOFTCONE	0	Indicates soft connect/disconnect. (INDEX register needs to be set to zero.) Soft connect/disconnect option is not selected.
		1	Soft connect/disconnect option is selected.
0	UTMIDATAWIDTH	0	Indicates selected UTMI data width. (INDEX register needs to be set to zero.) 8 bits
		1	16 bits

## 24.9.7 FIFOs

This address range provides access to the endpoint FIFOs. Register offset addresses for this block is 20h to 5Fh.

### 24.9.7.1 Transmit and Receive FIFO Register for Endpoint 0 - 15 (USBn\_FIFO0 – USBn\_FIFO15)

This address range provides 16 addresses for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the TxFIFO for the corresponding endpoint. Reading from these addresses unloads data from the RxFIFO for the corresponding endpoint. The address range is 20h – 5Fh and the FIFOs are located on 32-bit double-word boundaries (endpoint 0 at 20h, endpoint 1 at 24h ... Endpoint 15 at 5Ch).


Note 1: Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed is contiguous. However, all the transfers associated with one packet must be of the same width so that the data is consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

Note 2: Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or doublepacket buffering. However, burst writing of multiple packets is not supported as flags need to be set after each packet is written.

Note 3: Following a STALL response or a Tx strike out error on endpoint 1 – 15, the associated FIFO is completely flushed.

The transmit and receive FIFO register for endpoint 0 - 15 (USBn\_FIFO0 – USBn\_FIFO15) is shown in [Figure 24-176](#) and described in [Table 24-191](#).

**Figure 24-176. Transmit and Receive FIFO Register for Endpoint 0 - 15 (USBn\_FIFO0 – USBn\_FIFO15)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-191. FIFOs: Transmit and Receive FIFO Register for Endpoint 0 - 15 (USBn\_FIFO0 – USBn\_FIFO15) Field Descriptions**

Bit	Field	Description
31-0	DATA	Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.



## 24.9.7.2 Additional Control and Configuration Registers

Table 24-192 lists the additional Control and Configuration registers.

**Table 24-192. Additional Control and Configuration Registers**

Core Address Offset	Control and Configuration Registers
60h	Device Control Register
62h	Transmit Endpoint FIFO Size Register
63h	Receive Endpoint FIFO Size Register
64h	Transmit Endpoint FIFO Address Register
66h	Receive Endpoint FIFO Address Register
6Ch	Hardware Version Register

### 24.9.7.2.1 Device Control Register (USB<sub>n</sub>\_DEVCTL)

The device control register (USB<sub>n</sub>\_DEVCTL) is an 8-bit register that is used to select whether the USB controller is operating in peripheral mode or in host mode, and for controlling and monitoring the USB VBus line. If the PHY is suspended no PHY clock is received and the VBus is not sampled. This register is shown in Figure 24-177 and described in Table 24-193.

**Figure 24-177. Device Control Register (USB<sub>n</sub>\_DEVCTL)**

7	6	5	4	3	2	1	0
BDEVICE	FSDEV	LSDEV	VBUS		HOSTMODE	HOSTREQ	SESSION

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-193. Device Control Register (USB<sub>n</sub>\_DEVCTL) Field Descriptions**

Bit	Field	Value	Description
7	BDEVICE	0 1	This read-only bit indicates whether the USB controller is operating as the 'A' device or the 'B' device. A device B device
6	FSDEV		This read-only bit is set when a full-speed or high-speed device has been detected being connected to the port (high-speed devices are distinguished from full-speed by checking for high-speed chirps when the device is reset). Only valid in Host mode.
5	LSDEV		This read-only bit is set when a low-speed device has been detected being connected to the port. Only valid in Host mode.
4-3	VBUS	0h 1h 2h 3h	These read-only bits encode the current VBus level as follows: Below session end Above session dnd, below AValid Above AValid, below VBusValid Above VBusValid
2	HOSTMODE		This read-only bit is set when the USB controller is acting as a Host.
1	HOSTREQ		When set, the USB controller initiates the Host negotiation when suspend mode is entered. It is cleared when Host negotiation is completed. ('B' device only)
0	SESSION		When operating as an 'A' device, you must set or clear this bit start or end a session. When operating as a 'B' device, this bit is set/cleared by the USB controller when a session starts/ends. You must also set this bit to initiate the session request protocol. When the USB controller is in suspend mode, you may clear the bit to perform a software disconnect. A special software routine is required to perform SRP. Details will be made available in a later document version.

### 24.9.7.2.2 Transmit Endpoint FIFO Size Register (USBn\_TXFIFOSZ)

The allocation of FIFO space to the different endpoints requires the specification for each Tx endpoint:

- The start address of the FIFO within the RAM block
- The maximum size of packet to be supported
- Whether double-buffering is required

The transmit endpoint FIFO size register (USBn\_TXFIFOSZ) defines the amount of space that needs to be allocated to the FIFO in either single or double buffering context.

For more information, see the *Dynamic FIFO Allocation* section.

The transmit endpoint FIFO size register is shown in [Figure 24-178](#) and described in [Table 24-194](#).

**Figure 24-178. Transmit Endpoint FIFO Size Register (USBn\_TXFIFOSZ)**

7	6	5	4	3	0
Reserved			DPB	SZ	
R-0h			R-0-1h	R-0-Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-194. Transmit Endpoint FIFO Size Register (USBn\_TXFIFOSZ) Field Descriptions**

Bit	Field	Value	Description
7-5	Reserved		Reserved
4	DPB	0	Double packet buffering enable. Single packet buffering is supported.
		1	Double packet buffering is enabled
3-0	SZ		Maximum packet size to be allowed (before any splitting within the FIFO of Bulk packets prior to transmission). If m = SZ, the FIFO size is calculated as 2(m+3) for single packet buffering and 2(m+4) for dual packet buffering.

### 24.9.7.2.3 Receive Endpoint FIFO Size Register (USBn\_RXFIFOSZ)

The allocation of FIFO space to the different endpoints requires the specification for each Rx endpoint

- The start address of the FIFO within the RAM block
- The maximum size of packet to be supported
- Whether double-buffering is required

The receive endpoint FIFO size register (USBn\_RXFIFOSZ) defines the amount of space that needs to be allocated to the FIFO in either single or double buffering context.

For more information, see the *Dynamic FIFO Allocation* section.

The receive endpoint FIFO size register is shown in [Figure 24-179](#) and described in [Table 24-195](#).

**Figure 24-179. Receive Endpoint FIFO Size Register (USBn\_RXFIFOSZ)**

7	6	5	4	3	0
Reserved			DPB	SZ	
0h			0-1h	0-Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-195. Receive Endpoint FIFO Size Register (USBn\_RXFIFOSZ) Field Descriptions**

Bit	Field	Value	Description
7-5	Reserved		Reserved
4	DPB	0	Double packet buffering enable. Single packet buffering is supported.
		1	Double packet buffering is enabled
3-0	SZ		Maximum packet size to be allowed (before any splitting within the FIFO of Bulk packets prior to transmission). If m = SZ, the FIFO size is calculated as 2(m+3) for single packet buffering and 2(m+4) for dual packet buffering.

### 24.9.7.2.4 Transmit Endpoint FIFO Address Register (USBn\_TXFIFOADDR)

The allocation of FIFO space to the different endpoints requires the specification for each Tx endpoint:

- The start address of the FIFO within the RAM block
- The maximum size of packet to be supported
- Whether double-buffering is required

The transmit endpoint FIFO address register (USBn\_TXFIFOADDR) the coding for the start address of the FIFO. Note that the 1st 64 bytes of the FIFO RAM is reserved for the use of endpoint 0. Allocation of FIFO should exclude this reserved location.

The transmit endpoint FIFO address register is shown in [Figure 24-180](#) and described in [Table 24-196](#).

**Figure 24-180. Transmit Endpoint FIFO Address Register (USBn\_TXFIFOADDR)**

15	13	12	0
Reserved		ADDR	
0h		0-1FFFh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-196. Transmit Endpoint FIFO Address Register (USBn\_TXFIFOADDR) Field Descriptions**

Bit	Field	Description
15-13	Reserved	Reserved
12-0	ADDR	Start address of endpoint FIFO in units of 8 bytes If m = ADDR, then the start address is 8 x m

### 24.9.7.2.5 Receive Endpoint FIFO Address Register (USBn\_RXFIFOADDR)

The allocation of FIFO space to the different endpoints requires the specification for each Rx endpoint:

- The start address of the FIFO within the RAM block
- The maximum size of packet to be supported
- Whether double-buffering is required

The receive endpoint FIFO address register (USBn\_RXFIFOADDR) the coding for the start address of the FIFO. Note that the 1st 64 bytes of the FIFO RAM is reserved for the use of endpoint 0. Allocation of FIFO should exclude this reserved location.

The receive endpoint FIFO address register is shown in [Figure 24-181](#) and described in [Table 24-197](#).

**Figure 24-181. Receive Endpoint FIFO Address Register (USBn\_RXFIFOADDR)**

15	13	12	0
Reserved	ADDR		
0h	0-1FFFh		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-197. Receive Endpoint FIFO Address Register (USBn\_RXFIFOADDR) Field Descriptions**

Bit	Field	Description
15-13	Reserved	Reserved
12-0	ADDR	Start address of endpoint FIFO in units of 8 bytes. If m = ADDR, then the start address is 8 × m

### 24.9.7.2.6 Hardware Version Register (USBn\_HWVERS)

The hardware version register (USBn\_HWVERS) is a 16-bit read-only register that returns information about the version of the RTL from which the core hardware was generated, in particular the RTL version number (REVMAJ.REVMIN). This register is shown in [Figure 24-182](#) and described in [Table 24-198](#).

**Figure 24-182. Hardware Version Register (USBn\_HWVERS)**

15	14	10	9	0
RC	REVMAJ		REVMIN	
0-1h	0-1Fh		0-3E7h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-198. Hardware Version Register (USBn\_HWVERS) Field Descriptions**

Bit	Field	Description
15	RC	Set to 1 if RTL is used from a Release Candidate, rather than from a full release of the core.
14-10	REVMAJ	Major version of RTL. Range is 0-31.
9-0	REVMIN	Minor version of RTL. Range is 0-999.

### 24.9.7.3 Target Endpoint Control Registers

Table 24-199 lists the target endpoint control registers. These registers provide target function and hub address details for each of the endpoints. Register addresses consumed by this block is 0x0080 to 0x00FF.

**Table 24-199. Target Endpoint Control Registers**

Core Address Offset	Target Endpoint Control Registers
80h	Transmit Function Address Register
82h	Transmit Hub Address Register
83h	Transmit Hub Port Register
84h	Receive Function Address Register
86h	Receive Hub Address Register
87h	Receive Hub Port Register

#### 24.9.7.3.1 Transmit Function Address Register (USBn\_TXFUNCADDRm)

The transmit function address register (USBn\_TXFUNCADDRm) is a 7-bit read/write register (meaningful in host mode operation only) that records the address of the target function that is to be accessed through the associated endpoint (EPn). USBn\_TXFUNCADDR needs to be defined for each Tx endpoint that is used.

Note: USBn\_TXFUNCADDRm needs to be defined for endpoint 0. This register, together with the USBn\_TXHUBADDRm and USBn\_TXHUBPORTm registers described below, allow the allocation of multiple devices to the USB controller endpoints.

The transmit function address register is shown in Figure 24-183 and described in Table 24-200.

**Figure 24-183. Transmit Function Address Register (USBn\_TXFUNCADDRm)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-200. Transmit Function Address (USBn\_TXFUNCADDRm) Field Descriptions**

Bit	Field	Description
7	Reserved	Reserved
6-0	FUNCADDR	Address of target function

### 24.9.7.3.2 Transmit Hub Address Register (USBn\_TXHUBADDRm)

The transmit hub address register (USBn\_TXHUBADDRm) is an 8-bit read/write register which, like USBn\_TXHUBPORTm, only need to be written where a full- or low-speed device is connected to Tx endpoint EPn via a high-speed USB 2.0 hub that carries out the necessary transaction translation to convert between high-speed transmission and full-/low-speed transmission. In such circumstances:

- The lower 7 bits should record the address of this USB 2.0 hub
- The top bit should record whether the hub has multiple transaction translators (set to '0' if single transaction translator; set to '1' if multiple transaction translators).

Note: If endpoint 0 is connected to a hub, then USBn\_TXHUBADDRm need to be defined for this endpoint.

The transmit hub address register is shown in [Figure 24-184](#) and described in [Table 24-201](#).

**Figure 24-184. Transmit Hub Address Register (USBn\_TXHUBADDRm)**

7	6	0
Reserved	FUNCADDR	
0h	0-7Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-201. Transmit Hub Address Register (USBn\_TXHUBADDRm) Field Descriptions**

Bit	Field	Description
7	MULT_TRANS	Set to 1 if hub has multiple transaction translators. Cleared to 0 if only single transaction translator is available.
6-0	HUBADDR	Address of hub

### 24.9.7.3.3 Transmit Hub Port Register (USBn\_TXHUBPORTm)

The transmit hub port register (USBn\_TXHUBPORTm) (meaningful in host mode operation only) only needs to be written where a full- or low-speed device is connected to Tx Endpoint EPn via a high-speed USB 2.0 hub which carries out the necessary transaction translation. In such circumstances, these 7-bit read/write registers need to be used to record the port of that USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: If Endpoint 0 is connected to a hub, then USBn\_TXHUBPORT needs to be defined for this endpoint.

The transmit hub port register is shown in [Figure 24-185](#) and described in [Table 24-202](#).

**Figure 24-185. Transmit Hub Port Register (USBn\_TXHUBPORTm)**

7	6	0
Reserved	FUNCADDR	
0h	0-7Fh	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-202. Transmit Hub Port Register (USBn\_TXHUBPORTm) Field Descriptions**

Bit	Field	Description
7	Reserved	Reserved
6-0	HUBPORT	Port number of the hub


#### 24.9.7.3.4 Receive Function Address Register (USBn\_RXFUNCADDRm)

The receive function address register (USBn\_RXFUNCADDRm) is a 7-bit read/write register (meaningful in host mode operation only) that record the address of the target function that is to be accessed through the associated endpoint (EPn). USBn\_RXFUNCADDR needs to be defined for each Rx endpoint that is used.

Note: USBn\_RXFUNCADDRm need to be defined for Endpoint 0. This register (together with the USBn\_RXHUBADDRm and USBn\_RXHUBPORTm registers described below) allow the allocation of multiple devices to the USB controller endpoints.

The receive function address register is shown in [Figure 24-186](#) and described in [Table 24-203](#).

**Figure 24-186. Receive Function Address Register (USBn\_RXFUNCADDRm)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-203. Receive Function Address Register (USBn\_RXFUNCADDRm) Field Descriptions**

Bit	Field	Description
7	Reserved	Reserved
6-0	FUNCADDR	Address of target function.

#### 24.9.7.3.5 Receive Hub Address Register (USBn\_RXHUBADDRm)


The receive hub address register (USBn\_RXHUBADDRm) is an 8-bit read/write register (meaningful in host mode operation only) which, like USBn\_RXHUBPORTm, only needs to be written where a full- or low-speed device is connected to Rx Endpoint EPn via a high-speed USB 2.0 hub which carries out the necessary transaction translation to convert between high-speed transmission and full-/low-speed transmission. In such circumstances:

- The lower 7 bits should record the address of this USB 2.0 hub
- The top bit should record whether the hub has multiple transaction translators (set to '0' if single transaction translator; set to '1' if multiple transaction translators).

Note: If Endpoint 0 is connected to a hub, then USBn\_RXHUBADDRm need to be defined for this endpoint.

The receive hub address register is shown in [Figure 24-187](#) and described in [Table 24-204](#).

**Figure 24-187. Receive Hub Address Register (USBn\_RXHUBADDRm)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-204. Receive Hub Address Register (USBn\_RXHUBADDRm) Field Descriptions**

Bit	Field	Description
7	MULT_TRANS	Set to 1 if hub has multiple transaction translators. Cleared to 0 if only single transaction translator is available.
6-0	HUBADDR	Address of HUB.


### 24.9.7.3.6 Receive Hub Port Register (USBn\_RXHUBPORTm)

The receive hub port register (USBn\_RXHUBPORTm) (meaningful in host mode operation only) only needs to be written where a full- or low-speed device is connected to Rx Endpoint EPn via a high-speed USB 2.0 hub which carries out the necessary transaction translation. In such circumstances, these 7-bit read/write registers need to be used to record the port of that USB 2.0 hub through which the target associated with the endpoint is accessed.

Note: If Endpoint 0 is connected to a hub, then USBn\_RXHUBPORT needs to be defined for this endpoint.

The receive hub port register is shown in [Figure 24-188](#) and described in [Table 24-205](#).

**Figure 24-188. Receive Hub Port Register (USBn\_RXHUBPORTm)**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 24-205. Receive Hub Port Register (USBn\_RXHUBPORTm) Field Descriptions**

Bit	Field	Description
7	Reserved	Reserved
6-0	HUBPORT	Port number of HUB.



#### 24.9.7.4 Non-Indexed Endpoint Control/Status Registers

The registers available at indexed region, offset 10h–1Fh, are accessible independently of the setting of the Index register. The Non-Indexed region has dedicated block of register space for each endpoint with memory block between 100h–10Fh are reserved for endpoint 0 registers; memory block between 110h–11Fh are reserved for endpoint 1 registers; memory block between 120h–12Fh are reserved for endpoint 2 registers; and so on.

[Table 24-206](#) and [Table 24-207](#) display the set of endpoint registers that are accessible from their dedicated block of memory in both peripheral and host mode, respectively. Note that the definitions of these register is discussed in detail in [Section 24.9.6.2](#).

**Table 24-206. Peripheral Mode Configuration and Status Register Mapping where n=0,1 (USB0 or USB1) and m=1-15 (endpoint number)**

Offset	Name	Description (within Indexed Region)
100h + 10h * m	USBn_TXMAXPm	See USBn_TXMAXP Reg Def
102h	USBn_PERI_CSR0	See USBn_PERI_CSR0 Reg Def
102h + 10h * m	USBn_PERI_TXCSRm	See USBn_PERI_TXCSR Reg Def
104h + 10h * m	USBn_RXMAXPm	See USBn_RXMAXP Reg Def
106h + 10h * m	USBn_PERI_RXCSRm	See USBn_PERI_RXCSR Reg Def
108h	USBn_COUNT0	See USBn_COUNT0 Reg Def
108h + 10h * m	USBn_RXCOUNTm	See USBn_RXCOUNT Reg Def
10Fh	USBn_CONFIGDATA	See USBn_CONFIGDATA Reg Def

**Table 24-207. Host Mode Configuration and Status Register Mapping where n=0,1 (USB0 or USB1) and m=1-15 (endpoint number)**

Offset	Name	Description
100h + 10h * m	USBn_TXMAXPm	See USBn_TXMAXP Reg Def
102h	USBn_HOST_CSR0	See USBn_HOST_CSR0 Reg Def
102h + 10h * m	USBn_HOST_TXCSRm	See USBn_HOST_TXCSR Reg Def
104h + 10h * m	USBn_RXMAXPm	See USBn_RXMAXP Reg Def
106h + 10h * m	USBn_HOST_RXCSRm	See USBn_HOST_RXCSR Reg Def
108h	USBn_COUNT0	See USBn_COUNT0 Reg Def
108h + 10h * m	USBn_RXCOUNTm	See USBn_RXCOUNT Reg Def
10Ah	USBn_HOST_TYPE0	See USBn_HOST_TYPE0 Reg Def
10Ah + 10h * m	USBn_HOST_TXTYPEm	See USBn_HOST_TXTYPE Reg Def
10Bh	USBn_HOST_NAKLIMIT0	See USBn_HOST_NAKLIMIT0 Reg Def
10Bh + 10h * m	USBn_HOST_TXINTERVALm	See USBn_HOST_TXINTERVAL Def
10Ch	USBn_HOST_TYPE0	See USBn_HOST_TYPE0 Reg Def
10Ch + 10h * m	USBn_HOST_RXTYPEm	See USBn_HOST_RXTYPE Reg Def
10Dh + 10h * m	USBn_HOST_RXINTERVALm	See USBn_HOST_RXINTERVAL Def
10Fh	USBn_CONFIGDATA	See USBn_CONFIGDATA Reg Def

## Watchdog Timer

---

---

---

This chapter describes the watchdog timer.

Topic	Page
<b>25.1 Introduction .....</b>	<b>2669</b>
<b>25.2 Architecture .....</b>	<b>2670</b>
<b>25.3 Low-Level Programming Model .....</b>	<b>2676</b>
<b>25.4 Watchdog Timer Registers .....</b>	<b>2678</b>

## 25.1 Introduction

### 25.1.1 Overview


The watchdog timer is an upward counter capable of generating a pulse on the reset pin and an interrupt to the device system modules following an overflow condition. The watchdog timer serves resets to the PRCM module and serves watchdog interrupts to the host subsystem. The reset of the PRCM module causes warm reset of the device.

The watchdog timer can be accessed, loaded, and cleared by registers through the L4 interface. The watchdog timer has the 32-kHz clock for its timer clock input.

The watchdog timer connects to a single target agent port on the L4 interconnect. The default state of the watchdog timer is enabled and not running.

### 25.1.2 Functional Block Diagram

Figure 25-1 shows a block diagram of the watchdog timer.



### 25.1.3 Features

The main features of the watchdog timer controllers are:

- L4 slave interface support:
  - 32-bit data bus width
  - 32-/16-bit access supported
  - 8-bit access not supported
  - 11-bit address bus width
  - Burst mode not supported
  - Write nonposted transaction mode only
- Free-running 32-bit upward counter
- Programmable divider clock source ( $2^n$  where  $n = 0-7$ )
- On-the-fly read/write register (while counting)
- Subset programming model of the timer
- The watchdog timers are reset either on power-on or after a warm reset before they start counting.
- Reset or interrupt actions when a timer overflow condition occurs
- The watchdog timer generates a reset or an interrupt in its hardware integration.

### 25.1.4 Watchdog Timer Environment

The watchdog timers are accessible through the L4 interface.

## 25.2 Architecture

### 25.2.1 Power Management

There are two clock domains in the watchdog timers:

- Functional clock domain: WDTi\_FCLK is a 32 kHz watchdog timer functional clock. It is used to clock the watchdog timer internal logic.
- Interface clock domain: WDTi\_ICLK is a 125 MHz watchdog timer interface clock. It is used to synchronize the watchdog timer L4 port to the L4 interconnect. All accesses from the interconnect are synchronous to WDTi\_ICLK.

In this device, the watchdog timer clocks are always On. The clocks cannot be turned off, if the watchdog timer is not being used.

### 25.2.2 Interrupts

Table 25-1 list the event flags, and their masks, that cause module interrupts.

**Table 25-1. Watchdog Timer Events**

Event Flag	Event Mask	Mapping	Comments
WDT_WIRQSTAT[0] EVENT_OVF	WDT_WIRQENSET/WDT_WIRQENCLR[0] OVF_IT_ENA	WDTINT	Watchdog timer overflow
WDT_WIRQSTAT[1] EVENT_DLY	WDT_WIRQENSET/WDT_WIRQENCLR[1] DLY_IT_ENA	WDTINT	Watchdog delay value reached

### 25.2.3 General Watchdog Timer Operation


The watchdog timers are based on an upward 32-bit counter coupled with a prescaler. The counter overflow is signaled through two independent signals: a simple reset signal and an interrupt signal, both active low. Figure 25-2 is a functional block diagram of the watchdog timer.

The interrupt generation mechanism is controlled through the WDT\_WIRQENSET/WDT\_WIRQENCLR and WDT\_WIRQSTAT registers.

The prescaler ratio can be set from 1 to 128 by accessing the WDT\_WCLR[4:2] PTV bit field and the WDT\_WCLR[5] PRE bit of the watchdog control register (WDT\_WCLR).

The current timer value can be accessed on-the-fly by reading the watchdog timer counter register (WDT\_WCRR), can be modified by accessing the watchdog timer load register (WDT\_WLDR) (no on-the-fly update), or can be reloaded by following a specific reload sequence on the watchdog timer trigger register (WDT\_WTGR). A start/stop sequence applied to the watchdog timer start/stop register (WDT\_WSPR) can start and stop the watchdog timers.

**Figure 25-2. 32-Bit Watchdog Timer Functional Block Diagram**



### 25.2.4 Reset Context

The watchdog timers are enabled after reset. Table 25-2 lists the default reset values of the two watchdog timer load registers (the WDT\_WLDR) and prescaler ratios (the WDT\_WCLR[4:2] PTV bit field). To get these values, software must read the corresponding WDT\_WCLR[4:2] PTV bit field and the 32-bit register to retrieve the static configuration of the module.

**Table 25-2. Count and Prescaler Default Reset Values**

Timer	WDT_WLDR Reset Value	PTV Reset Value
WDT	FFFF FFBEh	0


### 25.2.5 Overflow/Reset Generation

When the watchdog timer counter register (WDT\_WCRR) overflows, an active-low reset pulse is generated to the PRCM module. This RESET pulse causes the PRCM module to generate global WARM reset of the device. It is also driven out of the device through the WD\_OUT pin. This pulse is one prescaled timer clock cycle wide and occurs at the same time as the timer counter overflow.

After reset generation, the counter is automatically reloaded with the value stored in the watchdog load register (WDT\_WLDR) and the prescaler is reset (the prescaler ratio remains unchanged). When the reset pulse output is generated, the timer counter begins incrementing again.

Figure 25-3 shows a general functional view of the watchdog timers.

**Figure 25-3. Watchdog Timers General Functional View**



### 25.2.6 Prescaler Value/Timer Reset Frequency

Each watchdog timer is composed of a prescaler stage and a timer counter.

The timer rate is defined by the following values:

- Value of the prescaler fields (the WDT\_WCLR[5] PRE bit and the WDT\_WCLR[4:2] PTV bit field)
- Value loaded into the timer load register (WDT\_WLDR)

The prescaler stage is clocked with the timer clock and acts as a clock divider for the timer counter stage. The ratio is managed by accessing the ratio definition field (the WDT\_WCLR[4:2] PTV bit field) and is enabled with the WDT\_WCLR[5] PRE bit.

Table 25-3 lists the prescaler clock ratio values.

**Table 25-3. Prescaler Clock Ratio Values**

WDT_WCLR[5] PRE	WDT_WCLR[4:2] PTV	Clock Divider (PS)
0	X	1
1	0	1
1	1	2
1	2	4
1	3	8
1	4	16
1	5	32
1	6	64
1	7	128

Thus the watchdog timer overflow rate is expressed as:

$$OVF\_Rate = (FFFF\ FFFFh - WDT\_WLDR + 1) \times (wd\text{-functional clock period}) \times PS$$

where wd-functional clock period =  $1/(wd\text{-functional clock frequency})$  and  $PS = 2^{(PTV)}$

#### CAUTION

Internal resynchronization causes some latency in any software write to WDT\_WSPR before WDT\_WSPR is updated with the programmed value:

$1.5 \times \text{functional clock cycles} \leq \text{write\_WDT\_WSPR\_latency} \leq 2.5 \times \text{functional clock cycles}$

Remember to consider this latency whenever the watchdog timer must be started or stopped.

For example, for a timer clock input of 32 kHz with a prescaler ratio value of 1 (clock divided by 2) and WDT\_WCLR[5] PRE = 1 (clock divider enabled), the reset period is as listed in [Table 25-4](#).

**Table 25-4. Reset Period Examples**

WDT_WLDR Value	Reset Period
0000 0000h	74 h 56 min
FFFF 0000h	4 s
FFFF FFF0h	1 ms
FFFF FFFFh	62.5 us

#### CAUTION

- Ensure that the reloaded value allows the correct operation of the application. When a watchdog timer is enabled, software must periodically trigger a reload before the counter overflows. Hence, the value of the WDT\_WLDR[31:0] bit field must be chosen according to the ongoing activity preceding the watchdog reload.
- Due to design reasons, WDT\_WLDR[31:0] = FFFF FFFFh is a special case, although such a value of WDT\_WLDR is meaningless. When WDT\_WLDR is programmed with the overflow value, a triggering event generates a reset/interrupt one functional clock cycle later, even if the watchdog timer is stopped.

Table 25-5 lists the default reset periods for the watchdog timers.

**Table 25-5. Default Watchdog Timer Reset Periods**

Watchdog Timers	Clock Source	Default Reset Period
WDT	32 kHz	2 s

### 25.2.7 Triggering a Timer Reload

To reload the timer counter and reset the prescaler before reaching overflow, a reload command is executed by accessing the watchdog timer trigger register (WDT\_WTGR) using a specific reload sequence.

The specific reload sequence is performed whenever the written value on the WDT\_WTGR register differs from its previous value. In this case, reload is executed in the same way as an overflow autoreload, but without the generation of a reset pulse.

The timer counter is loaded with the value of the watchdog timer load register (the WDT\_WLDR[31:0] TIMER\_LOAD bit field), and the prescaler is reset.

### 25.2.8 Start/Stop Sequence for Watchdog Timers (Using the WDT\_WSPR Register)

To start and stop a watchdog timer, access must be made through the start/stop register (WDT\_WSPR) using a specific sequence.

To disable the timer, follow this sequence:

1. Write XXXX AAAAh in WDT\_WSPR.
2. Write XXXX 5555h in WDT\_WSPR.

To enable the timer, follow this sequence:

1. Write XXXX BBBBh in WDT\_WSPR.
2. Write XXXX 4444h in WDT\_WSPR.

All other write sequences on the WDT\_WSPR register have no effect on the start/stop feature of the module.

### 25.2.9 Modifying Timer Count/Load Values and Prescaler Setting

To modify the timer counter value (the WDT\_WCRR register), prescaler ratio (the WDT\_WCLR[4:2] PTV bit field), delay configuration value (the WDT\_WDLY[31:0] DLY\_VALUE bit field), or the load value (the WDT\_WLDR[31:0] TIMER\_LOAD bit field), the watchdog timer must be disabled by using the start/stop sequence (the WDT\_WSPR register).

After a write access, the load register value and prescaler ratio registers are updated immediately, but new values are considered only after the next consecutive counter overflow or after a new trigger command (the WDT\_WTGR register).

### 25.2.10 Watchdog Counter Register Access Restriction (WDT\_WCRR Register)

A 32-bit shadow register is implemented to read a coherent value of the WDT\_WCRR register because the WDT\_WCRR register is directly related to the timer counter value and is updated on the timer clock (WDT\_FCLK). The shadow register is updated by a 16-bit LSB read command.

---

**NOTE:** Although the L4 clock (WDT\_ICLK) is completely asynchronous with the timer clock (WDT\_FCLK), some synchronization is performed to ensure that the value of the WDT\_WCRR register is not read while it is being incremented.

---

When 32-bit read access is performed, the shadow register is not updated. Read access is performed directly from the accessed register.

To ensure that a coherent value is read inside WDT\_WCRR, the first read access is to the lower 16 bits (offset = 8h), followed by read access to the upper 16 bits (offset = Ah).

### 25.2.11 Watchdog Timer Interrupt Generation

When an interrupt source occurs, the interrupt status bit (the WDT\_WIRQSTAT[0] EVENT\_OVF or WDT\_WIRQSTAT[1] EVENT\_DLY bit) is set to 1. The output interrupt line (WDTi\_IRQ) is asserted (active low) when status (the EVENT\_xxx bit) and enable (the xxx\_IT\_ENA bit) flags are set to 1; the order is not relevant. Writing 1 to the enable bit (the status is already set at 1) also triggers the interrupt in the normal order (enable first, status next). The pending interrupt event is cleared when the set status bit is overwritten by a value of 1 by a write command in the WDT\_WIRQSTAT register. Reading the WDT\_WIRQSTAT register and writing the value back allows a fast interrupt acknowledge process.

The watchdog timer issues an overflow interrupt if this interrupt is enabled in the watchdog interrupt enable register (WDT\_WIRQENSET[0] OVF\_IT\_ENA = 1). When the overflow occurs, the interrupt status bit (the WDT\_WIRQSTAT[0] EVENT\_OVF bit) is set to 1. The output interrupt line (WDT\_IRQ) is asserted (active low) when status (EVENT\_OVF) and enable (OVF\_IT\_ENA) flags are set to 1; the order is not relevant. This interrupt can be disabled by setting the WDT\_WIRQENCLR[0] OVF\_IT\_ENA bit to 1.

The watchdog can issue the delay interrupt if this interrupt is enabled in the interrupt enable register (WDT\_WIRQENSET[1] DLY\_IT\_ENA = 1). When the counter is running and the counter value matches the value stored in the delay configuration register (WDT\_WDLY), the corresponding interrupt status bit is set in the watchdog status register (WDT\_WIRQSTAT) and the output interrupt line is asserted (active low) when the flag (EVENT\_DLY) and enable (DLY\_IT\_ENA) bits are 1 in the WDT\_WIRQSTAT and WDT\_WIRQENSET registers, respectively; the order (normally enable, then flag), is not relevant. This interrupt can be disabled by setting the WDT\_WIRQENCLR[1] DLY\_IT\_ENA bit to 1.

---

**NOTE:** Writing 0 to the WDT\_WIRQSTAT[0] EVENT\_OVF bit or the WDT\_WIRQSTAT[1] EVENT\_DLY bit has no effect.

---

The two clock domains are resynchronized because the interrupt event is generated on the functional clock domain (WDTi\_FCLK) during the updating of the interrupt status register (WDT\_WIRQSTAT).

The WDT\_WDLY register is used to specify the value of the delay configuration register. The delay time to interrupt is the difference between the reload value stored in the counter load register (WDT\_WLDR) and the programmed value in this register (WDT\_WDLY).

Use the following formula to estimate the delay time:

$$\text{Delay time period} = (\text{WDT\_WDLY} - \text{WDT\_WLDR} + 1) \times \text{Timer clock period} \times \text{Clock divider}$$

Where:

- Timer clock period = 1/(Timer clock frequency)
- Clock divider = 2PTV

If the counter value (WDT\_WCRR) reaches the programmed value (WDT\_WDLY), the status bit (EVENT\_DLY) gets set in the interrupt status register (WDT\_WIRQSTAT), and an interrupt occurs if the corresponding enable bit is set in the interrupt enable register (WDT\_WIRQENSET).

#### CAUTION

If the reload event occurs (after a triggering sequence or after a reset sequence) before reaching the programmed value (WDT\_WDLY[31:0] WDLY\_VALUE), no interrupt is generated.

Also, no interrupt is generated if the value programmed in the delay configuration register (WDT\_WDLY) is less than the value stored in the counter load register (WDT\_WLDR).



### 25.2.12 Watchdog Timers Under Emulation

During emulation mode, the watchdog timer can/cannot continue running, according to the value of the WDT\_WDSC[5] EMUFREE bit of the system configuration register (WDT\_WDSC).

- When EMUFREE is 1, watchdog timer execution is not stopped and a reset pulse is still generated when overflow is reached.
- When EMUFREE is 0, the counters (prescaler/timer) are frozen and incrementation restarts after exiting from emulation mode.

### 25.2.13 Accessing Watchdog Timer Registers

Posted/nonposted selection applies only to functional registers that require synchronization on/from the timer functional clock domain (WDTi\_FCLK). For write/read operation, the following registers are affected:

- WDT\_WCLR
- WDT\_WCRR
- WDT\_WLDR
- WDT\_WTGR
- WDT\_WDLY
- WDT\_WSPR

The timer interface clock domain synchronous registers are not affected by the posted/nonposted selection; the write/read operation is effective and acknowledged (command accepted) after one WDT\_ICLK cycle from the command assertion. The timer interface clock domain synchronous registers are:

- WDT\_WIDR
- WDT\_WDSC
- WDT\_WDST
- WDT\_WIRQSTATRAW
- WDT\_WIRQSTAT
- WDT\_WIRQENSET
- WDT\_WIRQENCLR
- WDT\_WWPS

---

**NOTE:** Accesses to WDT2 and WDT3 are posted.

---

## 25.3 Low-Level Programming Model

This section covers the low-level hardware programming sequences for configuration and use of the module.

### 25.3.1 Global Initialization

#### 25.3.1.1 Surrounding Modules Global Initialization

This section identifies the requirements for initializing the surrounding modules when the watchdog timer is to be used for the first time after a device reset. This initialization of surrounding modules is based on the integration and environment of the watchdog timer (see [Table 25-6](#)).

**Table 25-6. Global Initialization of Surrounding Modules**

Surrounding Modules	Comments
PRCM	The module interface and functional clocks must be enabled.
Control module	Module-specific pad multiplexing must be set in the control module.
MPU INTC	The MPU INTC configuration must be performed to enable the interrupts from the watchdog timer.

#### 25.3.1.2 Main Sequence – Watchdog Timer Module Global Initialization

[Table 25-7](#) lists the steps for initializing the watchdog timer module when the module is to be used for the first time.

**Table 25-7. Watchdog Timer Module Global Initialization**

Step	Register/Bit Field/Programming Model	Value
Execute software reset.	WDT_WDSC[1] SOFTRESET	1
Wait until reset release?	WDT_WDSC[1] SOFTRESET	0
Enable delay interrupt.	WDT_WIRQENSET[1] ENABLE_DLY	1
Enable overflow interrupt.	WDT_WIRQENSET[0] ENABLE_OVF	1

## 25.3.2 Operational Mode Configuration

### 25.3.2.1 Main Sequence – Watchdog Timer Basic Configuration

[Table 25-8](#) lists the steps for the basic configuration of the watchdog timer.

**Table 25-8. Watchdog Timer Basic Configuration**

Step	Register/Bit Field/Programming Model	Value
Disable the watchdog timer.	See <a href="#">Section 25.3.2.2</a> .	
Set prescaler value.	WDT_WCLR[4:2] PTV	xxx
Enable prescaler.	WDT_WCLR[5] PRE	1
Load delay configuration value.	WDT_WDLY	xxx
Load timer counter value.	WDT_WCRR	xxx
Enable the watchdog timer.	See <a href="#">Section 25.3.2.3</a> .	

### 25.3.2.2 Subsequence – Disable the Watchdog Timer

[Table 25-9](#) lists the steps to disable the watchdog timer.

**Table 25-9. Disable the Watchdog Timer**

Step	Register/Bit Field/Programming Model	Value
Write disable sequence Data1.	WDT_WSPR	XXXX AAAAh
Write disable sequence Data2.	WDT_WSPR	XXXX 5555h

### 25.3.2.3 Subsequence – Enable the Watchdog Timer

[Table 25-10](#) lists the steps to enable the watchdog timer.

**Table 25-10. Enable the Watchdog Timer**

Step	Register/Bit Field/Programming Model	Value
Write enable sequence Data1.	WDT_WSPR	XXXX BBBBh
Write enable sequence Data2.	WDT_WSPR	XXXX 4444h

## 25.4 Watchdog Timer Registers

The watchdog timer registers are listed in [Table 25-11](#). For the base address of these registers, see .

### CAUTION

The watchdog timers registers are limited to 32-bit and 16-bit data accesses; 8-bit access is not allowed and can corrupt register content.

### NOTE:

- The WDT\_WISR and WDT\_WIRQSTATRAW registers have the same functionality. The WDT\_WISR register is used for software backward compatibility.
- The WDT\_WIER and WDT\_WIRQENSET/WDT\_WIRQENCLR registers have the same functionality. The WDT\_WIER register is used for software backward compatibility.
- The WDT\_WIRQSTATRAW and WDT\_WIRQSTAT registers give the same information when read. The WDT\_WIRQSTATRAW register is used for debug.


**Table 25-11. Watchdog Timer Registers**

Offset	Acronym	Register Name	Section
0h	WDT_WIDR	WDT_WIDR	<a href="#">Section 25.4.1</a>
10h	WDT_WDSC	WDT_WDSC	<a href="#">Section 25.4.2</a>
14h	WDT_WDST	WDT_WDST	<a href="#">Section 25.4.3</a>
18h	WDT_WISR	WDT_WISR	<a href="#">Section 25.4.4</a>
1Ch	WDT_WIER	WDT_WIER	<a href="#">Section 25.4.5</a>
20h	WDT_WWER	WDT_WWER	<a href="#">Section 25.4.6</a>
24h	WDT_WCLR	WDT_WCLR	<a href="#">Section 25.4.7</a>
28h	WDT_WCRR	WDT_WCRR	<a href="#">Section 25.4.8</a>
2Ch	WDT_WLDR	WDT_WLDR	<a href="#">Section 25.4.9</a>
30h	WDT_WTGR	WDT_WTGR	<a href="#">Section 25.4.10</a>
34h	WDT_WWPS	WDT_WWPS	<a href="#">Section 25.4.11</a>
44h	WDT_WDLY	WDT_WDLY	<a href="#">Section 25.4.12</a>
48h	WDT_WSPR	WDT_WSPR	<a href="#">Section 25.4.13</a>
54h	WDT_WIRQSTATRAW	WDT_WIRQSTATRAW	<a href="#">Section 25.4.14</a>
58h	WDT_WIRQSTAT	WDT_WIRQSTAT	<a href="#">Section 25.4.15</a>
5Ch	WDT_WIRQENSET	WDT_WIRQENSET	<a href="#">Section 25.4.16</a>
60h	WDT_WIRQENCLR	WDT_WIRQENCLR	<a href="#">Section 25.4.17</a>
64h	WDT_WIRQWAKEEN	WDT_WIRQWAKEEN	<a href="#">Section 25.4.18</a>

### 25.4.1 WDT\_WIDR Register

The WDT\_WIDR register is shown and described in the figure and table below.

**Figure 25-4. WDT\_WIDR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-12. WDT\_WIDR Register Field Descriptions**


Bit	Field	Type	Reset	Description
31-0	REVISION	R	0	IP Revision

### 25.4.2 WDT\_WDSC Register

The WDT\_WDSC register is shown and described in the figure and table below.

This register controls the various parameters of the L4 interface.

**Figure 25-5. WDT\_WDSC Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-13. WDT\_WDSC Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
5	EMUFREE	R/W	0	Emulation mode 0 = Timer counter frozen in emulation 1 = Timer counter free-running in emulation
4-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	SOFTRESET	R/W	0	Software reset. (Optional) Read 0 = Reset done, no pending action Write 0 = No action Write 1 = Initiate software reset. Read 1 = Reset (software or other) ongoing
0	Reserved	R	0	Write 0s for future compatibility. Reads return 0.

### 25.4.3 WDT\_WDST Register

The WDT\_WDST register provides status information about the module. It is shown and described in the figure and table below.

**Figure 25-6. WDT\_WDST Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-14. WDT\_WDST Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-1	Reserved	R	0	Reads return 0.
0	RESETDONE	R	1	Internal module reset monitoring Read 0 = Internal module reset is ongoing. Read 1 = Reset completed

### 25.4.4 WDT\_WISR Register

This register shows which interrupt events are pending inside the module. It is shown and described in the figure and table below.

**Figure 25-7. WDT\_WISR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-15. WDT\_WISR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Reads return 0.
1	DLY_IT_FLAG	R/W	0	Pending delay interrupt status. Read 0 = No delay interrupt pending Write 0 = Status unchanged Write 1 = Status bit cleared Read 1 = Delay interrupt pending
0	OVF_IT_FLAG	R/W	0	Pending overflow interrupt status. Read 0 = No overflow interrupt pending Write 0 = Status unchanged Write 1 = Status bit cleared Read 1 = Overflow interrupt pending

### 25.4.5 WDT\_WIER Register

The WDT\_WIERs register controls (enable/disable) the interrupt events. It is shown and described in the figure and table below.

**Figure 25-8. WDT\_WIER Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-16. WDT\_WIER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Reads return 0.
1	DLY_IT_ENA	R/W	0	Delay interrupt enable/disable 0 = Disable delay interrupt. 1 = Enable delay interrupt.
0	OVF_IT_ENA	R/W	0	Overflow interrupt enable/disable 0 = Disable overflow interrupt. 1 = Enable overflow interrupt.

### 25.4.6 WDT\_WWER

The WDT\_WWERs register controls (enable/disable) the interrupt events. It is shown and described in the figure and table below.

**Figure 25-9. WDT\_WWER Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-17. WDT\_WWER Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	DLY_WK_ENA	R/W	0	Delay wake-up enable 0 = Disable delay wakeup. 1 = Enable delay wakeup.
0	OVF_WK_ENA	R/W	0	Overflow wake-up enable 0 = Disable overflow wakeup. 1 = Enable overflow wakeup.

### 25.4.7 WDT\_WCLR Register

The WDT\_WCLR register controls the prescaler stage of the counter. It is shown and described in the figure and table below.

**Figure 25-10. WDT\_WCLR Register**

31	Reserved	6	5	4	2	0
		PRE	PTV	Rsvd		
	R-0	R/W-1	R/W-0	R-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-18. WDT\_WCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0	Reads return 0.
5	PRE	R/W	1	Prescaler enable/disable configuration 0 = Prescaler disabled 1 = Prescaler enabled
4-2	PTV	R/W	0	Prescaler value The timer counter is prescaled with the value: 2**PTV. Example: PTV = 3 then counter increases value if started after 8 functional clock periods. On reset, it is loaded from PI_PTV_RESET_VALUE input port.
1-0	Reserved	R	0	Write 0s for future compatibility. Reads return 0.

### 25.4.8 WDT\_WCRR Register

The WDT\_WCRR register holds the value of the internal counter.

It is shown and described in the figure and table below.

**Figure 25-11. WDT\_WCRR Register**

31	TIMER_COUNTER	0
	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-19. WDT\_WCRR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TIMER_COUNTER	R/W	0	Value of the timer counter register

### 25.4.9 WDT\_WLDR Register

The WDT\_WLDR register holds the timer load value.

It is shown and described in the figure and table below.



**Figure 25-12. WDT\_WLDR Register**

31	TIMER_LOAD	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-20. WDT\_WLDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TIMER_LOAD	R/W	0	Value of the timer load register

### 25.4.10 WDT\_WTGR Register

Writing a different value than the one already written in this register does a watchdog counter reload.

**Figure 25-13. WDT\_WTGR Register**

31	TIGR_VALUE	0
R/W-0		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-21. WDT\_WTGR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	TTGR_VALUE	R/W	0	Value of the trigger register

### 25.4.11 WDT\_WWPS Register

This register contains the write posting bits for all writeable functional registers.

**Figure 25-14. WDT\_WWPS Register**

31	Reserved						16
R-0							
15	6	5	4	3	2	1	0
Reserved	W_PEND_WDLY	W_PEND_WSPR	W_PEND_WTGR	W_PEND_WLDR	W_PEND_WCRR	W_PEND_WCLR	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-22. WDT\_WWPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-6	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
5	W_PEND_WDLY	R	0	Write pending for register WDLY Read 0 = No register write pending Read 1 = Register write pending


**Table 25-22. WDT\_WWPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	W_PEND_WSPR	R	0	Write pending for register WSPR Read 0 = No register write pending Read 1 = Register write pending
3	W_PEND_WTGR	R	0	Write pending for register WTGR Read 0 = No register write pending Read 1 = Register write pending
2	W_PEND_WLDR	R	0	Write pending for register WLDR Read 0 = No register write pending Read 1 = Register write pending
1	W_PEND_WCRR	R	0	Write pending for register WCRR Read 0 = No register write pending Read 1 = Register write pending
0	W_PEND_WCLR	R	0	Write pending for register WCLR Read 0 = No register write pending Read 1 = Register write pending

### 25.4.12 WDT\_WDLY Register

The WDT\_WDLY register holds the delay value that controls the internal pre-overflow event detection.

**Figure 25-15. WDT\_WDLY**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-23. WDT\_WDLY Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WDLY_VALUE	R/W	0	Value of the delay register

### 25.4.13 WDT\_WSPR Register

The WDT\_WSPR register holds the start-stop value that controls the internal start-stop FSM.

**Figure 25-16. WDT\_WSPR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-24. WDT\_WSPR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-0	WSPR_VALUE	R/W	0	Value of the start-stop register

### 25.4.14 WDT\_WIRQSTATRAW Register

IRQ unmasked status, status set per-event raw interrupt status vector, line 0. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.

**Figure 25-17. WDT\_WIRQSTATRAW Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-25. WDT\_WIRQSTATRAW Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	EVENT_DLY	R/W1S	0	Settable raw status for delay event Read 0 = No event pending Write 0 = No action Write 1 = Set event (debug) Read 1 = Event pending
0	EVENT_OVF	R/W1S	0	Settable raw status for overflow event Read 0 = No event pending Write 0 = No action Write 1 = Set event (debug) Read 1 = Event pending

### 25.4.15 WDT\_WIRQSTAT Register

IRQ masked status, status clear per-event enabled interrupt status vector, line 0. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).

**Figure 25-18. WDT\_WIRQSTAT Register**

31	2	1	0
Reserved	EVENT_DLY	EVENT_OVF	
R-0	R/W1C-0	R/W1C-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-26. WDT\_WIRQSTAT Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	EVENT_DLY	R/W1C	0	Clearable, enabled status for delay event Read 0 = No (enabled) event pending Write 0 = No action Write 1 = Clear (raw) event Read 1 = Event pending
0	EVENT_OVF	R/W1C	0	Clearable, enabled status for overflow event Read 0 = No (enabled) event pending Write 0 = No action Write 1 = Clear (raw) event Read 1 = Event pending

### 25.4.16 WDT\_WIRQENSET Register

IRQ enable set per-event interrupt enable bit vector, line 0. Write 1 to set (enable interrupt). Readout equal to corresponding \_CLR register.

**Figure 25-19. WDT\_WIRQENSET Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


**Table 25-27. WDT\_WIRQENSET Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	ENABLE_DLY	R/W1S	0	Enable for delay event Read 0 = Interrupt disabled (masked) Write 0 = No action Write 1 = Enable interrupt. Read 1 = Interrupt enabled
0	ENABLE_OVF	R/W1S	0	Enable for overflow event Read 0 = Interrupt disabled (masked) Write 0 = No action Write 1 = Enable interrupt. Read 1 = Interrupt enabled

### 25.4.17 WDT\_WIRQENCLR Register

IRQ enable clear per-event interrupt enable bit vector, line 0. Write 1 to clear (disable interrupt). Readout equal to corresponding \_SET register.

**Figure 25-20. WDT\_WIRQENCLR Register**



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-28. WDT\_WIRQENCLR Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	ENABLE_DLY	R/W1C	0	Enable for delay event Read 0 = Interrupt disabled (masked) Write 0 = No action Write 1 = Disable interrupt. Read 1 = Interrupt enabled
0	ENABLE_OVF	R/W1C	0	Enable for overflow event Read 0 = Interrupt disabled (masked) Write 0 = No action Write 1 = Disable interrupt. Read 1 = Interrupt enabled

### 25.4.18 WDT\_WIRQWAKEEN Register

This register controls (enable/disable) the wake-up events.

**Figure 25-21. WDT\_WIRQWAKEEN Register**

31	2	1	0
Reserved		DLY_WK_ENA	OVF_WK_ENA
R-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 25-29. WDT\_WIRQWAKEEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
31-2	Reserved	R	0	Write 0s for future compatibility. Reads return 0.
1	DLY_WK_ENA	R/W	0	Enable delay wake-up 0 = Disable delay wakeup 1 = Enable delay wakeup
0	OVF_WK_ENA	R/W	0	Enable overflow wakeup 0 = Disable overflow wakeup 1 = Enable overflow wakeup



## Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Date	See	Additions/Modifications/Deletions
December 2013	Global	Added DM383 and DM388 devices to TRM.
	<a href="#">Chapter 2</a>	Updated descriptions for boot11 in <a href="#">Section 2.7.7</a> , <i>Reset Requestor</i> , and <a href="#">Section 2.7.14</a> , <i>Reset Output (RSTOUTn)</i> Removed SYCLK14 and SYCLK16 information. SYCLK14 and SYCLK16 are not connected.
	<a href="#">Chapter 3</a>	Added SMA1 register (0x131C) to <a href="#">Section 3.2</a> , <i>CONTROL_MODULE Registers</i> . Updated bits 28, 22, 16, and 14 for DEV_FEATURE register (0x0604)
	<a href="#">Chapter 4</a>	Added GMII to <a href="#">Table 4-31</a> , <i>Sysboot Pins</i> . Updated range for <a href="#">Section 4.3.2</a> , <i>RAM Memory Map</i> .
	<a href="#">Section 12.12</a>	Added HD Video DAC Features
	<a href="#">Chapter 24</a>	Removed references to USB OTG. Added references for USB Dual-Role Device (DRD).

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)